Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Mar 25 18:40:42 2024
| Host         : Lenovo-Jochem running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blockdesign_wrapper_timing_summary_routed.rpt -pb blockdesign_wrapper_timing_summary_routed.pb -rpx blockdesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : blockdesign_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         88          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
DPIR-1     Warning           Asynchronous driver check                           64          
LUTAR-1    Warning           LUT drives async reset alert                        35          
TIMING-20  Warning           Non-clocked latch                                   55          
XDCB-5     Warning           Runtime inefficient way to find pin objects         1           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (177)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (277)
5. checking no_input_delay (9)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (177)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: blockdesign_i/clk_divider_0/U0/clk_o_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: blockdesign_i/controllers/clk_divider_1/U0/clk_o_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry/O[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry/O[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__0/O[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__0/O[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__0/O[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__1/O[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__1/O[2] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/y_start0_carry/CO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/y_start0_carry/O[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/y_start0_carry/O[3] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: blockdesign_i/score_counter_0/U0/game_reset_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (277)
--------------------------------------------------
 There are 277 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.232        0.000                      0                 1012        0.093        0.000                      0                 1012       -0.808       -3.370                       9                   676  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
blockdesign_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_hdmi_blockdesign_clk_wiz_0_0_1  {0.000 3.367}        6.734           148.500         
    CLKFBIN_1                         {0.000 3.367}        6.734           148.500         
    PixelClkIO_1                      {0.000 3.367}        6.734           148.500         
    SerialClkIO_1                     {0.000 0.673}        1.347           742.500         
  clkfbout_blockdesign_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
sys_clock                             {0.000 4.000}        8.000           125.000         
  clk_out1_blockdesign_clk_wiz_0      {0.000 5.000}        10.000          100.000         
  clkfbout_blockdesign_clk_wiz_0      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
blockdesign_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_hdmi_blockdesign_clk_wiz_0_0_1        0.232        0.000                      0                  576        0.122        0.000                      0                  576        1.367        0.000                       0                   418  
    CLKFBIN_1                                                                                                                                                                           5.485        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                                        4.579        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                                      -0.808       -3.370                       9                    10  
  clkfbout_blockdesign_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  
sys_clock                                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_blockdesign_clk_wiz_0            4.015        0.000                      0                  394        0.105        0.000                      0                  394        4.500        0.000                       0                   228  
  clkfbout_blockdesign_clk_wiz_0                                                                                                                                                        5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_hdmi_blockdesign_clk_wiz_0_0_1  PixelClkIO_1                              1.284        0.000                      0                   38        0.093        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          ----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                   clk_hdmi_blockdesign_clk_wiz_0_0_1  clk_hdmi_blockdesign_clk_wiz_0_0_1        5.236        0.000                      0                    4        0.370        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                  clk_hdmi_blockdesign_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                                                      
(none)                              CLKFBIN_1                                                               
(none)                              SerialClkIO_1                                                           
(none)                              clk_out1_blockdesign_clk_wiz_0                                          
(none)                              clkfbout_blockdesign_clk_wiz_0                                          
(none)                              clkfbout_blockdesign_clk_wiz_0_0_1                                      
(none)                                                                  clk_hdmi_blockdesign_clk_wiz_0_0_1  
(none)                                                                  clk_out1_blockdesign_clk_wiz_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  blockdesign_i/clk_wiz_0/inst/clk_in1
  To Clock:  blockdesign_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         blockdesign_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blockdesign_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_paddle_r/U0/pxl_y_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_centerline_0/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 3.119ns (48.824%)  route 3.269ns (51.176%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 8.600 - 6.734 ) 
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.060     2.063    blockdesign_i/paint_paddle_r/U0/clk
    SLICE_X110Y104       FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_y_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.456     2.519 r  blockdesign_i/paint_paddle_r/U0/pxl_y_o_reg[10]/Q
                         net (fo=7, routed)           0.604     3.123    blockdesign_i/paint_centerline_0/U0/pxl_y_i[10]
    SLICE_X113Y104       LUT3 (Prop_lut3_I0_O)        0.124     3.247 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_i_9/O
                         net (fo=2, routed)           0.597     3.844    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_i_9_n_0
    SLICE_X110Y104       LUT5 (Prop_lut5_I1_O)        0.124     3.968 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_i_1/O
                         net (fo=2, routed)           0.570     4.538    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_i_1_n_0
    SLICE_X111Y103       LUT5 (Prop_lut5_I0_O)        0.124     4.662 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     4.662    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_i_5_n_0
    SLICE_X111Y103       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.063 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.063    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_n_0
    SLICE_X111Y104       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.285 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__2/O[0]
                         net (fo=2, routed)           0.626     5.911    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__2_n_7
    SLICE_X110Y101       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712     6.623 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__29_carry/O[2]
                         net (fo=1, routed)           0.426     7.049    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__29_carry_n_5
    SLICE_X110Y103       LUT2 (Prop_lut2_I1_O)        0.302     7.351 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.351    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry__0_i_1_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.578 f  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry__0/O[1]
                         net (fo=1, routed)           0.292     7.870    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry__0_n_6
    SLICE_X113Y103       LUT6 (Prop_lut6_I4_O)        0.303     8.173 f  blockdesign_i/paint_centerline_0/U0/pxl_value_o_i_2/O
                         net (fo=1, routed)           0.154     8.327    blockdesign_i/paint_centerline_0/U0/pxl_value_o_i_2_n_0
    SLICE_X113Y103       LUT4 (Prop_lut4_I3_O)        0.124     8.451 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     8.451    blockdesign_i/paint_centerline_0/U0/pxl_value_o_i_1_n_0
    SLICE_X113Y103       FDRE                                         r  blockdesign_i/paint_centerline_0/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.863     8.600    blockdesign_i/paint_centerline_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  blockdesign_i/paint_centerline_0/U0/pxl_value_o_reg/C
                         clock pessimism              0.172     8.772    
                         clock uncertainty           -0.121     8.651    
    SLICE_X113Y103       FDRE (Setup_fdre_C_D)        0.032     8.683    blockdesign_i/paint_centerline_0/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 blockdesign_i/pixel_counter_0/U0/hpx_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 1.771ns (40.466%)  route 2.606ns (59.534%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 8.523 - 6.734 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.056     2.059    blockdesign_i/pixel_counter_0/U0/pxCLK_i
    SLICE_X109Y110       FDRE                                         r  blockdesign_i/pixel_counter_0/U0/hpx_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.419     2.478 r  blockdesign_i/pixel_counter_0/U0/hpx_o_reg[3]/Q
                         net (fo=5, routed)           1.656     4.134    blockdesign_i/paint_ball/U0/pxl_x_i[3]
    SLICE_X105Y107       LUT2 (Prop_lut2_I0_O)        0.296     4.430 r  blockdesign_i/paint_ball/U0/_carry_i_1/O
                         net (fo=1, routed)           0.000     4.430    blockdesign_i/paint_ball/U0/_carry_i_1_n_0
    SLICE_X105Y107       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.831 r  blockdesign_i/paint_ball/U0/_carry/CO[3]
                         net (fo=1, routed)           0.000     4.831    blockdesign_i/paint_ball/U0/_carry_n_0
    SLICE_X105Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.945 r  blockdesign_i/paint_ball/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.945    blockdesign_i/paint_ball/U0/_carry__0_n_0
    SLICE_X105Y109       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.173 f  blockdesign_i/paint_ball/U0/_carry__1/CO[2]
                         net (fo=1, routed)           0.950     6.123    blockdesign_i/paint_ball/U0/_carry__1_n_1
    SLICE_X104Y106       LUT4 (Prop_lut4_I0_O)        0.313     6.436 r  blockdesign_i/paint_ball/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     6.436    blockdesign_i/paint_ball/U0/pxl_value_o_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.786     8.523    blockdesign_i/paint_ball/U0/clk
    SLICE_X104Y106       FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.655    
                         clock uncertainty           -0.121     8.534    
    SLICE_X104Y106       FDRE (Setup_fdre_C_D)        0.077     8.611    blockdesign_i/paint_ball/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.611    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.105ns (26.158%)  route 3.119ns (73.842%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 8.590 - 6.734 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.045     2.048    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X109Y120       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDRE (Prop_fdre_C_Q)         0.456     2.504 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/Q
                         net (fo=10, routed)          1.683     4.187    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]
    SLICE_X103Y119       LUT6 (Prop_lut6_I0_O)        0.124     4.311 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.311    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_1_n_0
    SLICE_X103Y119       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.712 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=2, routed)           1.436     6.148    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp14_out
    SLICE_X106Y116       LUT4 (Prop_lut4_I0_O)        0.124     6.272 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_i_1/O
                         net (fo=1, routed)           0.000     6.272    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_i_1_n_0
    SLICE_X106Y116       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.853     8.590    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X106Y116       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_reg/C
                         clock pessimism              0.173     8.763    
                         clock uncertainty           -0.121     8.642    
    SLICE_X106Y116       FDRE (Setup_fdre_C_D)        0.031     8.673    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_reg
  -------------------------------------------------------------------
                         required time                          8.673    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 0.748ns (21.202%)  route 2.780ns (78.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 8.586 - 6.734 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.050     2.053    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X106Y116       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDRE (Prop_fdre_C_Q)         0.419     2.472 f  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=8, routed)           0.717     3.189    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.329     3.518 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=66, routed)          2.063     5.581    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X106Y119       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.849     8.586    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X106Y119       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[9]/C
                         clock pessimism              0.173     8.759    
                         clock uncertainty           -0.121     8.638    
    SLICE_X106Y119       FDRE (Setup_fdre_C_R)       -0.632     8.006    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[9]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -5.581    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.748ns (21.228%)  route 2.776ns (78.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 8.586 - 6.734 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.050     2.053    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X106Y116       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDRE (Prop_fdre_C_Q)         0.419     2.472 f  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=8, routed)           0.717     3.189    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.329     3.518 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=66, routed)          2.059     5.577    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X107Y119       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.849     8.586    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X107Y119       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[4]/C
                         clock pessimism              0.173     8.759    
                         clock uncertainty           -0.121     8.638    
    SLICE_X107Y119       FDRE (Setup_fdre_C_R)       -0.632     8.006    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[4]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.748ns (21.228%)  route 2.776ns (78.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 8.586 - 6.734 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.050     2.053    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X106Y116       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDRE (Prop_fdre_C_Q)         0.419     2.472 f  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=8, routed)           0.717     3.189    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.329     3.518 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=66, routed)          2.059     5.577    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X107Y119       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.849     8.586    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X107Y119       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[6]/C
                         clock pessimism              0.173     8.759    
                         clock uncertainty           -0.121     8.638    
    SLICE_X107Y119       FDRE (Setup_fdre_C_R)       -0.632     8.006    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[6]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.748ns (21.228%)  route 2.776ns (78.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 8.586 - 6.734 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.050     2.053    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X106Y116       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDRE (Prop_fdre_C_Q)         0.419     2.472 f  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=8, routed)           0.717     3.189    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.329     3.518 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=66, routed)          2.059     5.577    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X107Y119       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.849     8.586    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X107Y119       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[7]/C
                         clock pessimism              0.173     8.759    
                         clock uncertainty           -0.121     8.638    
    SLICE_X107Y119       FDRE (Setup_fdre_C_R)       -0.632     8.006    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[7]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.748ns (21.228%)  route 2.776ns (78.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 8.586 - 6.734 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.050     2.053    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X106Y116       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDRE (Prop_fdre_C_Q)         0.419     2.472 f  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=8, routed)           0.717     3.189    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.329     3.518 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=66, routed)          2.059     5.577    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X107Y119       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.849     8.586    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X107Y119       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[8]/C
                         clock pessimism              0.173     8.759    
                         clock uncertainty           -0.121     8.638    
    SLICE_X107Y119       FDRE (Setup_fdre_C_R)       -0.632     8.006    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[8]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.748ns (21.228%)  route 2.776ns (78.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 8.586 - 6.734 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.050     2.053    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X106Y116       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDRE (Prop_fdre_C_Q)         0.419     2.472 f  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=8, routed)           0.717     3.189    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.329     3.518 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=66, routed)          2.059     5.577    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X107Y119       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.849     8.586    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X107Y119       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_reg[7]/C
                         clock pessimism              0.173     8.759    
                         clock uncertainty           -0.121     8.638    
    SLICE_X107Y119       FDRE (Setup_fdre_C_R)       -0.632     8.006    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_reg[7]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.748ns (21.228%)  route 2.776ns (78.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 8.586 - 6.734 ) 
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.050     2.053    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X106Y116       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y116       FDRE (Prop_fdre_C_Q)         0.419     2.472 f  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/Q
                         net (fo=8, routed)           0.717     3.189    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d
    SLICE_X107Y116       LUT1 (Prop_lut1_I0_O)        0.329     3.518 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=66, routed)          2.059     5.577    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X107Y119       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.849     8.586    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X107Y119       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_reg[8]/C
                         clock pessimism              0.173     8.759    
                         clock uncertainty           -0.121     8.638    
    SLICE_X107Y119       FDRE (Setup_fdre_C_R)       -0.632     8.006    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_hori_reg[8]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                  2.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.641     0.643    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.839    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.912     0.914    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.643    
    SLICE_X113Y48        FDRE (Hold_fdre_C_D)         0.075     0.718    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.710     0.712    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.141     0.853 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.909    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.984     0.986    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.274     0.712    
    SLICE_X113Y121       FDPE (Hold_fdpe_C_D)         0.075     0.787    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.712     0.714    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y130       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDRE (Prop_fdre_C_Q)         0.141     0.855 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.058     0.914    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X110Y130       LUT2 (Prop_lut2_I1_O)        0.045     0.959 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1/O
                         net (fo=1, routed)           0.000     0.959    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1_n_0
    SLICE_X110Y130       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.986     0.988    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y130       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism             -0.261     0.727    
    SLICE_X110Y130       FDRE (Hold_fdre_C_D)         0.091     0.818    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.684%)  route 0.097ns (34.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.710     0.712    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y122       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.141     0.853 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.097     0.950    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X112Y122       LUT2 (Prop_lut2_I0_O)        0.045     0.995 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1/O
                         net (fo=1, routed)           0.000     0.995    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1_n_0
    SLICE_X112Y122       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.983     0.985    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism             -0.260     0.725    
    SLICE_X112Y122       FDSE (Hold_fdse_C_D)         0.121     0.846    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.640     0.642    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y46        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.164     0.806 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.861    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y46        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.911     0.913    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y46        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.642    
    SLICE_X112Y46        FDPE (Hold_fdpe_C_D)         0.060     0.702    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 blockdesign_i/video_buffer_0/U0/Vdata_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.000%)  route 0.125ns (47.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.711     0.713    blockdesign_i/video_buffer_0/U0/pixel_clk
    SLICE_X109Y130       FDRE                                         r  blockdesign_i/video_buffer_0/U0/Vdata_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y130       FDRE (Prop_fdre_C_Q)         0.141     0.854 r  blockdesign_i/video_buffer_0/U0/Vdata_o_reg[7]/Q
                         net (fo=4, routed)           0.125     0.979    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[7]
    SLICE_X111Y130       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.986     0.988    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y130       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism             -0.238     0.750    
    SLICE_X111Y130       FDRE (Hold_fdre_C_D)         0.066     0.816    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.250ns (79.541%)  route 0.064ns (20.459%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.685     0.687    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X103Y118       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y118       FDRE (Prop_fdre_C_Q)         0.141     0.828 f  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[7]/Q
                         net (fo=2, routed)           0.064     0.892    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[7]
    SLICE_X102Y118       LUT1 (Prop_lut1_I0_O)        0.045     0.937 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[7]_i_2/O
                         net (fo=1, routed)           0.000     0.937    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[7]_i_2_n_0
    SLICE_X102Y118       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.001 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.001    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]_i_1_n_4
    SLICE_X102Y118       FDSE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.957     0.959    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X102Y118       FDSE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]/C
                         clock pessimism             -0.259     0.700    
    SLICE_X102Y118       FDSE (Hold_fdse_C_D)         0.134     0.834    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.719     0.721    blockdesign_i/paint_paddle_l/U0/clk
    SLICE_X106Y106       FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y106       FDRE (Prop_fdre_C_Q)         0.141     0.862 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/Q
                         net (fo=1, routed)           0.086     0.948    blockdesign_i/paint_paddle_r/U0/pxl_value_i
    SLICE_X107Y106       LUT5 (Prop_lut5_I0_O)        0.045     0.993 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     0.993    blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1_n_0
    SLICE_X107Y106       FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.993     0.995    blockdesign_i/paint_paddle_r/U0/clk
    SLICE_X107Y106       FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/C
                         clock pessimism             -0.261     0.734    
    SLICE_X107Y106       FDRE (Hold_fdre_C_D)         0.091     0.825    blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_centerline_0/U0/hsync_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/video_buffer_0/U0/HSync_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.717ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.715     0.717    blockdesign_i/paint_centerline_0/U0/clk
    SLICE_X106Y114       FDRE                                         r  blockdesign_i/paint_centerline_0/U0/hsync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y114       FDRE (Prop_fdre_C_Q)         0.141     0.858 r  blockdesign_i/paint_centerline_0/U0/hsync_o_reg/Q
                         net (fo=1, routed)           0.112     0.970    blockdesign_i/video_buffer_0/U0/HSync_i
    SLICE_X107Y114       FDRE                                         r  blockdesign_i/video_buffer_0/U0/HSync_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.988     0.990    blockdesign_i/video_buffer_0/U0/pixel_clk
    SLICE_X107Y114       FDRE                                         r  blockdesign_i/video_buffer_0/U0/HSync_o_reg/C
                         clock pessimism             -0.260     0.730    
    SLICE_X107Y114       FDRE (Hold_fdre_C_D)         0.072     0.802    blockdesign_i/video_buffer_0/U0/HSync_o_reg
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/pixel_counter_0/U0/vsync_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.714     0.716    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X111Y117       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141     0.857 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_reg/Q
                         net (fo=1, routed)           0.112     0.969    blockdesign_i/pixel_counter_0/U0/vsync_i
    SLICE_X111Y118       FDRE                                         r  blockdesign_i/pixel_counter_0/U0/vsync_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.987     0.989    blockdesign_i/pixel_counter_0/U0/pxCLK_i
    SLICE_X111Y118       FDRE                                         r  blockdesign_i/pixel_counter_0/U0/vsync_o_reg/C
                         clock pessimism             -0.260     0.729    
    SLICE_X111Y118       FDRE (Hold_fdre_C_D)         0.070     0.799    blockdesign_i/pixel_counter_0/U0/vsync_o_reg
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_hdmi_blockdesign_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y2    blockdesign_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X106Y114   blockdesign_i/paint_ball/U0/hsync_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X104Y106   blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X109Y108   blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X108Y109   blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X109Y108   blockdesign_i/paint_ball/U0/pxl_x_o_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X109Y108   blockdesign_i/paint_ball/U0/pxl_x_o_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X110Y110   blockdesign_i/paint_ball/U0/pxl_x_o_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.734       45.899     PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X106Y114   blockdesign_i/paint_ball/U0/hsync_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X106Y114   blockdesign_i/paint_ball/U0/hsync_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X104Y106   blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X104Y106   blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y108   blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y108   blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X108Y109   blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X108Y109   blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X106Y114   blockdesign_i/paint_ball/U0/hsync_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X106Y114   blockdesign_i/paint_ball/U0/hsync_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X104Y106   blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X104Y106   blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y108   blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y108   blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X108Y109   blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X108Y109   blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.734       45.899     PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.734       153.266    PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y128   blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y127   blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y126   blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y125   blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y130   blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y129   blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y122   blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y121   blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.734       153.266    PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y128   blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y127   blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y126   blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y125   blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y130   blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y129   blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y122   blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y121   blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.347       0.098      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.347       158.653    PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_blockdesign_clk_wiz_0_0_1
  To Clock:  clkfbout_blockdesign_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_blockdesign_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    blockdesign_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_blockdesign_clk_wiz_0
  To Clock:  clk_out1_blockdesign_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.015ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 0.828ns (15.171%)  route 4.630ns (84.829%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.830    -0.886    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X53Y108        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.004     0.574    blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]
    SLICE_X52Y108        LUT4 (Prop_lut4_I1_O)        0.124     0.698 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7/O
                         net (fo=1, routed)           0.966     1.663    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7_n_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I1_O)        0.124     1.787 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3/O
                         net (fo=2, routed)           1.099     2.886    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3_n_0
    SLICE_X80Y105        LUT3 (Prop_lut3_I2_O)        0.124     3.010 r  blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.561     4.571    blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1_n_0
    SLICE_X53Y111        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.637     8.468    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X53Y111        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[28]/C
                         clock pessimism              0.618     9.087    
                         clock uncertainty           -0.072     9.015    
    SLICE_X53Y111        FDRE (Setup_fdre_C_R)       -0.429     8.586    blockdesign_i/controllers/clk_divider_1/U0/count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.586    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                  4.015    

Slack (MET) :             4.015ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 0.828ns (15.171%)  route 4.630ns (84.829%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.830    -0.886    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X53Y108        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.004     0.574    blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]
    SLICE_X52Y108        LUT4 (Prop_lut4_I1_O)        0.124     0.698 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7/O
                         net (fo=1, routed)           0.966     1.663    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7_n_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I1_O)        0.124     1.787 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3/O
                         net (fo=2, routed)           1.099     2.886    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3_n_0
    SLICE_X80Y105        LUT3 (Prop_lut3_I2_O)        0.124     3.010 r  blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.561     4.571    blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1_n_0
    SLICE_X53Y111        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.637     8.468    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X53Y111        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[29]/C
                         clock pessimism              0.618     9.087    
                         clock uncertainty           -0.072     9.015    
    SLICE_X53Y111        FDRE (Setup_fdre_C_R)       -0.429     8.586    blockdesign_i/controllers/clk_divider_1/U0/count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.586    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                  4.015    

Slack (MET) :             4.015ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 0.828ns (15.171%)  route 4.630ns (84.829%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.830    -0.886    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X53Y108        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.004     0.574    blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]
    SLICE_X52Y108        LUT4 (Prop_lut4_I1_O)        0.124     0.698 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7/O
                         net (fo=1, routed)           0.966     1.663    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7_n_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I1_O)        0.124     1.787 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3/O
                         net (fo=2, routed)           1.099     2.886    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3_n_0
    SLICE_X80Y105        LUT3 (Prop_lut3_I2_O)        0.124     3.010 r  blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.561     4.571    blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1_n_0
    SLICE_X53Y111        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.637     8.468    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X53Y111        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[30]/C
                         clock pessimism              0.618     9.087    
                         clock uncertainty           -0.072     9.015    
    SLICE_X53Y111        FDRE (Setup_fdre_C_R)       -0.429     8.586    blockdesign_i/controllers/clk_divider_1/U0/count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.586    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                  4.015    

Slack (MET) :             4.015ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 0.828ns (15.171%)  route 4.630ns (84.829%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.830    -0.886    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X53Y108        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.004     0.574    blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]
    SLICE_X52Y108        LUT4 (Prop_lut4_I1_O)        0.124     0.698 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7/O
                         net (fo=1, routed)           0.966     1.663    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7_n_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I1_O)        0.124     1.787 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3/O
                         net (fo=2, routed)           1.099     2.886    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3_n_0
    SLICE_X80Y105        LUT3 (Prop_lut3_I2_O)        0.124     3.010 r  blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.561     4.571    blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1_n_0
    SLICE_X53Y111        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.637     8.468    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X53Y111        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[31]/C
                         clock pessimism              0.618     9.087    
                         clock uncertainty           -0.072     9.015    
    SLICE_X53Y111        FDRE (Setup_fdre_C_R)       -0.429     8.586    blockdesign_i/controllers/clk_divider_1/U0/count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.586    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                  4.015    

Slack (MET) :             4.158ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 0.828ns (15.576%)  route 4.488ns (84.424%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.830    -0.886    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X53Y108        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.004     0.574    blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]
    SLICE_X52Y108        LUT4 (Prop_lut4_I1_O)        0.124     0.698 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7/O
                         net (fo=1, routed)           0.966     1.663    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7_n_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I1_O)        0.124     1.787 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3/O
                         net (fo=2, routed)           1.099     2.886    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3_n_0
    SLICE_X80Y105        LUT3 (Prop_lut3_I2_O)        0.124     3.010 r  blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.419     4.430    blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1_n_0
    SLICE_X53Y110        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.638     8.469    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X53Y110        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]/C
                         clock pessimism              0.618     9.088    
                         clock uncertainty           -0.072     9.016    
    SLICE_X53Y110        FDRE (Setup_fdre_C_R)       -0.429     8.587    blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -4.430    
  -------------------------------------------------------------------
                         slack                                  4.158    

Slack (MET) :             4.158ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 0.828ns (15.576%)  route 4.488ns (84.424%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.830    -0.886    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X53Y108        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.004     0.574    blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]
    SLICE_X52Y108        LUT4 (Prop_lut4_I1_O)        0.124     0.698 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7/O
                         net (fo=1, routed)           0.966     1.663    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7_n_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I1_O)        0.124     1.787 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3/O
                         net (fo=2, routed)           1.099     2.886    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3_n_0
    SLICE_X80Y105        LUT3 (Prop_lut3_I2_O)        0.124     3.010 r  blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.419     4.430    blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1_n_0
    SLICE_X53Y110        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.638     8.469    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X53Y110        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[25]/C
                         clock pessimism              0.618     9.088    
                         clock uncertainty           -0.072     9.016    
    SLICE_X53Y110        FDRE (Setup_fdre_C_R)       -0.429     8.587    blockdesign_i/controllers/clk_divider_1/U0/count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -4.430    
  -------------------------------------------------------------------
                         slack                                  4.158    

Slack (MET) :             4.158ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 0.828ns (15.576%)  route 4.488ns (84.424%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.830    -0.886    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X53Y108        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.004     0.574    blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]
    SLICE_X52Y108        LUT4 (Prop_lut4_I1_O)        0.124     0.698 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7/O
                         net (fo=1, routed)           0.966     1.663    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7_n_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I1_O)        0.124     1.787 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3/O
                         net (fo=2, routed)           1.099     2.886    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3_n_0
    SLICE_X80Y105        LUT3 (Prop_lut3_I2_O)        0.124     3.010 r  blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.419     4.430    blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1_n_0
    SLICE_X53Y110        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.638     8.469    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X53Y110        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[26]/C
                         clock pessimism              0.618     9.088    
                         clock uncertainty           -0.072     9.016    
    SLICE_X53Y110        FDRE (Setup_fdre_C_R)       -0.429     8.587    blockdesign_i/controllers/clk_divider_1/U0/count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -4.430    
  -------------------------------------------------------------------
                         slack                                  4.158    

Slack (MET) :             4.158ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 0.828ns (15.576%)  route 4.488ns (84.424%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.830    -0.886    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X53Y108        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.004     0.574    blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]
    SLICE_X52Y108        LUT4 (Prop_lut4_I1_O)        0.124     0.698 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7/O
                         net (fo=1, routed)           0.966     1.663    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7_n_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I1_O)        0.124     1.787 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3/O
                         net (fo=2, routed)           1.099     2.886    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3_n_0
    SLICE_X80Y105        LUT3 (Prop_lut3_I2_O)        0.124     3.010 r  blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.419     4.430    blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1_n_0
    SLICE_X53Y110        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.638     8.469    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X53Y110        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[27]/C
                         clock pessimism              0.618     9.088    
                         clock uncertainty           -0.072     9.016    
    SLICE_X53Y110        FDRE (Setup_fdre_C_R)       -0.429     8.587    blockdesign_i/controllers/clk_divider_1/U0/count_reg[27]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -4.430    
  -------------------------------------------------------------------
                         slack                                  4.158    

Slack (MET) :             4.203ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 0.828ns (15.708%)  route 4.443ns (84.292%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.830    -0.886    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X53Y108        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.004     0.574    blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]
    SLICE_X52Y108        LUT4 (Prop_lut4_I1_O)        0.124     0.698 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7/O
                         net (fo=1, routed)           0.966     1.663    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7_n_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I1_O)        0.124     1.787 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3/O
                         net (fo=2, routed)           1.099     2.886    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3_n_0
    SLICE_X80Y105        LUT3 (Prop_lut3_I2_O)        0.124     3.010 r  blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.375     4.385    blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1_n_0
    SLICE_X53Y107        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.639     8.470    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X53Y107        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[12]/C
                         clock pessimism              0.618     9.089    
                         clock uncertainty           -0.072     9.017    
    SLICE_X53Y107        FDRE (Setup_fdre_C_R)       -0.429     8.588    blockdesign_i/controllers/clk_divider_1/U0/count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -4.385    
  -------------------------------------------------------------------
                         slack                                  4.203    

Slack (MET) :             4.203ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 0.828ns (15.708%)  route 4.443ns (84.292%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.830    -0.886    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X53Y108        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.004     0.574    blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]
    SLICE_X52Y108        LUT4 (Prop_lut4_I1_O)        0.124     0.698 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7/O
                         net (fo=1, routed)           0.966     1.663    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7_n_0
    SLICE_X52Y105        LUT5 (Prop_lut5_I1_O)        0.124     1.787 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3/O
                         net (fo=2, routed)           1.099     2.886    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3_n_0
    SLICE_X80Y105        LUT3 (Prop_lut3_I2_O)        0.124     3.010 r  blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.375     4.385    blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1_n_0
    SLICE_X53Y107        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.639     8.470    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X53Y107        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[13]/C
                         clock pessimism              0.618     9.089    
                         clock uncertainty           -0.072     9.017    
    SLICE_X53Y107        FDRE (Setup_fdre_C_R)       -0.429     8.588    blockdesign_i/controllers/clk_divider_1/U0/count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -4.385    
  -------------------------------------------------------------------
                         slack                                  4.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.562    -0.670    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  blockdesign_i/clk_divider_0/U0/count_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.410    blockdesign_i/clk_divider_0/U0/count_reg[23]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.250 r  blockdesign_i/clk_divider_0/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.250    blockdesign_i/clk_divider_0/U0/count_reg[20]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.196 r  blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.196    blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1_n_7
    SLICE_X49Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.825    -0.915    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[24]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105    -0.301    blockdesign_i/clk_divider_0/U0/count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.504%)  route 0.119ns (24.496%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.562    -0.670    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  blockdesign_i/clk_divider_0/U0/count_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.410    blockdesign_i/clk_divider_0/U0/count_reg[23]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.250 r  blockdesign_i/clk_divider_0/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.250    blockdesign_i/clk_divider_0/U0/count_reg[20]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.185 r  blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.185    blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1_n_5
    SLICE_X49Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.825    -0.915    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[26]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105    -0.301    blockdesign_i/clk_divider_0/U0/count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.705%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.562    -0.670    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  blockdesign_i/clk_divider_0/U0/count_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.410    blockdesign_i/clk_divider_0/U0/count_reg[23]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.250 r  blockdesign_i/clk_divider_0/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.250    blockdesign_i/clk_divider_0/U0/count_reg[20]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.160 r  blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.160    blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1_n_6
    SLICE_X49Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.825    -0.915    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[25]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105    -0.301    blockdesign_i/clk_divider_0/U0/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.705%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.562    -0.670    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  blockdesign_i/clk_divider_0/U0/count_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.410    blockdesign_i/clk_divider_0/U0/count_reg[23]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.250 r  blockdesign_i/clk_divider_0/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.250    blockdesign_i/clk_divider_0/U0/count_reg[20]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.160 r  blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.160    blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1_n_4
    SLICE_X49Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.825    -0.915    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[27]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105    -0.301    blockdesign_i/clk_divider_0/U0/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.394ns (76.842%)  route 0.119ns (23.158%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.562    -0.670    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  blockdesign_i/clk_divider_0/U0/count_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.410    blockdesign_i/clk_divider_0/U0/count_reg[23]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.250 r  blockdesign_i/clk_divider_0/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.250    blockdesign_i/clk_divider_0/U0/count_reg[20]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.211 r  blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.211    blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.157 r  blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.157    blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1_n_7
    SLICE_X49Y51         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.825    -0.915    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y51         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[28]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X49Y51         FDRE (Hold_fdre_C_D)         0.105    -0.301    blockdesign_i/clk_divider_0/U0/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.405ns (77.328%)  route 0.119ns (22.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.562    -0.670    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  blockdesign_i/clk_divider_0/U0/count_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.410    blockdesign_i/clk_divider_0/U0/count_reg[23]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.250 r  blockdesign_i/clk_divider_0/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.250    blockdesign_i/clk_divider_0/U0/count_reg[20]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.211 r  blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.211    blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.146 r  blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.146    blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1_n_5
    SLICE_X49Y51         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.825    -0.915    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y51         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[30]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X49Y51         FDRE (Hold_fdre_C_D)         0.105    -0.301    blockdesign_i/clk_divider_0/U0/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/timer_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.189ns (55.786%)  route 0.150ns (44.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.634    -0.597    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X110Y89        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/timer_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/timer_done_reg/Q
                         net (fo=2, routed)           0.150    -0.307    blockdesign_i/controllers/controller_ultrasonic_0/U0/sel
    SLICE_X108Y90        LUT5 (Prop_lut5_I4_O)        0.048    -0.259 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    blockdesign_i/controllers/controller_ultrasonic_0/U0/next_state[1]
    SLICE_X108Y90        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.904    -0.836    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X108Y90        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.274    -0.561    
    SLICE_X108Y90        FDCE (Hold_fdce_C_D)         0.131    -0.430    blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/timer_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.391%)  route 0.150ns (44.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.634    -0.597    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X110Y89        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/timer_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y89        FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/timer_done_reg/Q
                         net (fo=2, routed)           0.150    -0.307    blockdesign_i/controllers/controller_ultrasonic_0/U0/sel
    SLICE_X108Y90        LUT5 (Prop_lut5_I2_O)        0.045    -0.262 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    blockdesign_i/controllers/controller_ultrasonic_0/U0/next_state[0]
    SLICE_X108Y90        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.904    -0.836    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X108Y90        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.274    -0.561    
    SLICE_X108Y90        FDCE (Hold_fdce_C_D)         0.120    -0.441    blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.430ns (78.361%)  route 0.119ns (21.639%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.562    -0.670    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  blockdesign_i/clk_divider_0/U0/count_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.410    blockdesign_i/clk_divider_0/U0/count_reg[23]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.250 r  blockdesign_i/clk_divider_0/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.250    blockdesign_i/clk_divider_0/U0/count_reg[20]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.211 r  blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.211    blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.121 r  blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.121    blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1_n_6
    SLICE_X49Y51         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.825    -0.915    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y51         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[29]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X49Y51         FDRE (Hold_fdre_C_D)         0.105    -0.301    blockdesign_i/clk_divider_0/U0/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.430ns (78.361%)  route 0.119ns (21.639%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.562    -0.670    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  blockdesign_i/clk_divider_0/U0/count_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.410    blockdesign_i/clk_divider_0/U0/count_reg[23]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.250 r  blockdesign_i/clk_divider_0/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.250    blockdesign_i/clk_divider_0/U0/count_reg[20]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.211 r  blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.211    blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.121 r  blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.121    blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1_n_4
    SLICE_X49Y51         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.825    -0.915    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y51         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[31]/C
                         clock pessimism              0.509    -0.406    
    SLICE_X49Y51         FDRE (Hold_fdre_C_D)         0.105    -0.301    blockdesign_i/clk_divider_0/U0/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_blockdesign_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   blockdesign_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y46     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y44     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y46     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y46     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y47     blockdesign_i/clk_divider_0/U0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y47     blockdesign_i/clk_divider_0/U0/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y47     blockdesign_i/clk_divider_0/U0/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y47     blockdesign_i/clk_divider_0/U0/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y47     blockdesign_i/clk_divider_0/U0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y47     blockdesign_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y47     blockdesign_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y47     blockdesign_i/clk_divider_0/U0/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_blockdesign_clk_wiz_0
  To Clock:  clkfbout_blockdesign_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_blockdesign_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   blockdesign_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        1.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.418ns  (logic 0.419ns (5.648%)  route 6.999ns (94.352%))
  Logic Levels:           0  
  Clock Path Skew:        3.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 12.092 - 6.734 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.046     2.049    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     2.468 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.999     9.467    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.368    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.451 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.172    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.263 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.092    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.092    
                         clock uncertainty           -0.316    11.776    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.752    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.752    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.270ns  (logic 0.419ns (5.764%)  route 6.851ns (94.236%))
  Logic Levels:           0  
  Clock Path Skew:        3.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 12.093 - 6.734 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.046     2.049    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     2.468 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.851     9.319    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.368    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.451 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.172    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.263 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    12.093    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.093    
                         clock uncertainty           -0.316    11.777    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.753    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.753    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.572ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 0.419ns (5.876%)  route 6.712ns (94.124%))
  Logic Levels:           0  
  Clock Path Skew:        3.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 12.093 - 6.734 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.046     2.049    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     2.468 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.712     9.180    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.368    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.451 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.172    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.263 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    12.093    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.093    
                         clock uncertainty           -0.316    11.777    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.753    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.753    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.121ns  (logic 0.419ns (5.884%)  route 6.702ns (94.116%))
  Logic Levels:           0  
  Clock Path Skew:        3.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 12.092 - 6.734 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.046     2.049    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     2.468 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.702     9.170    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.368    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.451 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.172    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.263 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.092    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.092    
                         clock uncertainty           -0.316    11.776    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.752    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.752    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 0.419ns (6.014%)  route 6.548ns (93.986%))
  Logic Levels:           0  
  Clock Path Skew:        3.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 12.090 - 6.734 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.046     2.049    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     2.468 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.548     9.016    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.368    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.451 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.172    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.263 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    12.090    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.090    
                         clock uncertainty           -0.316    11.774    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.750    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 0.518ns (7.126%)  route 6.751ns (92.874%))
  Logic Levels:           0  
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 12.092 - 6.734 ) 
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.043     2.046    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.518     2.564 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           6.751     9.315    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.368    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.451 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.172    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.263 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.092    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.092    
                         clock uncertainty           -0.316    11.776    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.151    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.820ns  (logic 0.419ns (6.144%)  route 6.401ns (93.856%))
  Logic Levels:           0  
  Clock Path Skew:        3.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 12.090 - 6.734 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.046     2.049    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     2.468 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.401     8.869    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.368    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.451 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.172    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.263 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    12.090    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.090    
                         clock uncertainty           -0.316    11.774    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.750    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 0.419ns (6.229%)  route 6.308ns (93.771%))
  Logic Levels:           0  
  Clock Path Skew:        3.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 12.092 - 6.734 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.046     2.049    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     2.468 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.308     8.776    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.368    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.451 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.172    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.263 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.092    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.092    
                         clock uncertainty           -0.316    11.776    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.752    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.752    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 0.419ns (6.257%)  route 6.277ns (93.743%))
  Logic Levels:           0  
  Clock Path Skew:        3.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 12.092 - 6.734 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.046     2.049    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     2.468 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.277     8.745    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.368    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.451 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.172    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.263 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.092    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.092    
                         clock uncertainty           -0.316    11.776    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.752    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.752    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 0.456ns (7.227%)  route 5.854ns (92.773%))
  Logic Levels:           0  
  Clock Path Skew:        3.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 12.093 - 6.734 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.048     2.051    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y130       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.456     2.507 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           5.854     8.361    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.368    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.451 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.172    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.263 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    12.093    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.093    
                         clock uncertainty           -0.316    11.777    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.152    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.152    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  2.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.418ns (9.363%)  route 4.046ns (90.637%))
  Logic Levels:           0  
  Clock Path Skew:        4.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.967ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     1.612    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.846     1.849    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.418     2.267 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           4.046     6.313    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.967    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.967    
                         clock uncertainty            0.316     6.284    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.063     6.221    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.221    
                         arrival time                           6.313    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 0.385ns (8.727%)  route 4.027ns (91.273%))
  Logic Levels:           0  
  Clock Path Skew:        4.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.967ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     1.612    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.846     1.849    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.385     2.234 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           4.027     6.261    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y125        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.967    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     5.967    
                         clock uncertainty            0.316     6.284    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.201     6.083    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -6.083    
                         arrival time                           6.261    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 0.418ns (9.092%)  route 4.180ns (90.908%))
  Logic Levels:           0  
  Clock Path Skew:        4.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.971ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     1.612    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.852     1.855    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDSE (Prop_fdse_C_Q)         0.418     2.273 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.180     6.453    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y129        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.971    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     5.971    
                         clock uncertainty            0.316     6.288    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     6.225    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -6.225    
                         arrival time                           6.453    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 0.418ns (9.079%)  route 4.186ns (90.921%))
  Logic Levels:           0  
  Clock Path Skew:        4.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.967ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     1.612    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.848     1.851    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDSE (Prop_fdse_C_Q)         0.418     2.269 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           4.186     6.455    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.967    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.967    
                         clock uncertainty            0.316     6.284    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     6.221    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.221    
                         arrival time                           6.455    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 0.418ns (9.053%)  route 4.200ns (90.947%))
  Logic Levels:           0  
  Clock Path Skew:        4.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.969ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     1.612    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.851     1.854    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.418     2.272 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           4.200     6.472    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.969    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.969    
                         clock uncertainty            0.316     6.286    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.063     6.223    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.223    
                         arrival time                           6.472    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.148ns (6.160%)  route 2.255ns (93.840%))
  Logic Levels:           0  
  Clock Path Skew:        1.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.710     0.712    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.148     0.860 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.255     3.115    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.867     0.869    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.922 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.514    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.543 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.524    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.524    
                         clock uncertainty            0.316     2.840    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     2.806    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.806    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 0.367ns (7.838%)  route 4.315ns (92.162%))
  Logic Levels:           0  
  Clock Path Skew:        4.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.967ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     1.612    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.846     1.849    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y125       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDSE (Prop_fdse_C_Q)         0.367     2.216 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.315     6.531    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y125        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.967    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     5.967    
                         clock uncertainty            0.316     6.284    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     6.221    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -6.221    
                         arrival time                           6.531    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 0.418ns (8.927%)  route 4.264ns (91.073%))
  Logic Levels:           0  
  Clock Path Skew:        4.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.969ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     1.612    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.849     1.852    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.418     2.270 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           4.264     6.535    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.969    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.969    
                         clock uncertainty            0.316     6.286    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     6.223    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.223    
                         arrival time                           6.535    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.141ns (5.723%)  route 2.323ns (94.277%))
  Logic Levels:           0  
  Clock Path Skew:        1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.712     0.714    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y130       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDSE (Prop_fdse_C_Q)         0.141     0.855 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.323     3.178    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.867     0.869    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.922 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.514    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.543 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.525    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.525    
                         clock uncertainty            0.316     2.841    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.860    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.860    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.128ns (4.320%)  route 2.835ns (95.680%))
  Logic Levels:           0  
  Clock Path Skew:        1.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.710     0.712    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.128     0.840 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.835     3.675    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.867     0.869    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.922 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.514    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.543 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.524    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.524    
                         clock uncertainty            0.316     2.840    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     3.345    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.345    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  0.330    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 8.437 - 6.734 ) 
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.879     1.882    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y46        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.478     2.360 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343     2.703    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.700     8.437    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.155     8.592    
                         clock uncertainty           -0.121     8.471    
    SLICE_X112Y47        FDPE (Recov_fdpe_C_PRE)     -0.532     7.939    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 8.437 - 6.734 ) 
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.879     1.882    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y46        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.478     2.360 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343     2.703    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.700     8.437    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.155     8.592    
                         clock uncertainty           -0.121     8.471    
    SLICE_X112Y47        FDCE (Recov_fdce_C_CLR)     -0.532     7.939    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 8.437 - 6.734 ) 
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.879     1.882    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y46        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.478     2.360 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343     2.703    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.700     8.437    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.155     8.592    
                         clock uncertainty           -0.121     8.471    
    SLICE_X112Y47        FDCE (Recov_fdce_C_CLR)     -0.490     7.981    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.981    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 8.437 - 6.734 ) 
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.879     1.882    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y46        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.478     2.360 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343     2.703    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     8.346    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.737 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.700     8.437    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.155     8.592    
                         clock uncertainty           -0.121     8.471    
    SLICE_X112Y47        FDCE (Recov_fdce_C_CLR)     -0.490     7.981    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.981    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                  5.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.640     0.642    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y46        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.148     0.790 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119     0.909    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.912     0.914    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.255     0.659    
    SLICE_X112Y47        FDCE (Remov_fdce_C_CLR)     -0.120     0.539    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.640     0.642    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y46        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.148     0.790 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119     0.909    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.912     0.914    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.255     0.659    
    SLICE_X112Y47        FDCE (Remov_fdce_C_CLR)     -0.120     0.539    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.640     0.642    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y46        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.148     0.790 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119     0.909    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.912     0.914    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.255     0.659    
    SLICE_X112Y47        FDCE (Remov_fdce_C_CLR)     -0.120     0.539    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.640     0.642    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y46        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.148     0.790 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119     0.909    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.912     0.914    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.255     0.659    
    SLICE_X112Y47        FDPE (Remov_fdpe_C_PRE)     -0.124     0.535    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.374    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.525ns  (logic 0.124ns (2.740%)  route 4.401ns (97.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.874     3.874    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y121       LUT1 (Prop_lut1_I0_O)        0.124     3.998 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     4.525    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y121       FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     1.612    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.851     1.854    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.525ns  (logic 0.124ns (2.740%)  route 4.401ns (97.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.874     3.874    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y121       LUT1 (Prop_lut1_I0_O)        0.124     3.998 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     4.525    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y121       FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     1.612    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.851     1.854    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.592ns  (logic 0.000ns (0.000%)  route 0.592ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.592     0.592    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     1.612    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.700     1.703    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.000ns (0.000%)  route 0.261ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.261     0.261    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.912     0.914    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.903ns  (logic 0.045ns (2.364%)  route 1.858ns (97.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.686     1.686    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y121       LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     1.903    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y121       FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.984     0.986    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.903ns  (logic 0.045ns (2.364%)  route 1.858ns (97.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.686     1.686    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y121       LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     1.903    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y121       FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.984     0.986    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           241 Endpoints
Min Delay           241 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.326ns  (logic 22.729ns (41.838%)  route 31.597ns (58.162%))
  Logic Levels:           49  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
    SLICE_X86Y91         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.191     1.991    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm__0[2]
    SLICE_X90Y92         LUT1 (Prop_lut1_I0_O)        0.124     2.115 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     2.115    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16_n_0
    SLICE_X90Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.648 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.648    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4_n_0
    SLICE_X90Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.765 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.765    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3_n_0
    SLICE_X90Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.882 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.882    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2_n_0
    SLICE_X90Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.205 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.682     3.887    blockdesign_i/controllers/controller_ultrasonic_1/U0/A[14]
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_A[14]_P[18])
                                                      4.023     7.910 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1/P[18]
                         net (fo=26, routed)          3.152    11.062    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_n_87
    SLICE_X88Y102        LUT3 (Prop_lut3_I1_O)        0.152    11.214 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.481    11.694    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_19_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.745    12.439 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_12/O[2]
                         net (fo=3, routed)           0.836    13.275    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_12_n_5
    SLICE_X83Y99         LUT3 (Prop_lut3_I2_O)        0.302    13.577 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_14/O
                         net (fo=2, routed)           0.969    14.546    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_14_n_0
    SLICE_X86Y97         LUT5 (Prop_lut5_I0_O)        0.150    14.696 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_5/O
                         net (fo=2, routed)           0.949    15.646    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_5_n_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I0_O)        0.348    15.994 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.994    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_9_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.526 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.526    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.765 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4/O[2]
                         net (fo=11, routed)          1.597    18.362    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4_n_5
    SLICE_X88Y102        LUT3 (Prop_lut3_I2_O)        0.328    18.690 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.677    19.368    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    20.102 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.102    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.436 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           1.267    21.703    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29_n_6
    SLICE_X86Y101        LUT4 (Prop_lut4_I2_O)        0.303    22.006 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    22.006    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.382 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.382    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.499 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.714    23.212    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9_n_0
    SLICE_X88Y102        LUT5 (Prop_lut5_I1_O)        0.118    23.330 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.516    23.847    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5_n_0
    SLICE_X88Y100        LUT5 (Prop_lut5_I4_O)        0.326    24.173 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0/O
                         net (fo=1, routed)           1.277    25.450    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[0]
    SLICE_X91Y103        LUT3 (Prop_lut3_I0_O)        0.154    25.604 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[0]_INST_0/O
                         net (fo=1, routed)           0.683    26.287    blockdesign_i/position_paddles_0/U0/controller_value_r[0]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_B[0]_P[9])
                                                      3.859    30.146 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           1.706    31.852    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X84Y105        LUT2 (Prop_lut2_I0_O)        0.124    31.976 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    31.976    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.526 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.526    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.640 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.640    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.754 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.754    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.088 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.622    34.710    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X83Y102        LUT2 (Prop_lut2_I1_O)        0.303    35.013 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    35.013    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.414 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    35.414    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.528 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    35.528    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X83Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.841 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=2, routed)           0.959    36.799    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X83Y107        LUT3 (Prop_lut3_I2_O)        0.331    37.130 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           0.834    37.964    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X83Y108        LUT4 (Prop_lut4_I3_O)        0.332    38.296 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    38.296    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X83Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.828 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.828    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X83Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.162 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.902    40.064    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X85Y110        LUT4 (Prop_lut4_I2_O)        0.303    40.367 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    40.367    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.917 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.458    42.376    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I1_O)        0.124    42.500 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.132    44.632    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[3]
    SLICE_X93Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.017 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    45.017    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X93Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.351 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.799    46.150    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X92Y111        LUT2 (Prop_lut2_I1_O)        0.303    46.453 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.453    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.986 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.986    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.215 f  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.997    48.212    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X98Y112        LUT4 (Prop_lut4_I2_O)        0.310    48.522 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.152    49.674    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X100Y111       LUT2 (Prop_lut2_I1_O)        0.153    49.827 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.375    51.202    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X103Y115       LUT2 (Prop_lut2_I1_O)        0.331    51.533 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          2.669    54.202    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X102Y99        LUT6 (Prop_lut6_I2_O)        0.124    54.326 r  blockdesign_i/position_ball_0/U0/x_pos[0]_C_i_1/O
                         net (fo=1, routed)           0.000    54.326    blockdesign_i/position_ball_0/U0/x_pos[0]_C_i_1_n_0
    SLICE_X102Y99        FDCE                                         r  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.691ns  (logic 22.729ns (42.333%)  route 30.962ns (57.667%))
  Logic Levels:           49  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
    SLICE_X86Y91         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.191     1.991    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm__0[2]
    SLICE_X90Y92         LUT1 (Prop_lut1_I0_O)        0.124     2.115 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     2.115    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16_n_0
    SLICE_X90Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.648 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.648    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4_n_0
    SLICE_X90Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.765 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.765    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3_n_0
    SLICE_X90Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.882 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.882    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2_n_0
    SLICE_X90Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.205 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.682     3.887    blockdesign_i/controllers/controller_ultrasonic_1/U0/A[14]
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_A[14]_P[18])
                                                      4.023     7.910 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1/P[18]
                         net (fo=26, routed)          3.152    11.062    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_n_87
    SLICE_X88Y102        LUT3 (Prop_lut3_I1_O)        0.152    11.214 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.481    11.694    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_19_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.745    12.439 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_12/O[2]
                         net (fo=3, routed)           0.836    13.275    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_12_n_5
    SLICE_X83Y99         LUT3 (Prop_lut3_I2_O)        0.302    13.577 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_14/O
                         net (fo=2, routed)           0.969    14.546    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_14_n_0
    SLICE_X86Y97         LUT5 (Prop_lut5_I0_O)        0.150    14.696 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_5/O
                         net (fo=2, routed)           0.949    15.646    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_5_n_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I0_O)        0.348    15.994 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.994    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_9_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.526 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.526    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.765 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4/O[2]
                         net (fo=11, routed)          1.597    18.362    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4_n_5
    SLICE_X88Y102        LUT3 (Prop_lut3_I2_O)        0.328    18.690 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.677    19.368    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    20.102 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.102    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.436 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           1.267    21.703    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29_n_6
    SLICE_X86Y101        LUT4 (Prop_lut4_I2_O)        0.303    22.006 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    22.006    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.382 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.382    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.499 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.714    23.212    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9_n_0
    SLICE_X88Y102        LUT5 (Prop_lut5_I1_O)        0.118    23.330 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.516    23.847    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5_n_0
    SLICE_X88Y100        LUT5 (Prop_lut5_I4_O)        0.326    24.173 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0/O
                         net (fo=1, routed)           1.277    25.450    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[0]
    SLICE_X91Y103        LUT3 (Prop_lut3_I0_O)        0.154    25.604 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[0]_INST_0/O
                         net (fo=1, routed)           0.683    26.287    blockdesign_i/position_paddles_0/U0/controller_value_r[0]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_B[0]_P[9])
                                                      3.859    30.146 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           1.706    31.852    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X84Y105        LUT2 (Prop_lut2_I0_O)        0.124    31.976 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    31.976    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.526 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.526    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.640 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.640    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.754 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.754    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.088 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.622    34.710    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X83Y102        LUT2 (Prop_lut2_I1_O)        0.303    35.013 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    35.013    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.414 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    35.414    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.528 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    35.528    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X83Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.841 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=2, routed)           0.959    36.799    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X83Y107        LUT3 (Prop_lut3_I2_O)        0.331    37.130 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           0.834    37.964    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X83Y108        LUT4 (Prop_lut4_I3_O)        0.332    38.296 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    38.296    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X83Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.828 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.828    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X83Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.162 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.902    40.064    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X85Y110        LUT4 (Prop_lut4_I2_O)        0.303    40.367 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    40.367    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.917 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.458    42.376    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I1_O)        0.124    42.500 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.132    44.632    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[3]
    SLICE_X93Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.017 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    45.017    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X93Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.351 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.799    46.150    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X92Y111        LUT2 (Prop_lut2_I1_O)        0.303    46.453 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.453    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.986 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.986    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.215 f  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.997    48.212    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X98Y112        LUT4 (Prop_lut4_I2_O)        0.310    48.522 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.152    49.674    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X100Y111       LUT2 (Prop_lut2_I1_O)        0.153    49.827 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.375    51.202    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X103Y115       LUT2 (Prop_lut2_I1_O)        0.331    51.533 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          2.034    53.567    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I2_O)        0.124    53.691 r  blockdesign_i/position_ball_0/U0/y_pos[6]_C_i_1/O
                         net (fo=1, routed)           0.000    53.691    blockdesign_i/position_ball_0/U0/y_pos[6]_C_i_1_n_0
    SLICE_X94Y107        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.691ns  (logic 22.729ns (42.333%)  route 30.962ns (57.667%))
  Logic Levels:           49  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
    SLICE_X86Y91         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.191     1.991    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm__0[2]
    SLICE_X90Y92         LUT1 (Prop_lut1_I0_O)        0.124     2.115 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     2.115    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16_n_0
    SLICE_X90Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.648 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.648    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4_n_0
    SLICE_X90Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.765 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.765    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3_n_0
    SLICE_X90Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.882 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.882    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2_n_0
    SLICE_X90Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.205 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.682     3.887    blockdesign_i/controllers/controller_ultrasonic_1/U0/A[14]
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_A[14]_P[18])
                                                      4.023     7.910 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1/P[18]
                         net (fo=26, routed)          3.152    11.062    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_n_87
    SLICE_X88Y102        LUT3 (Prop_lut3_I1_O)        0.152    11.214 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.481    11.694    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_19_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.745    12.439 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_12/O[2]
                         net (fo=3, routed)           0.836    13.275    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_12_n_5
    SLICE_X83Y99         LUT3 (Prop_lut3_I2_O)        0.302    13.577 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_14/O
                         net (fo=2, routed)           0.969    14.546    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_14_n_0
    SLICE_X86Y97         LUT5 (Prop_lut5_I0_O)        0.150    14.696 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_5/O
                         net (fo=2, routed)           0.949    15.646    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_5_n_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I0_O)        0.348    15.994 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.994    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_9_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.526 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.526    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.765 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4/O[2]
                         net (fo=11, routed)          1.597    18.362    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4_n_5
    SLICE_X88Y102        LUT3 (Prop_lut3_I2_O)        0.328    18.690 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.677    19.368    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    20.102 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.102    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.436 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           1.267    21.703    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29_n_6
    SLICE_X86Y101        LUT4 (Prop_lut4_I2_O)        0.303    22.006 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    22.006    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.382 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.382    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.499 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.714    23.212    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9_n_0
    SLICE_X88Y102        LUT5 (Prop_lut5_I1_O)        0.118    23.330 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.516    23.847    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5_n_0
    SLICE_X88Y100        LUT5 (Prop_lut5_I4_O)        0.326    24.173 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0/O
                         net (fo=1, routed)           1.277    25.450    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[0]
    SLICE_X91Y103        LUT3 (Prop_lut3_I0_O)        0.154    25.604 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[0]_INST_0/O
                         net (fo=1, routed)           0.683    26.287    blockdesign_i/position_paddles_0/U0/controller_value_r[0]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_B[0]_P[9])
                                                      3.859    30.146 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           1.706    31.852    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X84Y105        LUT2 (Prop_lut2_I0_O)        0.124    31.976 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    31.976    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.526 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.526    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.640 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.640    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.754 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.754    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.088 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.622    34.710    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X83Y102        LUT2 (Prop_lut2_I1_O)        0.303    35.013 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    35.013    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.414 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    35.414    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.528 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    35.528    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X83Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.841 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=2, routed)           0.959    36.799    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X83Y107        LUT3 (Prop_lut3_I2_O)        0.331    37.130 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           0.834    37.964    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X83Y108        LUT4 (Prop_lut4_I3_O)        0.332    38.296 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    38.296    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X83Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.828 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.828    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X83Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.162 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.902    40.064    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X85Y110        LUT4 (Prop_lut4_I2_O)        0.303    40.367 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    40.367    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.917 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.458    42.376    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I1_O)        0.124    42.500 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.132    44.632    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[3]
    SLICE_X93Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.017 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    45.017    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X93Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.351 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.799    46.150    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X92Y111        LUT2 (Prop_lut2_I1_O)        0.303    46.453 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.453    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.986 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.986    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.215 f  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.997    48.212    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X98Y112        LUT4 (Prop_lut4_I2_O)        0.310    48.522 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.152    49.674    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X100Y111       LUT2 (Prop_lut2_I1_O)        0.153    49.827 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.375    51.202    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X103Y115       LUT2 (Prop_lut2_I1_O)        0.331    51.533 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          2.034    53.567    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X93Y105        LUT6 (Prop_lut6_I2_O)        0.124    53.691 r  blockdesign_i/position_ball_0/U0/y_pos[1]_C_i_1/O
                         net (fo=1, routed)           0.000    53.691    blockdesign_i/position_ball_0/U0/y_pos[1]_C_i_1_n_0
    SLICE_X93Y105        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.663ns  (logic 22.729ns (42.355%)  route 30.934ns (57.645%))
  Logic Levels:           49  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=5 LUT3=5 LUT4=4 LUT5=5 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
    SLICE_X86Y91         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.191     1.991    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm__0[2]
    SLICE_X90Y92         LUT1 (Prop_lut1_I0_O)        0.124     2.115 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     2.115    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16_n_0
    SLICE_X90Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.648 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.648    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4_n_0
    SLICE_X90Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.765 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.765    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3_n_0
    SLICE_X90Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.882 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.882    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2_n_0
    SLICE_X90Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.205 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.682     3.887    blockdesign_i/controllers/controller_ultrasonic_1/U0/A[14]
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_A[14]_P[18])
                                                      4.023     7.910 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1/P[18]
                         net (fo=26, routed)          3.152    11.062    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_n_87
    SLICE_X88Y102        LUT3 (Prop_lut3_I1_O)        0.152    11.214 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.481    11.694    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_19_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.745    12.439 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_12/O[2]
                         net (fo=3, routed)           0.836    13.275    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_12_n_5
    SLICE_X83Y99         LUT3 (Prop_lut3_I2_O)        0.302    13.577 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_14/O
                         net (fo=2, routed)           0.969    14.546    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_14_n_0
    SLICE_X86Y97         LUT5 (Prop_lut5_I0_O)        0.150    14.696 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_5/O
                         net (fo=2, routed)           0.949    15.646    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_5_n_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I0_O)        0.348    15.994 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.994    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_9_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.526 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.526    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.765 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4/O[2]
                         net (fo=11, routed)          1.597    18.362    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4_n_5
    SLICE_X88Y102        LUT3 (Prop_lut3_I2_O)        0.328    18.690 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.677    19.368    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    20.102 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.102    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.436 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           1.267    21.703    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29_n_6
    SLICE_X86Y101        LUT4 (Prop_lut4_I2_O)        0.303    22.006 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    22.006    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.382 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.382    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.499 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.714    23.212    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9_n_0
    SLICE_X88Y102        LUT5 (Prop_lut5_I1_O)        0.118    23.330 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.516    23.847    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5_n_0
    SLICE_X88Y100        LUT5 (Prop_lut5_I4_O)        0.326    24.173 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0/O
                         net (fo=1, routed)           1.277    25.450    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[0]
    SLICE_X91Y103        LUT3 (Prop_lut3_I0_O)        0.154    25.604 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[0]_INST_0/O
                         net (fo=1, routed)           0.683    26.287    blockdesign_i/position_paddles_0/U0/controller_value_r[0]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_B[0]_P[9])
                                                      3.859    30.146 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           1.706    31.852    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X84Y105        LUT2 (Prop_lut2_I0_O)        0.124    31.976 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    31.976    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.526 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.526    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.640 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.640    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.754 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.754    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.088 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.622    34.710    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X83Y102        LUT2 (Prop_lut2_I1_O)        0.303    35.013 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    35.013    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.414 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    35.414    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.528 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    35.528    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X83Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.841 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=2, routed)           0.959    36.799    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X83Y107        LUT3 (Prop_lut3_I2_O)        0.331    37.130 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           0.834    37.964    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X83Y108        LUT4 (Prop_lut4_I3_O)        0.332    38.296 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    38.296    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X83Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.828 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.828    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X83Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.162 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.902    40.064    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X85Y110        LUT4 (Prop_lut4_I2_O)        0.303    40.367 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    40.367    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.917 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.458    42.376    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I1_O)        0.124    42.500 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.132    44.632    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[3]
    SLICE_X93Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.017 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    45.017    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X93Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.351 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.799    46.150    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X92Y111        LUT2 (Prop_lut2_I1_O)        0.303    46.453 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.453    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.986 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.986    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.215 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.997    48.212    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X98Y112        LUT4 (Prop_lut4_I2_O)        0.310    48.522 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.152    49.674    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X100Y111       LUT2 (Prop_lut2_I1_O)        0.153    49.827 r  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.375    51.202    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X103Y115       LUT2 (Prop_lut2_I1_O)        0.331    51.533 f  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          2.006    53.539    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X99Y104        LUT5 (Prop_lut5_I1_O)        0.124    53.663 r  blockdesign_i/position_ball_0/U0/y_pos[0]_C_i_1/O
                         net (fo=1, routed)           0.000    53.663    blockdesign_i/position_ball_0/U0/y_pos[0]_C_i_1_n_0
    SLICE_X99Y104        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.473ns  (logic 22.729ns (42.506%)  route 30.744ns (57.494%))
  Logic Levels:           49  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
    SLICE_X86Y91         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.191     1.991    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm__0[2]
    SLICE_X90Y92         LUT1 (Prop_lut1_I0_O)        0.124     2.115 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     2.115    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16_n_0
    SLICE_X90Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.648 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.648    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4_n_0
    SLICE_X90Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.765 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.765    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3_n_0
    SLICE_X90Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.882 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.882    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2_n_0
    SLICE_X90Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.205 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.682     3.887    blockdesign_i/controllers/controller_ultrasonic_1/U0/A[14]
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_A[14]_P[18])
                                                      4.023     7.910 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1/P[18]
                         net (fo=26, routed)          3.152    11.062    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_n_87
    SLICE_X88Y102        LUT3 (Prop_lut3_I1_O)        0.152    11.214 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.481    11.694    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_19_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.745    12.439 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_12/O[2]
                         net (fo=3, routed)           0.836    13.275    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_12_n_5
    SLICE_X83Y99         LUT3 (Prop_lut3_I2_O)        0.302    13.577 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_14/O
                         net (fo=2, routed)           0.969    14.546    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_14_n_0
    SLICE_X86Y97         LUT5 (Prop_lut5_I0_O)        0.150    14.696 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_5/O
                         net (fo=2, routed)           0.949    15.646    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_5_n_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I0_O)        0.348    15.994 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.994    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_9_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.526 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.526    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.765 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4/O[2]
                         net (fo=11, routed)          1.597    18.362    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4_n_5
    SLICE_X88Y102        LUT3 (Prop_lut3_I2_O)        0.328    18.690 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.677    19.368    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    20.102 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.102    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.436 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           1.267    21.703    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29_n_6
    SLICE_X86Y101        LUT4 (Prop_lut4_I2_O)        0.303    22.006 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    22.006    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.382 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.382    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.499 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.714    23.212    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9_n_0
    SLICE_X88Y102        LUT5 (Prop_lut5_I1_O)        0.118    23.330 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.516    23.847    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5_n_0
    SLICE_X88Y100        LUT5 (Prop_lut5_I4_O)        0.326    24.173 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0/O
                         net (fo=1, routed)           1.277    25.450    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[0]
    SLICE_X91Y103        LUT3 (Prop_lut3_I0_O)        0.154    25.604 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[0]_INST_0/O
                         net (fo=1, routed)           0.683    26.287    blockdesign_i/position_paddles_0/U0/controller_value_r[0]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_B[0]_P[9])
                                                      3.859    30.146 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           1.706    31.852    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X84Y105        LUT2 (Prop_lut2_I0_O)        0.124    31.976 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    31.976    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.526 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.526    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.640 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.640    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.754 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.754    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.088 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.622    34.710    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X83Y102        LUT2 (Prop_lut2_I1_O)        0.303    35.013 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    35.013    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.414 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    35.414    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.528 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    35.528    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X83Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.841 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=2, routed)           0.959    36.799    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X83Y107        LUT3 (Prop_lut3_I2_O)        0.331    37.130 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           0.834    37.964    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X83Y108        LUT4 (Prop_lut4_I3_O)        0.332    38.296 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    38.296    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X83Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.828 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.828    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X83Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.162 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.902    40.064    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X85Y110        LUT4 (Prop_lut4_I2_O)        0.303    40.367 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    40.367    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.917 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.458    42.376    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I1_O)        0.124    42.500 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.132    44.632    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[3]
    SLICE_X93Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.017 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    45.017    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X93Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.351 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.799    46.150    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X92Y111        LUT2 (Prop_lut2_I1_O)        0.303    46.453 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.453    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.986 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.986    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.215 f  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.997    48.212    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X98Y112        LUT4 (Prop_lut4_I2_O)        0.310    48.522 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.152    49.674    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X100Y111       LUT2 (Prop_lut2_I1_O)        0.153    49.827 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.375    51.202    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X103Y115       LUT2 (Prop_lut2_I1_O)        0.331    51.533 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.816    53.349    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X92Y105        LUT6 (Prop_lut6_I2_O)        0.124    53.473 r  blockdesign_i/position_ball_0/U0/y_pos[2]_C_i_1/O
                         net (fo=1, routed)           0.000    53.473    blockdesign_i/position_ball_0/U0/y_pos[2]_C_i_1_n_0
    SLICE_X92Y105        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[7]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.374ns  (logic 22.729ns (42.584%)  route 30.645ns (57.416%))
  Logic Levels:           49  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
    SLICE_X86Y91         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.191     1.991    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm__0[2]
    SLICE_X90Y92         LUT1 (Prop_lut1_I0_O)        0.124     2.115 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     2.115    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16_n_0
    SLICE_X90Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.648 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.648    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4_n_0
    SLICE_X90Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.765 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.765    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3_n_0
    SLICE_X90Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.882 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.882    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2_n_0
    SLICE_X90Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.205 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.682     3.887    blockdesign_i/controllers/controller_ultrasonic_1/U0/A[14]
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_A[14]_P[18])
                                                      4.023     7.910 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1/P[18]
                         net (fo=26, routed)          3.152    11.062    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_n_87
    SLICE_X88Y102        LUT3 (Prop_lut3_I1_O)        0.152    11.214 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.481    11.694    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_19_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.745    12.439 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_12/O[2]
                         net (fo=3, routed)           0.836    13.275    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_12_n_5
    SLICE_X83Y99         LUT3 (Prop_lut3_I2_O)        0.302    13.577 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_14/O
                         net (fo=2, routed)           0.969    14.546    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_14_n_0
    SLICE_X86Y97         LUT5 (Prop_lut5_I0_O)        0.150    14.696 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_5/O
                         net (fo=2, routed)           0.949    15.646    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_5_n_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I0_O)        0.348    15.994 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.994    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_9_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.526 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.526    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.765 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4/O[2]
                         net (fo=11, routed)          1.597    18.362    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4_n_5
    SLICE_X88Y102        LUT3 (Prop_lut3_I2_O)        0.328    18.690 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.677    19.368    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    20.102 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.102    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.436 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           1.267    21.703    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29_n_6
    SLICE_X86Y101        LUT4 (Prop_lut4_I2_O)        0.303    22.006 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    22.006    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.382 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.382    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.499 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.714    23.212    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9_n_0
    SLICE_X88Y102        LUT5 (Prop_lut5_I1_O)        0.118    23.330 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.516    23.847    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5_n_0
    SLICE_X88Y100        LUT5 (Prop_lut5_I4_O)        0.326    24.173 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0/O
                         net (fo=1, routed)           1.277    25.450    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[0]
    SLICE_X91Y103        LUT3 (Prop_lut3_I0_O)        0.154    25.604 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[0]_INST_0/O
                         net (fo=1, routed)           0.683    26.287    blockdesign_i/position_paddles_0/U0/controller_value_r[0]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_B[0]_P[9])
                                                      3.859    30.146 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           1.706    31.852    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X84Y105        LUT2 (Prop_lut2_I0_O)        0.124    31.976 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    31.976    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.526 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.526    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.640 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.640    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.754 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.754    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.088 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.622    34.710    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X83Y102        LUT2 (Prop_lut2_I1_O)        0.303    35.013 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    35.013    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.414 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    35.414    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.528 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    35.528    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X83Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.841 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=2, routed)           0.959    36.799    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X83Y107        LUT3 (Prop_lut3_I2_O)        0.331    37.130 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           0.834    37.964    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X83Y108        LUT4 (Prop_lut4_I3_O)        0.332    38.296 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    38.296    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X83Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.828 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.828    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X83Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.162 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.902    40.064    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X85Y110        LUT4 (Prop_lut4_I2_O)        0.303    40.367 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    40.367    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.917 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.458    42.376    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I1_O)        0.124    42.500 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.132    44.632    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[3]
    SLICE_X93Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.017 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    45.017    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X93Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.351 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.799    46.150    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X92Y111        LUT2 (Prop_lut2_I1_O)        0.303    46.453 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.453    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.986 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.986    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.215 f  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.997    48.212    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X98Y112        LUT4 (Prop_lut4_I2_O)        0.310    48.522 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.152    49.674    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X100Y111       LUT2 (Prop_lut2_I1_O)        0.153    49.827 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.375    51.202    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X103Y115       LUT2 (Prop_lut2_I1_O)        0.331    51.533 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.717    53.250    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X92Y108        LUT6 (Prop_lut6_I2_O)        0.124    53.374 r  blockdesign_i/position_ball_0/U0/y_pos[7]_C_i_1/O
                         net (fo=1, routed)           0.000    53.374    blockdesign_i/position_ball_0/U0/y_pos[7]_C_i_1_n_0
    SLICE_X92Y108        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[8]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.272ns  (logic 22.729ns (42.666%)  route 30.543ns (57.334%))
  Logic Levels:           49  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
    SLICE_X86Y91         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.191     1.991    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm__0[2]
    SLICE_X90Y92         LUT1 (Prop_lut1_I0_O)        0.124     2.115 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     2.115    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16_n_0
    SLICE_X90Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.648 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.648    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4_n_0
    SLICE_X90Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.765 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.765    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3_n_0
    SLICE_X90Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.882 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.882    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2_n_0
    SLICE_X90Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.205 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.682     3.887    blockdesign_i/controllers/controller_ultrasonic_1/U0/A[14]
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_A[14]_P[18])
                                                      4.023     7.910 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1/P[18]
                         net (fo=26, routed)          3.152    11.062    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_n_87
    SLICE_X88Y102        LUT3 (Prop_lut3_I1_O)        0.152    11.214 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.481    11.694    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_19_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.745    12.439 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_12/O[2]
                         net (fo=3, routed)           0.836    13.275    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_12_n_5
    SLICE_X83Y99         LUT3 (Prop_lut3_I2_O)        0.302    13.577 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_14/O
                         net (fo=2, routed)           0.969    14.546    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_14_n_0
    SLICE_X86Y97         LUT5 (Prop_lut5_I0_O)        0.150    14.696 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_5/O
                         net (fo=2, routed)           0.949    15.646    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_5_n_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I0_O)        0.348    15.994 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.994    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_9_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.526 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.526    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.765 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4/O[2]
                         net (fo=11, routed)          1.597    18.362    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4_n_5
    SLICE_X88Y102        LUT3 (Prop_lut3_I2_O)        0.328    18.690 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.677    19.368    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    20.102 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.102    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.436 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           1.267    21.703    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29_n_6
    SLICE_X86Y101        LUT4 (Prop_lut4_I2_O)        0.303    22.006 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    22.006    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.382 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.382    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.499 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.714    23.212    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9_n_0
    SLICE_X88Y102        LUT5 (Prop_lut5_I1_O)        0.118    23.330 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.516    23.847    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5_n_0
    SLICE_X88Y100        LUT5 (Prop_lut5_I4_O)        0.326    24.173 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0/O
                         net (fo=1, routed)           1.277    25.450    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[0]
    SLICE_X91Y103        LUT3 (Prop_lut3_I0_O)        0.154    25.604 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[0]_INST_0/O
                         net (fo=1, routed)           0.683    26.287    blockdesign_i/position_paddles_0/U0/controller_value_r[0]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_B[0]_P[9])
                                                      3.859    30.146 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           1.706    31.852    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X84Y105        LUT2 (Prop_lut2_I0_O)        0.124    31.976 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    31.976    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.526 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.526    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.640 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.640    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.754 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.754    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.088 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.622    34.710    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X83Y102        LUT2 (Prop_lut2_I1_O)        0.303    35.013 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    35.013    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.414 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    35.414    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.528 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    35.528    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X83Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.841 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=2, routed)           0.959    36.799    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X83Y107        LUT3 (Prop_lut3_I2_O)        0.331    37.130 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           0.834    37.964    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X83Y108        LUT4 (Prop_lut4_I3_O)        0.332    38.296 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    38.296    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X83Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.828 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.828    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X83Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.162 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.902    40.064    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X85Y110        LUT4 (Prop_lut4_I2_O)        0.303    40.367 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    40.367    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.917 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.458    42.376    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I1_O)        0.124    42.500 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.132    44.632    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[3]
    SLICE_X93Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.017 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    45.017    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X93Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.351 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.799    46.150    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X92Y111        LUT2 (Prop_lut2_I1_O)        0.303    46.453 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.453    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.986 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.986    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.215 f  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.997    48.212    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X98Y112        LUT4 (Prop_lut4_I2_O)        0.310    48.522 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.152    49.674    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X100Y111       LUT2 (Prop_lut2_I1_O)        0.153    49.827 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.375    51.202    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X103Y115       LUT2 (Prop_lut2_I1_O)        0.331    51.533 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.615    53.148    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X90Y111        LUT6 (Prop_lut6_I2_O)        0.124    53.272 r  blockdesign_i/position_ball_0/U0/y_pos[8]_C_i_1/O
                         net (fo=1, routed)           0.000    53.272    blockdesign_i/position_ball_0/U0/y_pos[8]_C_i_1_n_0
    SLICE_X90Y111        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/angle_counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.229ns  (logic 22.729ns (42.701%)  route 30.500ns (57.299%))
  Logic Levels:           49  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
    SLICE_X86Y91         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.191     1.991    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm__0[2]
    SLICE_X90Y92         LUT1 (Prop_lut1_I0_O)        0.124     2.115 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     2.115    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16_n_0
    SLICE_X90Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.648 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.648    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4_n_0
    SLICE_X90Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.765 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.765    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3_n_0
    SLICE_X90Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.882 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.882    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2_n_0
    SLICE_X90Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.205 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.682     3.887    blockdesign_i/controllers/controller_ultrasonic_1/U0/A[14]
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_A[14]_P[18])
                                                      4.023     7.910 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1/P[18]
                         net (fo=26, routed)          3.152    11.062    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_n_87
    SLICE_X88Y102        LUT3 (Prop_lut3_I1_O)        0.152    11.214 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.481    11.694    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_19_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.745    12.439 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_12/O[2]
                         net (fo=3, routed)           0.836    13.275    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_12_n_5
    SLICE_X83Y99         LUT3 (Prop_lut3_I2_O)        0.302    13.577 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_14/O
                         net (fo=2, routed)           0.969    14.546    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_14_n_0
    SLICE_X86Y97         LUT5 (Prop_lut5_I0_O)        0.150    14.696 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_5/O
                         net (fo=2, routed)           0.949    15.646    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_5_n_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I0_O)        0.348    15.994 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.994    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_9_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.526 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.526    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.765 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4/O[2]
                         net (fo=11, routed)          1.597    18.362    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4_n_5
    SLICE_X88Y102        LUT3 (Prop_lut3_I2_O)        0.328    18.690 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.677    19.368    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    20.102 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.102    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.436 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           1.267    21.703    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29_n_6
    SLICE_X86Y101        LUT4 (Prop_lut4_I2_O)        0.303    22.006 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    22.006    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.382 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.382    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.499 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.714    23.212    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9_n_0
    SLICE_X88Y102        LUT5 (Prop_lut5_I1_O)        0.118    23.330 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.516    23.847    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5_n_0
    SLICE_X88Y100        LUT5 (Prop_lut5_I4_O)        0.326    24.173 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0/O
                         net (fo=1, routed)           1.277    25.450    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[0]
    SLICE_X91Y103        LUT3 (Prop_lut3_I0_O)        0.154    25.604 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[0]_INST_0/O
                         net (fo=1, routed)           0.683    26.287    blockdesign_i/position_paddles_0/U0/controller_value_r[0]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_B[0]_P[9])
                                                      3.859    30.146 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           1.706    31.852    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X84Y105        LUT2 (Prop_lut2_I0_O)        0.124    31.976 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    31.976    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.526 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.526    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.640 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.640    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.754 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.754    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.088 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.622    34.710    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X83Y102        LUT2 (Prop_lut2_I1_O)        0.303    35.013 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    35.013    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.414 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    35.414    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.528 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    35.528    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X83Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.841 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=2, routed)           0.959    36.799    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X83Y107        LUT3 (Prop_lut3_I2_O)        0.331    37.130 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           0.834    37.964    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X83Y108        LUT4 (Prop_lut4_I3_O)        0.332    38.296 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    38.296    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X83Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.828 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.828    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X83Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.162 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.902    40.064    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X85Y110        LUT4 (Prop_lut4_I2_O)        0.303    40.367 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    40.367    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.917 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.458    42.376    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I1_O)        0.124    42.500 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.132    44.632    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[3]
    SLICE_X93Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.017 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    45.017    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X93Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.351 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.799    46.150    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X92Y111        LUT2 (Prop_lut2_I1_O)        0.303    46.453 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.453    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.986 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.986    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.215 f  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.997    48.212    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X98Y112        LUT4 (Prop_lut4_I2_O)        0.310    48.522 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.152    49.674    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X100Y111       LUT2 (Prop_lut2_I1_O)        0.153    49.827 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.375    51.202    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X103Y115       LUT2 (Prop_lut2_I1_O)        0.331    51.533 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.572    53.105    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I3_O)        0.124    53.229 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    53.229    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_2_n_0
    SLICE_X85Y114        FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/angle_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.225ns  (logic 22.729ns (42.704%)  route 30.496ns (57.296%))
  Logic Levels:           49  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
    SLICE_X86Y91         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.191     1.991    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm__0[2]
    SLICE_X90Y92         LUT1 (Prop_lut1_I0_O)        0.124     2.115 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     2.115    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16_n_0
    SLICE_X90Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.648 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.648    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4_n_0
    SLICE_X90Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.765 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.765    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3_n_0
    SLICE_X90Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.882 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.882    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2_n_0
    SLICE_X90Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.205 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.682     3.887    blockdesign_i/controllers/controller_ultrasonic_1/U0/A[14]
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_A[14]_P[18])
                                                      4.023     7.910 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1/P[18]
                         net (fo=26, routed)          3.152    11.062    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_n_87
    SLICE_X88Y102        LUT3 (Prop_lut3_I1_O)        0.152    11.214 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.481    11.694    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_19_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.745    12.439 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_12/O[2]
                         net (fo=3, routed)           0.836    13.275    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_12_n_5
    SLICE_X83Y99         LUT3 (Prop_lut3_I2_O)        0.302    13.577 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_14/O
                         net (fo=2, routed)           0.969    14.546    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_14_n_0
    SLICE_X86Y97         LUT5 (Prop_lut5_I0_O)        0.150    14.696 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_5/O
                         net (fo=2, routed)           0.949    15.646    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_5_n_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I0_O)        0.348    15.994 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.994    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_9_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.526 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.526    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.765 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4/O[2]
                         net (fo=11, routed)          1.597    18.362    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4_n_5
    SLICE_X88Y102        LUT3 (Prop_lut3_I2_O)        0.328    18.690 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.677    19.368    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    20.102 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.102    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.436 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           1.267    21.703    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29_n_6
    SLICE_X86Y101        LUT4 (Prop_lut4_I2_O)        0.303    22.006 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    22.006    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.382 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.382    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.499 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.714    23.212    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9_n_0
    SLICE_X88Y102        LUT5 (Prop_lut5_I1_O)        0.118    23.330 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.516    23.847    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5_n_0
    SLICE_X88Y100        LUT5 (Prop_lut5_I4_O)        0.326    24.173 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0/O
                         net (fo=1, routed)           1.277    25.450    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[0]
    SLICE_X91Y103        LUT3 (Prop_lut3_I0_O)        0.154    25.604 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[0]_INST_0/O
                         net (fo=1, routed)           0.683    26.287    blockdesign_i/position_paddles_0/U0/controller_value_r[0]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_B[0]_P[9])
                                                      3.859    30.146 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           1.706    31.852    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X84Y105        LUT2 (Prop_lut2_I0_O)        0.124    31.976 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    31.976    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.526 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.526    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.640 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.640    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.754 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.754    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.088 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.622    34.710    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X83Y102        LUT2 (Prop_lut2_I1_O)        0.303    35.013 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    35.013    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.414 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    35.414    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.528 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    35.528    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X83Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.841 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=2, routed)           0.959    36.799    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X83Y107        LUT3 (Prop_lut3_I2_O)        0.331    37.130 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           0.834    37.964    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X83Y108        LUT4 (Prop_lut4_I3_O)        0.332    38.296 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    38.296    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X83Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.828 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.828    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X83Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.162 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.902    40.064    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X85Y110        LUT4 (Prop_lut4_I2_O)        0.303    40.367 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    40.367    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.917 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.458    42.376    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I1_O)        0.124    42.500 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.132    44.632    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[3]
    SLICE_X93Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.017 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    45.017    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X93Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.351 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.799    46.150    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X92Y111        LUT2 (Prop_lut2_I1_O)        0.303    46.453 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.453    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.986 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.986    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.215 f  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.997    48.212    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X98Y112        LUT4 (Prop_lut4_I2_O)        0.310    48.522 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.152    49.674    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X100Y111       LUT2 (Prop_lut2_I1_O)        0.153    49.827 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.375    51.202    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X103Y115       LUT2 (Prop_lut2_I1_O)        0.331    51.533 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.568    53.101    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I3_O)        0.124    53.225 r  blockdesign_i/position_ball_0/U0/angle_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    53.225    blockdesign_i/position_ball_0/U0/angle_counter[8]_i_1_n_0
    SLICE_X85Y114        FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.208ns  (logic 22.729ns (42.717%)  route 30.479ns (57.283%))
  Logic Levels:           49  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
    SLICE_X86Y91         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.191     1.991    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm__0[2]
    SLICE_X90Y92         LUT1 (Prop_lut1_I0_O)        0.124     2.115 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     2.115    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16_n_0
    SLICE_X90Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.648 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.648    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4_n_0
    SLICE_X90Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.765 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.765    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3_n_0
    SLICE_X90Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.882 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.882    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2_n_0
    SLICE_X90Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.205 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.682     3.887    blockdesign_i/controllers/controller_ultrasonic_1/U0/A[14]
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_A[14]_P[18])
                                                      4.023     7.910 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1/P[18]
                         net (fo=26, routed)          3.152    11.062    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_n_87
    SLICE_X88Y102        LUT3 (Prop_lut3_I1_O)        0.152    11.214 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.481    11.694    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_19_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.745    12.439 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_12/O[2]
                         net (fo=3, routed)           0.836    13.275    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_12_n_5
    SLICE_X83Y99         LUT3 (Prop_lut3_I2_O)        0.302    13.577 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_14/O
                         net (fo=2, routed)           0.969    14.546    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_14_n_0
    SLICE_X86Y97         LUT5 (Prop_lut5_I0_O)        0.150    14.696 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_5/O
                         net (fo=2, routed)           0.949    15.646    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_5_n_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I0_O)        0.348    15.994 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.994    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_9_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.526 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.526    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.765 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4/O[2]
                         net (fo=11, routed)          1.597    18.362    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4_n_5
    SLICE_X88Y102        LUT3 (Prop_lut3_I2_O)        0.328    18.690 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.677    19.368    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    20.102 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.102    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.436 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           1.267    21.703    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29_n_6
    SLICE_X86Y101        LUT4 (Prop_lut4_I2_O)        0.303    22.006 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    22.006    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.382 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.382    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.499 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.714    23.212    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9_n_0
    SLICE_X88Y102        LUT5 (Prop_lut5_I1_O)        0.118    23.330 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.516    23.847    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5_n_0
    SLICE_X88Y100        LUT5 (Prop_lut5_I4_O)        0.326    24.173 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0/O
                         net (fo=1, routed)           1.277    25.450    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[0]
    SLICE_X91Y103        LUT3 (Prop_lut3_I0_O)        0.154    25.604 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[0]_INST_0/O
                         net (fo=1, routed)           0.683    26.287    blockdesign_i/position_paddles_0/U0/controller_value_r[0]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_B[0]_P[9])
                                                      3.859    30.146 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           1.706    31.852    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X84Y105        LUT2 (Prop_lut2_I0_O)        0.124    31.976 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    31.976    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.526 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.526    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.640 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.640    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.754 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.754    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.088 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.622    34.710    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X83Y102        LUT2 (Prop_lut2_I1_O)        0.303    35.013 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    35.013    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.414 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    35.414    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.528 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    35.528    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X83Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.841 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=2, routed)           0.959    36.799    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X83Y107        LUT3 (Prop_lut3_I2_O)        0.331    37.130 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           0.834    37.964    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X83Y108        LUT4 (Prop_lut4_I3_O)        0.332    38.296 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    38.296    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X83Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.828 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.828    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X83Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.162 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.902    40.064    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X85Y110        LUT4 (Prop_lut4_I2_O)        0.303    40.367 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    40.367    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.917 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.458    42.376    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X87Y107        LUT5 (Prop_lut5_I1_O)        0.124    42.500 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.132    44.632    blockdesign_i/collision_detection_0/U0/paddle_r_pos_y[3]
    SLICE_X93Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.017 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    45.017    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry_n_0
    SLICE_X93Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.351 r  blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.799    46.150    blockdesign_i/collision_detection_0/U0/collision_paddle_r2_inferred__0/i__carry__0_n_6
    SLICE_X92Y111        LUT2 (Prop_lut2_I1_O)        0.303    46.453 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.453    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.986 r  blockdesign_i/collision_detection_0/U0/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.986    blockdesign_i/collision_detection_0/U0/p_1_out_carry__0_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    47.215 f  blockdesign_i/collision_detection_0/U0/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.997    48.212    blockdesign_i/collision_detection_0/U0/p_1_out_carry__1_n_1
    SLICE_X98Y112        LUT4 (Prop_lut4_I2_O)        0.310    48.522 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_r_INST_0/O
                         net (fo=4, routed)           1.152    49.674    blockdesign_i/util_vector_logic_1/Op2[0]
    SLICE_X100Y111       LUT2 (Prop_lut2_I1_O)        0.153    49.827 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.375    51.202    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X103Y115       LUT2 (Prop_lut2_I1_O)        0.331    51.533 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.551    53.084    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X91Y107        LUT6 (Prop_lut6_I2_O)        0.124    53.208 r  blockdesign_i/position_ball_0/U0/y_pos[3]_C_i_1/O
                         net (fo=1, routed)           0.000    53.208    blockdesign_i/position_ball_0/U0/y_pos[3]_C_i_1_n_0
    SLICE_X91Y107        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/angle_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/angle_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y113        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[0]/C
    SLICE_X84Y113        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[0]/Q
                         net (fo=9, routed)           0.131     0.272    blockdesign_i/position_ball_0/U0/angle_counter[0]
    SLICE_X85Y113        LUT6 (Prop_lut6_I1_O)        0.045     0.317 r  blockdesign_i/position_ball_0/U0/angle_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.317    blockdesign_i/position_ball_0/U0/angle_counter[3]_i_1_n_0
    SLICE_X85Y113        FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/angle_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/angle_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.227ns (65.261%)  route 0.121ns (34.739%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y113        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[1]/C
    SLICE_X84Y113        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[1]/Q
                         net (fo=8, routed)           0.121     0.249    blockdesign_i/position_ball_0/U0/angle_counter[1]
    SLICE_X84Y113        LUT6 (Prop_lut6_I3_O)        0.099     0.348 r  blockdesign_i/position_ball_0/U0/angle_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.348    blockdesign_i/position_ball_0/U0/angle_counter[2]_i_1_n_0
    SLICE_X84Y113        FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/U0/score_right_u_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/score_counter_0/U0/score_right_u_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y111        FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/U0/score_right_u_reg[0]/C
    SLICE_X99Y111        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/score_counter_0/U0/score_right_u_reg[0]/Q
                         net (fo=5, routed)           0.168     0.309    blockdesign_i/score_counter_0/U0/score_right[0]
    SLICE_X99Y111        LUT2 (Prop_lut2_I0_O)        0.042     0.351 r  blockdesign_i/score_counter_0/U0/score_right_u[1]_i_1/O
                         net (fo=1, routed)           0.000     0.351    blockdesign_i/score_counter_0/U0/plusOp[1]
    SLICE_X99Y111        FDRE                                         r  blockdesign_i/score_counter_0/U0/score_right_u_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/y_pos_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y104        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/y_pos_reg[0]_C/C
    SLICE_X99Y104        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/y_pos_reg[0]_C/Q
                         net (fo=3, routed)           0.168     0.309    blockdesign_i/position_ball_0/U0/y_pos_reg[0]_C_n_0
    SLICE_X99Y104        LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  blockdesign_i/position_ball_0/U0/y_pos[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/U0/y_pos[0]_C_i_1_n_0
    SLICE_X99Y104        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y107        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/C
    SLICE_X91Y107        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/Q
                         net (fo=4, routed)           0.168     0.309    blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C_n_0
    SLICE_X91Y107        LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  blockdesign_i/position_ball_0/U0/y_pos[3]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/U0/y_pos[3]_C_i_1_n_0
    SLICE_X91Y107        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/U0/score_right_u_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/score_counter_0/U0/score_right_u_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y111        FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/U0/score_right_u_reg[0]/C
    SLICE_X99Y111        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  blockdesign_i/score_counter_0/U0/score_right_u_reg[0]/Q
                         net (fo=5, routed)           0.168     0.309    blockdesign_i/score_counter_0/U0/score_right[0]
    SLICE_X99Y111        LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  blockdesign_i/score_counter_0/U0/score_right_u[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/score_counter_0/U0/plusOp[0]
    SLICE_X99Y111        FDRE                                         r  blockdesign_i/score_counter_0/U0/score_right_u_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/y_dir_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            blockdesign_i/position_ball_0/U0/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y114        FDPE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/y_dir_reg/C
    SLICE_X91Y114        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/y_dir_reg/Q
                         net (fo=3, routed)           0.168     0.309    blockdesign_i/position_ball_0/U0/y_dir
    SLICE_X91Y114        LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  blockdesign_i/position_ball_0/U0/y_dir_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/U0/y_dir_i_1_n_0
    SLICE_X91Y114        FDPE                                         r  blockdesign_i/position_ball_0/U0/y_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/angle_counter_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/angle_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y113        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[5]/C
    SLICE_X85Y113        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[5]/Q
                         net (fo=5, routed)           0.170     0.311    blockdesign_i/position_ball_0/U0/angle_counter[5]
    SLICE_X85Y113        LUT5 (Prop_lut5_I4_O)        0.045     0.356 r  blockdesign_i/position_ball_0/U0/angle_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.356    blockdesign_i/position_ball_0/U0/angle_counter[5]_i_1_n_0
    SLICE_X85Y113        FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/angle_counter_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/angle_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[8]/C
    SLICE_X85Y114        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[8]/Q
                         net (fo=4, routed)           0.179     0.320    blockdesign_i/position_ball_0/U0/angle_counter[8]
    SLICE_X85Y114        LUT6 (Prop_lut6_I5_O)        0.045     0.365 r  blockdesign_i/position_ball_0/U0/angle_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.365    blockdesign_i/position_ball_0/U0/angle_counter[8]_i_1_n_0
    SLICE_X85Y114        FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/y_pos_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.268ns (73.182%)  route 0.098ns (26.818%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y104       LDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/y_pos_reg[0]_LDC/G
    SLICE_X101Y104       LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  blockdesign_i/position_ball_0/U0/y_pos_reg[0]_LDC/Q
                         net (fo=2, routed)           0.098     0.321    blockdesign_i/position_ball_0/U0/y_pos_reg[0]_LDC_n_0
    SLICE_X100Y104       LUT5 (Prop_lut5_I1_O)        0.045     0.366 r  blockdesign_i/position_ball_0/U0/y_pos[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.366    blockdesign_i/position_ball_0/U0/y_pos[0]_P_i_1_n_0
    SLICE_X100Y104       FDPE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[0]_P/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 fall edge)
                                                      3.367     3.367 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.367 f  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     5.173    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     1.380 f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.269    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.370 f  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     5.198    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     5.286 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.014     5.300    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.602    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.652 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.005     0.657    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SerialClkIO_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.420ns  (logic 2.419ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.969    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.441 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.442    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_OB)    1.947     8.390 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.390    hdmi_out_clk_n
    L17                                                               r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.419ns  (logic 2.418ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.969    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.441 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.442    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_O)     1.946     8.389 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.389    hdmi_out_clk_p
    L16                                                               r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 2.366ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.971    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.443 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.444    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_OB)    1.894     8.338 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.338    hdmi_out_data_n[1]
    J19                                                               r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.366ns  (logic 2.365ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.971    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.443 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.444    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_O)     1.893     8.337 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.337    hdmi_out_data_p[1]
    K19                                                               r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.969    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.441 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.442    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_OB)    1.859     8.302 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.302    hdmi_out_data_n[2]
    H18                                                               r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.969    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.441 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.442    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_O)     1.858     8.301 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.301    hdmi_out_data_p[2]
    J18                                                               r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.967    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.439 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.440    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_OB)    1.859     8.299 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.299    hdmi_out_data_n[0]
    K18                                                               r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806     1.806    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.831    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.919 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.802    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.903 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.967    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.439 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.440    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_O)     1.858     8.298 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.298    hdmi_out_data_p[0]
    K17                                                               r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.984ns  (logic 0.983ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.602    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.652 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.196    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.222 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.926    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.103 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.104    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_O)     0.806     2.910 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.910    hdmi_out_data_p[0]
    K17                                                               r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.602    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.652 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.196    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.222 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.926    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.103 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.104    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_O)     0.807     2.911 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.911    hdmi_out_data_p[2]
    J18                                                               r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.602    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.652 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.196    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.222 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.926    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.103 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.104    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_OB)    0.807     2.911 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.911    hdmi_out_data_n[0]
    K18                                                               r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.602    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.652 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.196    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.222 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.926    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.103 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.104    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_OB)    0.808     2.912 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.912    hdmi_out_data_n[2]
    H18                                                               r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 1.018ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.602    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.652 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.196    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.222 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.705     1.927    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.104 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.105    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_O)     0.841     2.946 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.946    hdmi_out_data_p[1]
    K19                                                               r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 1.019ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.602    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.652 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.196    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.222 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.705     1.927    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.104 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.105    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_OB)    0.842     2.947 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.947    hdmi_out_data_n[1]
    J19                                                               r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.072ns  (logic 1.071ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.602    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.652 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.196    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.222 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.926    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.103 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.104    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_O)     0.894     2.998 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.998    hdmi_out_clk_p
    L16                                                               r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.073ns  (logic 1.072ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.602    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.652 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.196    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.222 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.926    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.103 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.104    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_OB)    0.895     2.999 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.999    hdmi_out_clk_n
    L17                                                               r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_blockdesign_clk_wiz_0
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.769ns  (logic 14.922ns (44.189%)  route 18.847ns (55.811%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.855    -0.861    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X107Y83        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDCE (Prop_fdce_C_Q)         0.456    -0.405 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/Q
                         net (fo=2, routed)           0.925     0.520    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]
    DSP48_X4Y33          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     4.371 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.373    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1_n_106
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518     5.891 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0/P[9]
                         net (fo=30, routed)          3.051     8.941    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0_n_96
    SLICE_X98Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.065 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_285/O
                         net (fo=1, routed)           0.000     9.065    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_285_n_0
    SLICE_X98Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.598 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_226/CO[3]
                         net (fo=1, routed)           0.000     9.598    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_226_n_0
    SLICE_X98Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.921 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_175/O[1]
                         net (fo=2, routed)           1.396    11.317    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_175_n_6
    SLICE_X99Y85         LUT3 (Prop_lut3_I2_O)        0.334    11.651 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           1.246    12.897    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X99Y85         LUT4 (Prop_lut4_I3_O)        0.326    13.223 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    13.223    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.773 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.773    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.107 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34/O[1]
                         net (fo=2, routed)           0.782    14.889    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34_n_6
    SLICE_X95Y86         LUT3 (Prop_lut3_I0_O)        0.332    15.221 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_25/O
                         net (fo=2, routed)           1.081    16.302    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_25_n_0
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.327    16.629 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_29/O
                         net (fo=1, routed)           0.000    16.629    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_29_n_0
    SLICE_X95Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.030 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.030    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X95Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.144 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.144    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X95Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.258    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.372    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.486    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.725 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]_i_2/O[2]
                         net (fo=20, routed)          1.964    19.689    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]_i_2_n_5
    SLICE_X97Y81         LUT3 (Prop_lut3_I1_O)        0.330    20.019 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_162/O
                         net (fo=4, routed)           1.674    21.693    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_162_n_0
    SLICE_X97Y89         LUT4 (Prop_lut4_I0_O)        0.326    22.019 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_291/O
                         net (fo=1, routed)           0.000    22.019    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_291_n_0
    SLICE_X97Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.569 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    22.569    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X97Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.903 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_147/O[1]
                         net (fo=3, routed)           1.411    24.314    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_147_n_6
    SLICE_X107Y92        LUT3 (Prop_lut3_I1_O)        0.303    24.617 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_213/O
                         net (fo=2, routed)           0.649    25.266    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_213_n_0
    SLICE_X107Y92        LUT5 (Prop_lut5_I4_O)        0.153    25.419 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_137/O
                         net (fo=2, routed)           0.949    26.368    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_137_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I0_O)        0.327    26.695 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_141/O
                         net (fo=1, routed)           0.000    26.695    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_141_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.245 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.245    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.359 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.359    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.693 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.063    28.756    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X105Y94        LUT4 (Prop_lut4_I1_O)        0.303    29.059 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.059    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.609 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.609    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.880 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.691    31.572    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y92        LUT6 (Prop_lut6_I3_O)        0.373    31.945 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[0]_i_1/O
                         net (fo=1, routed)           0.963    32.907    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[0]_i_1_n_0
    SLICE_X94Y90         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.674ns  (logic 14.922ns (44.313%)  route 18.752ns (55.687%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.855    -0.861    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X107Y83        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDCE (Prop_fdce_C_Q)         0.456    -0.405 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/Q
                         net (fo=2, routed)           0.925     0.520    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]
    DSP48_X4Y33          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     4.371 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.373    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1_n_106
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518     5.891 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0/P[9]
                         net (fo=30, routed)          3.051     8.941    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0_n_96
    SLICE_X98Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.065 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_285/O
                         net (fo=1, routed)           0.000     9.065    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_285_n_0
    SLICE_X98Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.598 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_226/CO[3]
                         net (fo=1, routed)           0.000     9.598    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_226_n_0
    SLICE_X98Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.921 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_175/O[1]
                         net (fo=2, routed)           1.396    11.317    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_175_n_6
    SLICE_X99Y85         LUT3 (Prop_lut3_I2_O)        0.334    11.651 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           1.246    12.897    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X99Y85         LUT4 (Prop_lut4_I3_O)        0.326    13.223 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    13.223    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.773 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.773    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.107 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34/O[1]
                         net (fo=2, routed)           0.782    14.889    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34_n_6
    SLICE_X95Y86         LUT3 (Prop_lut3_I0_O)        0.332    15.221 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_25/O
                         net (fo=2, routed)           1.081    16.302    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_25_n_0
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.327    16.629 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_29/O
                         net (fo=1, routed)           0.000    16.629    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_29_n_0
    SLICE_X95Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.030 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.030    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X95Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.144 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.144    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X95Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.258    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.372    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.486    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.725 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]_i_2/O[2]
                         net (fo=20, routed)          1.964    19.689    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]_i_2_n_5
    SLICE_X97Y81         LUT3 (Prop_lut3_I1_O)        0.330    20.019 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_162/O
                         net (fo=4, routed)           1.674    21.693    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_162_n_0
    SLICE_X97Y89         LUT4 (Prop_lut4_I0_O)        0.326    22.019 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_291/O
                         net (fo=1, routed)           0.000    22.019    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_291_n_0
    SLICE_X97Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.569 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    22.569    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X97Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.903 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_147/O[1]
                         net (fo=3, routed)           1.411    24.314    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_147_n_6
    SLICE_X107Y92        LUT3 (Prop_lut3_I1_O)        0.303    24.617 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_213/O
                         net (fo=2, routed)           0.649    25.266    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_213_n_0
    SLICE_X107Y92        LUT5 (Prop_lut5_I4_O)        0.153    25.419 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_137/O
                         net (fo=2, routed)           0.949    26.368    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_137_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I0_O)        0.327    26.695 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_141/O
                         net (fo=1, routed)           0.000    26.695    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_141_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.245 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.245    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.359 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.359    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.693 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.063    28.756    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X105Y94        LUT4 (Prop_lut4_I1_O)        0.303    29.059 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.059    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.609 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.609    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.880 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.816    31.696    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y91        LUT6 (Prop_lut6_I3_O)        0.373    32.069 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_1/O
                         net (fo=1, routed)           0.744    32.813    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_1_n_0
    SLICE_X94Y90         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.447ns  (logic 14.922ns (44.614%)  route 18.525ns (55.386%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.855    -0.861    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X107Y83        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDCE (Prop_fdce_C_Q)         0.456    -0.405 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/Q
                         net (fo=2, routed)           0.925     0.520    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]
    DSP48_X4Y33          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     4.371 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.373    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1_n_106
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518     5.891 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0/P[9]
                         net (fo=30, routed)          3.051     8.941    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0_n_96
    SLICE_X98Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.065 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_285/O
                         net (fo=1, routed)           0.000     9.065    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_285_n_0
    SLICE_X98Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.598 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_226/CO[3]
                         net (fo=1, routed)           0.000     9.598    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_226_n_0
    SLICE_X98Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.921 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_175/O[1]
                         net (fo=2, routed)           1.396    11.317    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_175_n_6
    SLICE_X99Y85         LUT3 (Prop_lut3_I2_O)        0.334    11.651 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           1.246    12.897    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X99Y85         LUT4 (Prop_lut4_I3_O)        0.326    13.223 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    13.223    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.773 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.773    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.107 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34/O[1]
                         net (fo=2, routed)           0.782    14.889    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34_n_6
    SLICE_X95Y86         LUT3 (Prop_lut3_I0_O)        0.332    15.221 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_25/O
                         net (fo=2, routed)           1.081    16.302    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_25_n_0
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.327    16.629 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_29/O
                         net (fo=1, routed)           0.000    16.629    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_29_n_0
    SLICE_X95Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.030 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.030    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X95Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.144 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.144    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X95Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.258    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.372    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.486    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.725 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]_i_2/O[2]
                         net (fo=20, routed)          1.964    19.689    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]_i_2_n_5
    SLICE_X97Y81         LUT3 (Prop_lut3_I1_O)        0.330    20.019 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_162/O
                         net (fo=4, routed)           1.674    21.693    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_162_n_0
    SLICE_X97Y89         LUT4 (Prop_lut4_I0_O)        0.326    22.019 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_291/O
                         net (fo=1, routed)           0.000    22.019    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_291_n_0
    SLICE_X97Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.569 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    22.569    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X97Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.903 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_147/O[1]
                         net (fo=3, routed)           1.411    24.314    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_147_n_6
    SLICE_X107Y92        LUT3 (Prop_lut3_I1_O)        0.303    24.617 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_213/O
                         net (fo=2, routed)           0.649    25.266    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_213_n_0
    SLICE_X107Y92        LUT5 (Prop_lut5_I4_O)        0.153    25.419 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_137/O
                         net (fo=2, routed)           0.949    26.368    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_137_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I0_O)        0.327    26.695 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_141/O
                         net (fo=1, routed)           0.000    26.695    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_141_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.245 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.245    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.359 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.359    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.693 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.063    28.756    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X105Y94        LUT4 (Prop_lut4_I1_O)        0.303    29.059 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.059    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.609 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.609    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.880 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.392    31.272    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y93        LUT6 (Prop_lut6_I3_O)        0.373    31.645 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[11]_i_1/O
                         net (fo=1, routed)           0.941    32.585    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[11]_i_1_n_0
    SLICE_X94Y93         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.433ns  (logic 14.922ns (44.633%)  route 18.511ns (55.367%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.855    -0.861    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X107Y83        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDCE (Prop_fdce_C_Q)         0.456    -0.405 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/Q
                         net (fo=2, routed)           0.925     0.520    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]
    DSP48_X4Y33          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     4.371 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.373    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1_n_106
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518     5.891 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0/P[9]
                         net (fo=30, routed)          3.051     8.941    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0_n_96
    SLICE_X98Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.065 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_285/O
                         net (fo=1, routed)           0.000     9.065    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_285_n_0
    SLICE_X98Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.598 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_226/CO[3]
                         net (fo=1, routed)           0.000     9.598    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_226_n_0
    SLICE_X98Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.921 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_175/O[1]
                         net (fo=2, routed)           1.396    11.317    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_175_n_6
    SLICE_X99Y85         LUT3 (Prop_lut3_I2_O)        0.334    11.651 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           1.246    12.897    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X99Y85         LUT4 (Prop_lut4_I3_O)        0.326    13.223 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    13.223    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.773 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.773    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.107 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34/O[1]
                         net (fo=2, routed)           0.782    14.889    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34_n_6
    SLICE_X95Y86         LUT3 (Prop_lut3_I0_O)        0.332    15.221 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_25/O
                         net (fo=2, routed)           1.081    16.302    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_25_n_0
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.327    16.629 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_29/O
                         net (fo=1, routed)           0.000    16.629    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_29_n_0
    SLICE_X95Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.030 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.030    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X95Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.144 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.144    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X95Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.258    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.372    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.486    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.725 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]_i_2/O[2]
                         net (fo=20, routed)          1.964    19.689    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]_i_2_n_5
    SLICE_X97Y81         LUT3 (Prop_lut3_I1_O)        0.330    20.019 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_162/O
                         net (fo=4, routed)           1.674    21.693    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_162_n_0
    SLICE_X97Y89         LUT4 (Prop_lut4_I0_O)        0.326    22.019 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_291/O
                         net (fo=1, routed)           0.000    22.019    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_291_n_0
    SLICE_X97Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.569 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    22.569    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X97Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.903 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_147/O[1]
                         net (fo=3, routed)           1.411    24.314    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_147_n_6
    SLICE_X107Y92        LUT3 (Prop_lut3_I1_O)        0.303    24.617 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_213/O
                         net (fo=2, routed)           0.649    25.266    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_213_n_0
    SLICE_X107Y92        LUT5 (Prop_lut5_I4_O)        0.153    25.419 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_137/O
                         net (fo=2, routed)           0.949    26.368    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_137_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I0_O)        0.327    26.695 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_141/O
                         net (fo=1, routed)           0.000    26.695    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_141_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.245 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.245    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.359 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.359    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.693 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.063    28.756    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X105Y94        LUT4 (Prop_lut4_I1_O)        0.303    29.059 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.059    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.609 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.609    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.880 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.229    31.109    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y93        LUT6 (Prop_lut6_I4_O)        0.373    31.482 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[4]_i_1/O
                         net (fo=1, routed)           1.090    32.571    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[4]_i_1_n_0
    SLICE_X94Y92         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.297ns  (logic 14.922ns (44.815%)  route 18.375ns (55.185%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.855    -0.861    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X107Y83        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDCE (Prop_fdce_C_Q)         0.456    -0.405 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/Q
                         net (fo=2, routed)           0.925     0.520    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]
    DSP48_X4Y33          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     4.371 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.373    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1_n_106
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518     5.891 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0/P[9]
                         net (fo=30, routed)          3.051     8.941    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0_n_96
    SLICE_X98Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.065 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_285/O
                         net (fo=1, routed)           0.000     9.065    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_285_n_0
    SLICE_X98Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.598 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_226/CO[3]
                         net (fo=1, routed)           0.000     9.598    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_226_n_0
    SLICE_X98Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.921 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_175/O[1]
                         net (fo=2, routed)           1.396    11.317    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_175_n_6
    SLICE_X99Y85         LUT3 (Prop_lut3_I2_O)        0.334    11.651 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           1.246    12.897    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X99Y85         LUT4 (Prop_lut4_I3_O)        0.326    13.223 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    13.223    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.773 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.773    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.107 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34/O[1]
                         net (fo=2, routed)           0.782    14.889    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34_n_6
    SLICE_X95Y86         LUT3 (Prop_lut3_I0_O)        0.332    15.221 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_25/O
                         net (fo=2, routed)           1.081    16.302    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_25_n_0
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.327    16.629 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_29/O
                         net (fo=1, routed)           0.000    16.629    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_29_n_0
    SLICE_X95Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.030 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.030    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X95Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.144 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.144    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X95Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.258    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.372    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.486    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.725 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]_i_2/O[2]
                         net (fo=20, routed)          1.964    19.689    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]_i_2_n_5
    SLICE_X97Y81         LUT3 (Prop_lut3_I1_O)        0.330    20.019 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_162/O
                         net (fo=4, routed)           1.674    21.693    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_162_n_0
    SLICE_X97Y89         LUT4 (Prop_lut4_I0_O)        0.326    22.019 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_291/O
                         net (fo=1, routed)           0.000    22.019    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_291_n_0
    SLICE_X97Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.569 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    22.569    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X97Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.903 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_147/O[1]
                         net (fo=3, routed)           1.411    24.314    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_147_n_6
    SLICE_X107Y92        LUT3 (Prop_lut3_I1_O)        0.303    24.617 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_213/O
                         net (fo=2, routed)           0.649    25.266    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_213_n_0
    SLICE_X107Y92        LUT5 (Prop_lut5_I4_O)        0.153    25.419 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_137/O
                         net (fo=2, routed)           0.949    26.368    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_137_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I0_O)        0.327    26.695 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_141/O
                         net (fo=1, routed)           0.000    26.695    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_141_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.245 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.245    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.359 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.359    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.693 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.063    28.756    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X105Y94        LUT4 (Prop_lut4_I1_O)        0.303    29.059 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.059    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.609 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.609    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.880 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.215    31.095    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y94        LUT6 (Prop_lut6_I3_O)        0.373    31.468 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[10]_i_1/O
                         net (fo=1, routed)           0.968    32.435    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[10]_i_1_n_0
    SLICE_X94Y93         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.261ns  (logic 14.922ns (44.863%)  route 18.339ns (55.137%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.855    -0.861    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X107Y83        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDCE (Prop_fdce_C_Q)         0.456    -0.405 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/Q
                         net (fo=2, routed)           0.925     0.520    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]
    DSP48_X4Y33          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     4.371 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.373    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1_n_106
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518     5.891 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0/P[9]
                         net (fo=30, routed)          3.051     8.941    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0_n_96
    SLICE_X98Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.065 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_285/O
                         net (fo=1, routed)           0.000     9.065    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_285_n_0
    SLICE_X98Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.598 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_226/CO[3]
                         net (fo=1, routed)           0.000     9.598    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_226_n_0
    SLICE_X98Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.921 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_175/O[1]
                         net (fo=2, routed)           1.396    11.317    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_175_n_6
    SLICE_X99Y85         LUT3 (Prop_lut3_I2_O)        0.334    11.651 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           1.246    12.897    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X99Y85         LUT4 (Prop_lut4_I3_O)        0.326    13.223 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    13.223    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.773 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.773    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.107 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34/O[1]
                         net (fo=2, routed)           0.782    14.889    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34_n_6
    SLICE_X95Y86         LUT3 (Prop_lut3_I0_O)        0.332    15.221 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_25/O
                         net (fo=2, routed)           1.081    16.302    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_25_n_0
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.327    16.629 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_29/O
                         net (fo=1, routed)           0.000    16.629    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_29_n_0
    SLICE_X95Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.030 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.030    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X95Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.144 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.144    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X95Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.258    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.372    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.486    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.725 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]_i_2/O[2]
                         net (fo=20, routed)          1.964    19.689    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]_i_2_n_5
    SLICE_X97Y81         LUT3 (Prop_lut3_I1_O)        0.330    20.019 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_162/O
                         net (fo=4, routed)           1.674    21.693    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_162_n_0
    SLICE_X97Y89         LUT4 (Prop_lut4_I0_O)        0.326    22.019 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_291/O
                         net (fo=1, routed)           0.000    22.019    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_291_n_0
    SLICE_X97Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.569 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    22.569    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X97Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.903 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_147/O[1]
                         net (fo=3, routed)           1.411    24.314    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_147_n_6
    SLICE_X107Y92        LUT3 (Prop_lut3_I1_O)        0.303    24.617 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_213/O
                         net (fo=2, routed)           0.649    25.266    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_213_n_0
    SLICE_X107Y92        LUT5 (Prop_lut5_I4_O)        0.153    25.419 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_137/O
                         net (fo=2, routed)           0.949    26.368    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_137_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I0_O)        0.327    26.695 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_141/O
                         net (fo=1, routed)           0.000    26.695    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_141_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.245 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.245    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.359 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.359    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.693 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.063    28.756    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X105Y94        LUT4 (Prop_lut4_I1_O)        0.303    29.059 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.059    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.609 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.609    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.880 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.205    31.085    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y94        LUT6 (Prop_lut6_I3_O)        0.373    31.458 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]_i_1/O
                         net (fo=1, routed)           0.942    32.400    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]_i_1_n_0
    SLICE_X95Y94         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.230ns  (logic 14.922ns (44.905%)  route 18.308ns (55.095%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.855    -0.861    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X107Y83        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDCE (Prop_fdce_C_Q)         0.456    -0.405 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/Q
                         net (fo=2, routed)           0.925     0.520    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]
    DSP48_X4Y33          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     4.371 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.373    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1_n_106
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518     5.891 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0/P[9]
                         net (fo=30, routed)          3.051     8.941    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0_n_96
    SLICE_X98Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.065 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_285/O
                         net (fo=1, routed)           0.000     9.065    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_285_n_0
    SLICE_X98Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.598 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_226/CO[3]
                         net (fo=1, routed)           0.000     9.598    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_226_n_0
    SLICE_X98Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.921 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_175/O[1]
                         net (fo=2, routed)           1.396    11.317    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_175_n_6
    SLICE_X99Y85         LUT3 (Prop_lut3_I2_O)        0.334    11.651 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           1.246    12.897    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X99Y85         LUT4 (Prop_lut4_I3_O)        0.326    13.223 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    13.223    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.773 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.773    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.107 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34/O[1]
                         net (fo=2, routed)           0.782    14.889    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34_n_6
    SLICE_X95Y86         LUT3 (Prop_lut3_I0_O)        0.332    15.221 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_25/O
                         net (fo=2, routed)           1.081    16.302    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_25_n_0
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.327    16.629 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_29/O
                         net (fo=1, routed)           0.000    16.629    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_29_n_0
    SLICE_X95Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.030 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.030    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X95Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.144 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.144    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X95Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.258    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.372    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.486    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.725 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]_i_2/O[2]
                         net (fo=20, routed)          1.964    19.689    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]_i_2_n_5
    SLICE_X97Y81         LUT3 (Prop_lut3_I1_O)        0.330    20.019 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_162/O
                         net (fo=4, routed)           1.674    21.693    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_162_n_0
    SLICE_X97Y89         LUT4 (Prop_lut4_I0_O)        0.326    22.019 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_291/O
                         net (fo=1, routed)           0.000    22.019    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_291_n_0
    SLICE_X97Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.569 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    22.569    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X97Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.903 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_147/O[1]
                         net (fo=3, routed)           1.411    24.314    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_147_n_6
    SLICE_X107Y92        LUT3 (Prop_lut3_I1_O)        0.303    24.617 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_213/O
                         net (fo=2, routed)           0.649    25.266    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_213_n_0
    SLICE_X107Y92        LUT5 (Prop_lut5_I4_O)        0.153    25.419 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_137/O
                         net (fo=2, routed)           0.949    26.368    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_137_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I0_O)        0.327    26.695 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_141/O
                         net (fo=1, routed)           0.000    26.695    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_141_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.245 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.245    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.359 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.359    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.693 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.063    28.756    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X105Y94        LUT4 (Prop_lut4_I1_O)        0.303    29.059 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.059    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.609 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.609    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.880 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.381    31.261    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y92        LUT6 (Prop_lut6_I4_O)        0.373    31.634 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_1/O
                         net (fo=1, routed)           0.735    32.369    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_1_n_0
    SLICE_X94Y92         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.213ns  (logic 14.922ns (44.928%)  route 18.291ns (55.072%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.855    -0.861    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X107Y83        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDCE (Prop_fdce_C_Q)         0.456    -0.405 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/Q
                         net (fo=2, routed)           0.925     0.520    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]
    DSP48_X4Y33          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     4.371 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.373    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1_n_106
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518     5.891 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0/P[9]
                         net (fo=30, routed)          3.051     8.941    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0_n_96
    SLICE_X98Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.065 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_285/O
                         net (fo=1, routed)           0.000     9.065    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_285_n_0
    SLICE_X98Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.598 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_226/CO[3]
                         net (fo=1, routed)           0.000     9.598    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_226_n_0
    SLICE_X98Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.921 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_175/O[1]
                         net (fo=2, routed)           1.396    11.317    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_175_n_6
    SLICE_X99Y85         LUT3 (Prop_lut3_I2_O)        0.334    11.651 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           1.246    12.897    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X99Y85         LUT4 (Prop_lut4_I3_O)        0.326    13.223 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    13.223    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.773 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.773    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.107 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34/O[1]
                         net (fo=2, routed)           0.782    14.889    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34_n_6
    SLICE_X95Y86         LUT3 (Prop_lut3_I0_O)        0.332    15.221 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_25/O
                         net (fo=2, routed)           1.081    16.302    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_25_n_0
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.327    16.629 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_29/O
                         net (fo=1, routed)           0.000    16.629    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_29_n_0
    SLICE_X95Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.030 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.030    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X95Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.144 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.144    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X95Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.258    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.372    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.486    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.725 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]_i_2/O[2]
                         net (fo=20, routed)          1.964    19.689    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]_i_2_n_5
    SLICE_X97Y81         LUT3 (Prop_lut3_I1_O)        0.330    20.019 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_162/O
                         net (fo=4, routed)           1.674    21.693    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_162_n_0
    SLICE_X97Y89         LUT4 (Prop_lut4_I0_O)        0.326    22.019 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_291/O
                         net (fo=1, routed)           0.000    22.019    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_291_n_0
    SLICE_X97Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.569 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    22.569    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X97Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.903 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_147/O[1]
                         net (fo=3, routed)           1.411    24.314    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_147_n_6
    SLICE_X107Y92        LUT3 (Prop_lut3_I1_O)        0.303    24.617 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_213/O
                         net (fo=2, routed)           0.649    25.266    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_213_n_0
    SLICE_X107Y92        LUT5 (Prop_lut5_I4_O)        0.153    25.419 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_137/O
                         net (fo=2, routed)           0.949    26.368    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_137_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I0_O)        0.327    26.695 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_141/O
                         net (fo=1, routed)           0.000    26.695    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_141_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.245 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.245    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.359 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.359    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.693 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.063    28.756    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X105Y94        LUT4 (Prop_lut4_I1_O)        0.303    29.059 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.059    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.609 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.609    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.880 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          0.986    30.866    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y95        LUT6 (Prop_lut6_I3_O)        0.373    31.239 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_1/O
                         net (fo=1, routed)           1.113    32.352    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_1_n_0
    SLICE_X96Y93         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.150ns  (logic 14.922ns (45.013%)  route 18.228ns (54.987%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.855    -0.861    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X107Y83        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDCE (Prop_fdce_C_Q)         0.456    -0.405 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/Q
                         net (fo=2, routed)           0.925     0.520    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]
    DSP48_X4Y33          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     4.371 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.373    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1_n_106
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518     5.891 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0/P[9]
                         net (fo=30, routed)          3.051     8.941    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0_n_96
    SLICE_X98Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.065 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_285/O
                         net (fo=1, routed)           0.000     9.065    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_285_n_0
    SLICE_X98Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.598 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_226/CO[3]
                         net (fo=1, routed)           0.000     9.598    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_226_n_0
    SLICE_X98Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.921 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_175/O[1]
                         net (fo=2, routed)           1.396    11.317    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_175_n_6
    SLICE_X99Y85         LUT3 (Prop_lut3_I2_O)        0.334    11.651 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           1.246    12.897    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X99Y85         LUT4 (Prop_lut4_I3_O)        0.326    13.223 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    13.223    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.773 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.773    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.107 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34/O[1]
                         net (fo=2, routed)           0.782    14.889    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34_n_6
    SLICE_X95Y86         LUT3 (Prop_lut3_I0_O)        0.332    15.221 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_25/O
                         net (fo=2, routed)           1.081    16.302    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_25_n_0
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.327    16.629 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_29/O
                         net (fo=1, routed)           0.000    16.629    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_29_n_0
    SLICE_X95Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.030 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.030    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X95Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.144 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.144    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X95Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.258    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.372    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.486    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.725 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]_i_2/O[2]
                         net (fo=20, routed)          1.964    19.689    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]_i_2_n_5
    SLICE_X97Y81         LUT3 (Prop_lut3_I1_O)        0.330    20.019 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_162/O
                         net (fo=4, routed)           1.674    21.693    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_162_n_0
    SLICE_X97Y89         LUT4 (Prop_lut4_I0_O)        0.326    22.019 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_291/O
                         net (fo=1, routed)           0.000    22.019    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_291_n_0
    SLICE_X97Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.569 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    22.569    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X97Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.903 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_147/O[1]
                         net (fo=3, routed)           1.411    24.314    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_147_n_6
    SLICE_X107Y92        LUT3 (Prop_lut3_I1_O)        0.303    24.617 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_213/O
                         net (fo=2, routed)           0.649    25.266    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_213_n_0
    SLICE_X107Y92        LUT5 (Prop_lut5_I4_O)        0.153    25.419 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_137/O
                         net (fo=2, routed)           0.949    26.368    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_137_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I0_O)        0.327    26.695 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_141/O
                         net (fo=1, routed)           0.000    26.695    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_141_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.245 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.245    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.359 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.359    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.693 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.063    28.756    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X105Y94        LUT4 (Prop_lut4_I1_O)        0.303    29.059 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.059    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.609 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.609    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.880 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.551    31.431    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y92        LUT6 (Prop_lut6_I3_O)        0.373    31.804 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[3]_i_1/O
                         net (fo=1, routed)           0.485    32.289    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[3]_i_1_n_0
    SLICE_X94Y91         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.119ns  (logic 14.922ns (45.055%)  route 18.197ns (54.945%))
  Logic Levels:           31  (CARRY4=17 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.855    -0.861    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X107Y83        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDCE (Prop_fdce_C_Q)         0.456    -0.405 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]/Q
                         net (fo=2, routed)           0.925     0.520    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[13]
    DSP48_X4Y33          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     4.371 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.373    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1_n_106
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518     5.891 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0/P[9]
                         net (fo=30, routed)          3.051     8.941    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0_n_96
    SLICE_X98Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.065 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_285/O
                         net (fo=1, routed)           0.000     9.065    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_285_n_0
    SLICE_X98Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.598 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_226/CO[3]
                         net (fo=1, routed)           0.000     9.598    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_226_n_0
    SLICE_X98Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.921 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_175/O[1]
                         net (fo=2, routed)           1.396    11.317    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_175_n_6
    SLICE_X99Y85         LUT3 (Prop_lut3_I2_O)        0.334    11.651 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109/O
                         net (fo=2, routed)           1.246    12.897    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_109_n_0
    SLICE_X99Y85         LUT4 (Prop_lut4_I3_O)        0.326    13.223 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113/O
                         net (fo=1, routed)           0.000    13.223    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_113_n_0
    SLICE_X99Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.773 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.773    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X99Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.107 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34/O[1]
                         net (fo=2, routed)           0.782    14.889    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34_n_6
    SLICE_X95Y86         LUT3 (Prop_lut3_I0_O)        0.332    15.221 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_25/O
                         net (fo=2, routed)           1.081    16.302    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_25_n_0
    SLICE_X95Y86         LUT4 (Prop_lut4_I3_O)        0.327    16.629 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_29/O
                         net (fo=1, routed)           0.000    16.629    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_29_n_0
    SLICE_X95Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.030 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.030    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X95Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.144 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.144    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X95Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.258 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.258    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.372 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.372    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X95Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.486 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.486    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.725 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]_i_2/O[2]
                         net (fo=20, routed)          1.964    19.689    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[13]_i_2_n_5
    SLICE_X97Y81         LUT3 (Prop_lut3_I1_O)        0.330    20.019 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_162/O
                         net (fo=4, routed)           1.674    21.693    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_162_n_0
    SLICE_X97Y89         LUT4 (Prop_lut4_I0_O)        0.326    22.019 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_291/O
                         net (fo=1, routed)           0.000    22.019    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_291_n_0
    SLICE_X97Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.569 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    22.569    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X97Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.903 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_147/O[1]
                         net (fo=3, routed)           1.411    24.314    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_147_n_6
    SLICE_X107Y92        LUT3 (Prop_lut3_I1_O)        0.303    24.617 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_213/O
                         net (fo=2, routed)           0.649    25.266    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_213_n_0
    SLICE_X107Y92        LUT5 (Prop_lut5_I4_O)        0.153    25.419 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_137/O
                         net (fo=2, routed)           0.949    26.368    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_137_n_0
    SLICE_X106Y93        LUT6 (Prop_lut6_I0_O)        0.327    26.695 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_141/O
                         net (fo=1, routed)           0.000    26.695    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_141_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.245 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.245    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X106Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.359 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.359    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X106Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.693 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           1.063    28.756    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X105Y94        LUT4 (Prop_lut4_I1_O)        0.303    29.059 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.059    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.609 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.609    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.880 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.382    31.262    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y93        LUT6 (Prop_lut6_I4_O)        0.373    31.635 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[2]_i_1/O
                         net (fo=1, routed)           0.623    32.258    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[2]_i_1_n_0
    SLICE_X94Y91         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.828ns  (logic 0.337ns (40.677%)  route 0.491ns (59.323%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.541    -1.628    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X80Y87         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y87         FDCE (Prop_fdce_C_Q)         0.337    -1.291 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.491    -0.800    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm
    SLICE_X83Y87         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.731ns  (logic 0.418ns (57.155%)  route 0.313ns (42.845%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.681    -1.488    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X108Y90        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDCE (Prop_fdce_C_Q)         0.418    -1.070 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.313    -0.757    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable
    SLICE_X108Y88        LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.890ns  (logic 0.367ns (41.255%)  route 0.523ns (58.745%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.541    -1.628    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X80Y87         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y87         FDCE (Prop_fdce_C_Q)         0.367    -1.261 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.523    -0.739    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable
    SLICE_X81Y87         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.895ns  (logic 0.385ns (43.033%)  route 0.510ns (56.967%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.681    -1.488    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X108Y90        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDCE (Prop_fdce_C_Q)         0.385    -1.103 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.510    -0.593    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm
    SLICE_X107Y90        LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.173ns  (logic 0.467ns (39.815%)  route 0.706ns (60.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.541    -1.628    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X80Y87         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y87         FDCE (Prop_fdce_C_Q)         0.367    -1.261 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.706    -0.555    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable
    SLICE_X86Y91         LUT6 (Prop_lut6_I5_O)        0.100    -0.455 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.455    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[0]_i_1_n_0
    SLICE_X86Y91         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.182ns  (logic 0.467ns (39.512%)  route 0.715ns (60.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.541    -1.628    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X80Y87         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y87         FDCE (Prop_fdce_C_Q)         0.367    -1.261 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.715    -0.546    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable
    SLICE_X86Y91         LUT6 (Prop_lut6_I5_O)        0.100    -0.446 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.446    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_1_n_0
    SLICE_X86Y91         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.190ns  (logic 0.467ns (39.228%)  route 0.723ns (60.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.541    -1.628    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X80Y87         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y87         FDCE (Prop_fdce_C_Q)         0.367    -1.261 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.723    -0.538    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable
    SLICE_X88Y93         LUT6 (Prop_lut6_I0_O)        0.100    -0.438 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.438    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[4]_i_1_n_0
    SLICE_X88Y93         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.192ns  (logic 0.467ns (39.162%)  route 0.725ns (60.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.541    -1.628    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X80Y87         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y87         FDCE (Prop_fdce_C_Q)         0.367    -1.261 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.725    -0.536    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable
    SLICE_X88Y93         LUT6 (Prop_lut6_I0_O)        0.100    -0.436 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.436    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_1_n_0
    SLICE_X88Y93         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.187ns  (logic 0.518ns (43.625%)  route 0.669ns (56.374%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.681    -1.488    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X108Y90        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDCE (Prop_fdce_C_Q)         0.418    -1.070 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.669    -0.401    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable
    SLICE_X107Y88        LUT1 (Prop_lut1_I0_O)        0.100    -0.301 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.301    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset_reg_i_1_n_0
    SLICE_X107Y88        LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.346ns  (logic 0.467ns (34.707%)  route 0.879ns (65.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.541    -1.628    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X80Y87         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y87         FDCE (Prop_fdce_C_Q)         0.367    -1.261 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.879    -0.383    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable
    SLICE_X88Y94         LUT6 (Prop_lut6_I5_O)        0.100    -0.283 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[10]_i_1_n_0
    SLICE_X88Y94         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_blockdesign_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    blockdesign_i/clk_wiz/inst/clkfbout_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  blockdesign_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    blockdesign_i/clk_wiz/inst/clkfbout_buf_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clkfbout_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    blockdesign_i/clk_wiz/inst/clkfbout_buf_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_blockdesign_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.793ns  (logic 0.101ns (2.663%)  route 3.692ns (97.337%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.806    21.806    blockdesign_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.793    18.013 f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.889    19.902    blockdesign_i/clk_wiz_0/inst/clkfbout_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101    20.003 f  blockdesign_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.803    21.806    blockdesign_i/clk_wiz_0/inst/clkfbout_buf_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.026ns (2.262%)  route 1.123ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.597     0.597    blockdesign_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.150    -0.553 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.529    -0.024    blockdesign_i/clk_wiz_0/inst/clkfbout_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  blockdesign_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.595     0.597    blockdesign_i/clk_wiz_0/inst/clkfbout_buf_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        48.949ns  (logic 21.932ns (44.806%)  route 27.017ns (55.194%))
  Logic Levels:           45  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=1 LUT2=3 LUT3=5 LUT4=3 LUT5=5 LUT6=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
    SLICE_X86Y91         LDCE (EnToQ_ldce_G_Q)        0.800     0.800 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.191     1.991    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm__0[2]
    SLICE_X90Y92         LUT1 (Prop_lut1_I0_O)        0.124     2.115 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     2.115    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16_n_0
    SLICE_X90Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.648 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.648    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4_n_0
    SLICE_X90Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.765 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.765    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3_n_0
    SLICE_X90Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.882 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.882    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2_n_0
    SLICE_X90Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.205 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.682     3.887    blockdesign_i/controllers/controller_ultrasonic_1/U0/A[14]
    DSP48_X3Y37          DSP48E1 (Prop_dsp48e1_A[14]_P[18])
                                                      4.023     7.910 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1/P[18]
                         net (fo=26, routed)          3.152    11.062    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_n_87
    SLICE_X88Y102        LUT3 (Prop_lut3_I1_O)        0.152    11.214 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_19/O
                         net (fo=1, routed)           0.481    11.694    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_19_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.745    12.439 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_12/O[2]
                         net (fo=3, routed)           0.836    13.275    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_12_n_5
    SLICE_X83Y99         LUT3 (Prop_lut3_I2_O)        0.302    13.577 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_14/O
                         net (fo=2, routed)           0.969    14.546    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_14_n_0
    SLICE_X86Y97         LUT5 (Prop_lut5_I0_O)        0.150    14.696 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_5/O
                         net (fo=2, routed)           0.949    15.646    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_5_n_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I0_O)        0.348    15.994 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.994    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_9_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.526 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.526    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.765 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4/O[2]
                         net (fo=11, routed)          1.597    18.362    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4_n_5
    SLICE_X88Y102        LUT3 (Prop_lut3_I2_O)        0.328    18.690 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.677    19.368    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    20.102 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.102    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.436 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           1.267    21.703    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29_n_6
    SLICE_X86Y101        LUT4 (Prop_lut4_I2_O)        0.303    22.006 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50/O
                         net (fo=1, routed)           0.000    22.006    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_50_n_0
    SLICE_X86Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.382 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.382    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_20_n_0
    SLICE_X86Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.499 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.714    23.212    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9_n_0
    SLICE_X88Y102        LUT5 (Prop_lut5_I1_O)        0.118    23.330 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.516    23.847    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5_n_0
    SLICE_X88Y100        LUT5 (Prop_lut5_I4_O)        0.326    24.173 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0/O
                         net (fo=1, routed)           1.277    25.450    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[0]
    SLICE_X91Y103        LUT3 (Prop_lut3_I0_O)        0.154    25.604 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[0]_INST_0/O
                         net (fo=1, routed)           0.683    26.287    blockdesign_i/position_paddles_0/U0/controller_value_r[0]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_B[0]_P[9])
                                                      3.859    30.146 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           1.706    31.852    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X84Y105        LUT2 (Prop_lut2_I0_O)        0.124    31.976 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    31.976    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.526 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    32.526    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.640 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.640    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X84Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.754 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.754    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X84Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.088 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.622    34.710    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6
    SLICE_X83Y102        LUT2 (Prop_lut2_I1_O)        0.303    35.013 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    35.013    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.414 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    35.414    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.528 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    35.528    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X83Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.841 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=2, routed)           0.959    36.799    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X83Y107        LUT3 (Prop_lut3_I2_O)        0.331    37.130 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           0.834    37.964    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X83Y108        LUT4 (Prop_lut4_I3_O)        0.332    38.296 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    38.296    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X83Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.828 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.828    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X83Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.162 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.902    40.064    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X85Y110        LUT4 (Prop_lut4_I2_O)        0.303    40.367 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    40.367    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.917 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.252    42.170    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X88Y107        LUT5 (Prop_lut5_I1_O)        0.124    42.294 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[7]_INST_0/O
                         net (fo=20, routed)          3.225    45.519    blockdesign_i/paint_paddle_r/U0/rect_pos_y[7]
    SLICE_X106Y102       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    45.904 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.904    blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry__0_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.238 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry__1/O[1]
                         net (fo=1, routed)           0.744    46.982    blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry__1_n_6
    SLICE_X107Y103       LUT2 (Prop_lut2_I1_O)        0.303    47.285 r  blockdesign_i/paint_paddle_r/U0/__21_carry__1_i_2/O
                         net (fo=1, routed)           0.000    47.285    blockdesign_i/paint_paddle_r/U0/__21_carry__1_i_2_n_0
    SLICE_X107Y103       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    47.855 f  blockdesign_i/paint_paddle_r/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.781    48.636    blockdesign_i/paint_paddle_r/U0/__21_carry__1_n_1
    SLICE_X107Y106       LUT5 (Prop_lut5_I3_O)        0.313    48.949 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    48.949    blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1_n_0
    SLICE_X107Y106       FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     1.612    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.860     1.863    blockdesign_i/paint_paddle_r/U0/clk
    SLICE_X107Y106       FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        47.757ns  (logic 21.375ns (44.758%)  route 26.382ns (55.242%))
  Logic Levels:           45  (CARRY4=23 DSP48E1=2 LDCE=1 LUT1=2 LUT2=3 LUT3=5 LUT4=3 LUT5=5 LUT6=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y91         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[3]/G
    SLICE_X94Y91         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[3]/Q
                         net (fo=4, routed)           0.864     1.660    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm__0[3]
    SLICE_X92Y90         LUT1 (Prop_lut1_I0_O)        0.124     1.784 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_15/O
                         net (fo=1, routed)           0.000     1.784    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_15_n_0
    SLICE_X92Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.164 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.164    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4_n_0
    SLICE_X92Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.281 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.281    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3_n_0
    SLICE_X92Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.398 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.398    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2_n_0
    SLICE_X92Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.721 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.538     3.258    blockdesign_i/controllers/controller_ultrasonic_0/U0/A[14]
    DSP48_X3Y36          DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      4.023     7.281 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1/P[15]
                         net (fo=26, routed)          3.128    10.409    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_n_90
    SLICE_X99Y97         LUT3 (Prop_lut3_I0_O)        0.124    10.533 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_44/O
                         net (fo=1, routed)           0.874    11.407    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_44_n_0
    SLICE_X96Y102        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    11.811 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.811    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X96Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.050 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_12/O[2]
                         net (fo=3, routed)           1.344    13.394    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_12_n_5
    SLICE_X95Y99         LUT3 (Prop_lut3_I2_O)        0.301    13.695 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_14/O
                         net (fo=2, routed)           0.947    14.642    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_14_n_0
    SLICE_X95Y98         LUT5 (Prop_lut5_I0_O)        0.152    14.794 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_5/O
                         net (fo=2, routed)           0.787    15.581    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_5_n_0
    SLICE_X97Y99         LUT6 (Prop_lut6_I0_O)        0.326    15.907 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    15.907    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_9_n_0
    SLICE_X97Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.439 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.439    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X97Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.678 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4/O[2]
                         net (fo=11, routed)          1.601    18.279    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4_n_5
    SLICE_X100Y99        LUT3 (Prop_lut3_I2_O)        0.335    18.614 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.681    19.296    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    20.053 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.053    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X99Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.366 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29/O[3]
                         net (fo=3, routed)           0.823    21.188    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29_n_4
    SLICE_X98Y101        LUT4 (Prop_lut4_I2_O)        0.306    21.494 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    21.494    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X98Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.027 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.259    23.286    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X95Y102        LUT5 (Prop_lut5_I1_O)        0.152    23.438 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.850    24.288    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X101Y102       LUT5 (Prop_lut5_I4_O)        0.326    24.614 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[3]_INST_0/O
                         net (fo=1, routed)           0.774    25.389    blockdesign_i/controllers/controller_interconn_0/U0/value_l_2[3]
    SLICE_X99Y103        LUT3 (Prop_lut3_I0_O)        0.153    25.542 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[3]_INST_0/O
                         net (fo=1, routed)           0.712    26.253    blockdesign_i/position_paddles_0/U0/controller_value_l[3]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_B[3]_P[10])
                                                      3.859    30.112 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[10]
                         net (fo=6, routed)           1.960    32.072    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_95
    SLICE_X95Y111        LUT2 (Prop_lut2_I1_O)        0.124    32.196 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    32.196    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_3_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.597 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.597    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X95Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.931 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.812    34.743    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_6
    SLICE_X94Y103        LUT2 (Prop_lut2_I1_O)        0.303    35.046 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_129/O
                         net (fo=1, routed)           0.000    35.046    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_129_n_0
    SLICE_X94Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.422 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_116/CO[3]
                         net (fo=1, routed)           0.000    35.422    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_116_n_0
    SLICE_X94Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.737 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96/O[3]
                         net (fo=2, routed)           1.161    36.898    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96_n_4
    SLICE_X94Y108        LUT3 (Prop_lut3_I2_O)        0.340    37.238 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_57/O
                         net (fo=2, routed)           1.083    38.322    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_57_n_0
    SLICE_X94Y109        LUT4 (Prop_lut4_I3_O)        0.355    38.677 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_61/O
                         net (fo=1, routed)           0.000    38.677    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_61_n_0
    SLICE_X94Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    39.190 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    39.190    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.307 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.307    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X94Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.622 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[3]
                         net (fo=12, routed)          1.227    40.848    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_4
    SLICE_X95Y107        LUT4 (Prop_lut4_I2_O)        0.307    41.155 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    41.155    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.556 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.287    42.843    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X101Y107       LUT5 (Prop_lut5_I1_O)        0.124    42.967 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          0.808    43.775    blockdesign_i/paint_paddle_l/U0/rect_pos_y[3]
    SLICE_X101Y104       LUT1 (Prop_lut1_I0_O)        0.124    43.899 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry_i_1/O
                         net (fo=1, routed)           0.000    43.899    blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry_i_1_n_0
    SLICE_X101Y104       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.300 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry/CO[3]
                         net (fo=1, routed)           0.000    44.300    blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry_n_0
    SLICE_X101Y105       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.522 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry__0/O[0]
                         net (fo=1, routed)           0.965    45.487    blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry__0_n_7
    SLICE_X103Y106       LUT2 (Prop_lut2_I1_O)        0.299    45.786 r  blockdesign_i/paint_paddle_l/U0/__21_carry__0_i_4/O
                         net (fo=1, routed)           0.000    45.786    blockdesign_i/paint_paddle_l/U0/__21_carry__0_i_4_n_0
    SLICE_X103Y106       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.318 r  blockdesign_i/paint_paddle_l/U0/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    46.318    blockdesign_i/paint_paddle_l/U0/__21_carry__0_n_0
    SLICE_X103Y107       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.546 f  blockdesign_i/paint_paddle_l/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.898    47.444    blockdesign_i/paint_paddle_l/U0/__21_carry__1_n_1
    SLICE_X106Y106       LUT5 (Prop_lut5_I3_O)        0.313    47.757 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    47.757    blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1_n_0
    SLICE_X106Y106       FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     1.612    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.860     1.863    blockdesign_i/paint_paddle_l/U0/clk
    SLICE_X106Y106       FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.541ns  (logic 4.895ns (33.663%)  route 9.646ns (66.337%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LDCE=1 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        1.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=15, routed)          2.779     4.327    blockdesign_i/util_vector_logic_2/Op1[0]
    SLICE_X95Y108        LUT2 (Prop_lut2_I0_O)        0.120     4.447 r  blockdesign_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=58, routed)          0.315     4.762    blockdesign_i/position_ball_0/U0/reset
    SLICE_X95Y108        LUT2 (Prop_lut2_I0_O)        0.327     5.089 r  blockdesign_i/position_ball_0/U0/y_pos_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.356     5.445    blockdesign_i/position_ball_0/U0/y_pos_reg[6]_LDC_i_2_n_0
    SLICE_X95Y107        LDCE (SetClr_ldce_CLR_Q)     0.885     6.330 f  blockdesign_i/position_ball_0/U0/y_pos_reg[6]_LDC/Q
                         net (fo=3, routed)           0.908     7.238    blockdesign_i/position_ball_0/U0/y_pos_reg[6]_LDC_n_0
    SLICE_X95Y108        LUT3 (Prop_lut3_I1_O)        0.124     7.362 r  blockdesign_i/position_ball_0/U0/ball_pox_y[6]_INST_0/O
                         net (fo=60, routed)          4.044    11.406    blockdesign_i/paint_ball/U0/rect_pos_y[6]
    SLICE_X103Y101       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    11.928 r  blockdesign_i/paint_ball/U0/pxl_value_o2__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.928    blockdesign_i/paint_ball/U0/pxl_value_o2__6_carry__0_n_0
    SLICE_X103Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.150 r  blockdesign_i/paint_ball/U0/pxl_value_o2__6_carry__1/O[0]
                         net (fo=1, routed)           0.665    12.814    blockdesign_i/paint_ball/U0/pxl_value_o2__6_carry__1_n_7
    SLICE_X102Y103       LUT2 (Prop_lut2_I1_O)        0.299    13.113 r  blockdesign_i/paint_ball/U0/__21_carry__1_i_3/O
                         net (fo=1, routed)           0.000    13.113    blockdesign_i/paint_ball/U0/__21_carry__1_i_3_n_0
    SLICE_X102Y103       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    13.651 f  blockdesign_i/paint_ball/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.580    14.231    blockdesign_i/paint_ball/U0/__21_carry__1_n_1
    SLICE_X104Y106       LUT4 (Prop_lut4_I2_O)        0.310    14.541 r  blockdesign_i/paint_ball/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    14.541    blockdesign_i/paint_ball/U0/pxl_value_o_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.612     1.612    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.786     1.789    blockdesign_i/paint_ball/U0/clk
    SLICE_X104Y106       FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/x_pos_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.136ns  (logic 0.396ns (34.865%)  route 0.740ns (65.135%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y114       FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/x_pos_reg[10]/C
    SLICE_X103Y114       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  blockdesign_i/position_ball_0/U0/x_pos_reg[10]/Q
                         net (fo=9, routed)           0.363     0.504    blockdesign_i/paint_ball/U0/rect_pos_x[10]
    SLICE_X105Y111       LUT2 (Prop_lut2_I1_O)        0.045     0.549 r  blockdesign_i/paint_ball/U0/pxl_value_o3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.549    blockdesign_i/paint_ball/U0/pxl_value_o3_carry__0_i_1_n_0
    SLICE_X105Y111       CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     0.645 r  blockdesign_i/paint_ball/U0/pxl_value_o3_carry__0/CO[1]
                         net (fo=1, routed)           0.376     1.022    blockdesign_i/paint_ball/U0/pxl_value_o3_carry__0_n_2
    SLICE_X104Y106       LUT4 (Prop_lut4_I3_O)        0.114     1.136 r  blockdesign_i/paint_ball/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     1.136    blockdesign_i/paint_ball/U0/pxl_value_o_i_1_n_0
    SLICE_X104Y106       FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.967     0.969    blockdesign_i/paint_ball/U0/clk
    SLICE_X104Y106       FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_buttons_0/U0/current_value_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.930ns  (logic 1.072ns (36.586%)  route 1.858ns (63.414%))
  Logic Levels:           7  (CARRY4=1 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y104        FDRE                         0.000     0.000 r  blockdesign_i/controllers/controller_buttons_0/U0/current_value_reg[6]/C
    SLICE_X97Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/controllers/controller_buttons_0/U0/current_value_reg[6]/Q
                         net (fo=6, routed)           0.180     0.321    blockdesign_i/controllers/controller_interconn_0/U0/value_l_1[6]
    SLICE_X98Y103        LUT3 (Prop_lut3_I1_O)        0.045     0.366 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[6]_INST_0/O
                         net (fo=1, routed)           0.348     0.714    blockdesign_i/position_paddles_0/U0/controller_value_l[6]
    DSP48_X3Y42          DSP48E1 (Prop_dsp48e1_B[6]_P[19])
                                                      0.571     1.285 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[19]
                         net (fo=15, routed)          0.537     1.822    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_86
    SLICE_X101Y109       LUT5 (Prop_lut5_I2_O)        0.045     1.867 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[8]_INST_0/O
                         net (fo=19, routed)          0.400     2.267    blockdesign_i/paint_paddle_l/U0/rect_pos_y[8]
    SLICE_X102Y105       LUT4 (Prop_lut4_I1_O)        0.046     2.313 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.313    blockdesign_i/paint_paddle_l/U0/pxl_value_o2_carry__0_i_2_n_0
    SLICE_X102Y105       CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.108     2.421 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           0.393     2.814    blockdesign_i/paint_paddle_l/U0/pxl_value_o2_carry__0_n_2
    SLICE_X106Y106       LUT5 (Prop_lut5_I2_O)        0.116     2.930 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.930    blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1_n_0
    SLICE_X106Y106       FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.993     0.995    blockdesign_i/paint_paddle_l/U0/clk
    SLICE_X106Y106       FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_buttons_1/U0/current_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.148ns  (logic 1.120ns (35.582%)  route 2.028ns (64.418%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y104        FDRE                         0.000     0.000 r  blockdesign_i/controllers/controller_buttons_1/U0/current_value_reg[5]/C
    SLICE_X90Y104        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/controllers/controller_buttons_1/U0/current_value_reg[5]/Q
                         net (fo=6, routed)           0.129     0.293    blockdesign_i/controllers/controller_interconn_0/U0/value_r_1[5]
    SLICE_X91Y104        LUT3 (Prop_lut3_I1_O)        0.045     0.338 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[5]_INST_0/O
                         net (fo=1, routed)           0.306     0.644    blockdesign_i/position_paddles_0/U0/controller_value_r[5]
    DSP48_X3Y43          DSP48E1 (Prop_dsp48e1_B[5]_P[19])
                                                      0.571     1.215 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[19]
                         net (fo=15, routed)          0.511     1.726    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_86
    SLICE_X88Y107        LUT5 (Prop_lut5_I2_O)        0.045     1.771 f  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[6]_INST_0/O
                         net (fo=20, routed)          0.744     2.515    blockdesign_i/paint_paddle_r/U0/rect_pos_y[6]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.044     2.559 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2_carry_i_1/O
                         net (fo=1, routed)           0.000     2.559    blockdesign_i/paint_paddle_r/U0/pxl_value_o2_carry_i_1_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.651 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    blockdesign_i/paint_paddle_r/U0/pxl_value_o2_carry_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.696 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           0.338     3.034    blockdesign_i/paint_paddle_r/U0/pxl_value_o2_carry__0_n_2
    SLICE_X107Y106       LUT5 (Prop_lut5_I2_O)        0.114     3.148 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     3.148    blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1_n_0
    SLICE_X107Y106       FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.864     0.864    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.993     0.995    blockdesign_i/paint_paddle_r/U0/clk
    SLICE_X107Y106       FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_blockdesign_clk_wiz_0

Max Delay           312 Endpoints
Min Delay           312 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.051ns  (logic 1.672ns (18.474%)  route 7.379ns (81.526%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=15, routed)          6.418     7.966    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X48Y46         LUT3 (Prop_lut3_I0_O)        0.124     8.090 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.960     9.051    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.478    -1.691    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.051ns  (logic 1.672ns (18.474%)  route 7.379ns (81.526%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=15, routed)          6.418     7.966    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X48Y46         LUT3 (Prop_lut3_I0_O)        0.124     8.090 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.960     9.051    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.478    -1.691    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.051ns  (logic 1.672ns (18.474%)  route 7.379ns (81.526%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=15, routed)          6.418     7.966    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X48Y46         LUT3 (Prop_lut3_I0_O)        0.124     8.090 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.960     9.051    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.478    -1.691    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.051ns  (logic 1.672ns (18.474%)  route 7.379ns (81.526%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=15, routed)          6.418     7.966    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X48Y46         LUT3 (Prop_lut3_I0_O)        0.124     8.090 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.960     9.051    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.478    -1.691    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.893ns  (logic 1.672ns (18.801%)  route 7.221ns (81.199%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=15, routed)          6.418     7.966    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X48Y46         LUT3 (Prop_lut3_I0_O)        0.124     8.090 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.803     8.893    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y51         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.478    -1.691    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y51         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.893ns  (logic 1.672ns (18.801%)  route 7.221ns (81.199%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=15, routed)          6.418     7.966    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X48Y46         LUT3 (Prop_lut3_I0_O)        0.124     8.090 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.803     8.893    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y51         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.478    -1.691    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y51         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.893ns  (logic 1.672ns (18.801%)  route 7.221ns (81.199%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=15, routed)          6.418     7.966    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X48Y46         LUT3 (Prop_lut3_I0_O)        0.124     8.090 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.803     8.893    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y51         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.478    -1.691    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y51         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.893ns  (logic 1.672ns (18.801%)  route 7.221ns (81.199%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=15, routed)          6.418     7.966    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X48Y46         LUT3 (Prop_lut3_I0_O)        0.124     8.090 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.803     8.893    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y51         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.478    -1.691    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y51         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.893ns  (logic 1.672ns (18.802%)  route 7.221ns (81.198%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=15, routed)          6.418     7.966    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X48Y46         LUT3 (Prop_lut3_I0_O)        0.124     8.090 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.803     8.893    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.493    -1.675    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y46         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.893ns  (logic 1.672ns (18.802%)  route 7.221ns (81.198%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=15, routed)          6.418     7.966    blockdesign_i/clk_divider_0/U0/reset
    SLICE_X48Y46         LUT3 (Prop_lut3_I0_O)        0.124     8.090 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.803     8.893    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.493    -1.675    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X49Y46         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.203ns (56.482%)  route 0.156ns (43.518%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/G
    SLICE_X83Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.156     0.314    blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next
    SLICE_X80Y87         LUT5 (Prop_lut5_I1_O)        0.045     0.359 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.359    blockdesign_i/controllers/controller_ultrasonic_1/U0/next_state[0]
    SLICE_X80Y87         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.848    -0.892    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X80Y87         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.206ns (56.842%)  route 0.156ns (43.158%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/G
    SLICE_X83Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.156     0.314    blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next
    SLICE_X80Y87         LUT5 (Prop_lut5_I0_O)        0.048     0.362 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    blockdesign_i/controllers/controller_ultrasonic_1/U0/next_state[1]
    SLICE_X80Y87         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.848    -0.892    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X80Y87         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.203ns (52.162%)  route 0.186ns (47.838%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/G
    SLICE_X107Y90        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.186     0.344    blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next
    SLICE_X108Y90        LUT5 (Prop_lut5_I1_O)        0.045     0.389 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.389    blockdesign_i/controllers/controller_ultrasonic_0/U0/next_state[0]
    SLICE_X108Y90        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.904    -0.836    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X108Y90        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.204ns (52.285%)  route 0.186ns (47.715%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/G
    SLICE_X107Y90        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.186     0.344    blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next
    SLICE_X108Y90        LUT5 (Prop_lut5_I0_O)        0.046     0.390 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.390    blockdesign_i/controllers/controller_ultrasonic_0/U0/next_state[1]
    SLICE_X108Y90        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.904    -0.836    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X108Y90        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.279ns (51.388%)  route 0.264ns (48.612%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/G
    SLICE_X108Y88        LDCE (EnToQ_ldce_G_Q)        0.234     0.234 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.264     0.498    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable__0
    SLICE_X108Y85        LUT4 (Prop_lut4_I2_O)        0.045     0.543 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[18]_i_1/O
                         net (fo=1, routed)           0.000     0.543    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[18]_i_1_n_0
    SLICE_X108Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.900    -0.840    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X108Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[18]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.282ns (51.655%)  route 0.264ns (48.345%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/G
    SLICE_X108Y88        LDCE (EnToQ_ldce_G_Q)        0.234     0.234 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.264     0.498    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable__0
    SLICE_X108Y85        LUT4 (Prop_lut4_I2_O)        0.048     0.546 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_2/O
                         net (fo=1, routed)           0.000     0.546    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_2_n_0
    SLICE_X108Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.900    -0.840    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X108Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[19]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.261ns (47.681%)  route 0.286ns (52.319%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset_reg/G
    SLICE_X107Y88        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset_reg/Q
                         net (fo=1, routed)           0.158     0.374    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset__0
    SLICE_X107Y88        LUT3 (Prop_lut3_I2_O)        0.045     0.419 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          0.128     0.547    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter0
    SLICE_X107Y87        FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.901    -0.839    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X107Y87        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[28]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.261ns (47.681%)  route 0.286ns (52.319%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset_reg/G
    SLICE_X107Y88        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset_reg/Q
                         net (fo=1, routed)           0.158     0.374    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset__0
    SLICE_X107Y88        LUT3 (Prop_lut3_I2_O)        0.045     0.419 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          0.128     0.547    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter0
    SLICE_X107Y87        FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.901    -0.839    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X107Y87        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[29]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.261ns (47.681%)  route 0.286ns (52.319%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset_reg/G
    SLICE_X107Y88        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset_reg/Q
                         net (fo=1, routed)           0.158     0.374    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset__0
    SLICE_X107Y88        LUT3 (Prop_lut3_I2_O)        0.045     0.419 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          0.128     0.547    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter0
    SLICE_X107Y87        FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.901    -0.839    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X107Y87        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[30]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.261ns (47.681%)  route 0.286ns (52.319%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset_reg/G
    SLICE_X107Y88        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset_reg/Q
                         net (fo=1, routed)           0.158     0.374    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset__0
    SLICE_X107Y88        LUT3 (Prop_lut3_I2_O)        0.045     0.419 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          0.128     0.547    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter0
    SLICE_X107Y87        FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.901    -0.839    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X107Y87        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[31]/C





