Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 11 13:55:34 2019
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_Para_timing_summary_routed.rpt -rpx FIR_Para_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_Para
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.912        0.000                      0                   17        0.196        0.000                      0                   17        2.000        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.912        0.000                      0                   17        0.196        0.000                      0                   17        2.000        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.076ns (26.505%)  route 2.984ns (73.495%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 9.034 - 5.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     4.367    CLK_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.379     4.746 r  Xn_reg[4][0]/Q
                         net (fo=7, routed)           0.691     5.437    Xn_reg[4]__0[0]
    SLICE_X3Y107         LUT4 (Prop_lut4_I3_O)        0.115     5.552 r  Y[2]_i_16/O
                         net (fo=3, routed)           0.683     6.235    Y[2]_i_16_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.267     6.502 r  Y[2]_i_7/O
                         net (fo=2, routed)           0.592     7.094    Y[2]_i_7_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I0_O)        0.105     7.199 r  Y[2]_i_2/O
                         net (fo=3, routed)           0.541     7.740    Y[2]_i_2_n_0
    SLICE_X2Y107         LUT5 (Prop_lut5_I0_O)        0.105     7.845 r  Y[4]_i_8/O
                         net (fo=2, routed)           0.477     8.322    Y[4]_i_8_n_0
    SLICE_X0Y106         LUT5 (Prop_lut5_I0_O)        0.105     8.427 r  Y[3]_i_1/O
                         net (fo=1, routed)           0.000     8.427    Y0[3]
    SLICE_X0Y106         FDRE                                         r  Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    L22                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     5.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.461     9.034    CLK_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  Y_reg[3]/C
                         clock pessimism              0.308     9.341    
                         clock uncertainty           -0.035     9.306    
    SLICE_X0Y106         FDRE (Setup_fdre_C_D)        0.033     9.339    Y_reg[3]
  -------------------------------------------------------------------
                         required time                          9.339    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 1.316ns (32.127%)  route 2.780ns (67.873%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 9.033 - 5.000 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     4.368    CLK_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.433     4.801 r  Xn_reg[5][1]/Q
                         net (fo=5, routed)           0.570     5.371    Xn_reg_n_0_[5][1]
    SLICE_X2Y107         LUT4 (Prop_lut4_I0_O)        0.125     5.496 r  Y[2]_i_19/O
                         net (fo=5, routed)           0.555     6.051    Y[2]_i_19_n_0
    SLICE_X2Y108         LUT5 (Prop_lut5_I0_O)        0.284     6.335 r  Y[2]_i_8/O
                         net (fo=5, routed)           0.634     6.969    Y[2]_i_8_n_0
    SLICE_X1Y108         LUT3 (Prop_lut3_I0_O)        0.264     7.233 r  Y[4]_i_18/O
                         net (fo=1, routed)           0.345     7.578    Y[4]_i_18_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I4_O)        0.105     7.683 r  Y[4]_i_4/O
                         net (fo=2, routed)           0.677     8.360    Y[4]_i_4_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I1_O)        0.105     8.465 r  Y[4]_i_2/O
                         net (fo=1, routed)           0.000     8.465    Y0[4]
    SLICE_X2Y109         FDRE                                         r  Y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    L22                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     5.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.460     9.033    CLK_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  Y_reg[4]/C
                         clock pessimism              0.308     9.340    
                         clock uncertainty           -0.035     9.305    
    SLICE_X2Y109         FDRE (Setup_fdre_C_D)        0.072     9.377    Y_reg[4]
  -------------------------------------------------------------------
                         required time                          9.377    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.994ns (27.261%)  route 2.652ns (72.739%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 9.034 - 5.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     4.367    CLK_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.379     4.746 r  Xn_reg[4][0]/Q
                         net (fo=7, routed)           0.691     5.437    Xn_reg[4]__0[0]
    SLICE_X3Y107         LUT4 (Prop_lut4_I3_O)        0.115     5.552 r  Y[2]_i_16/O
                         net (fo=3, routed)           0.683     6.235    Y[2]_i_16_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.267     6.502 r  Y[2]_i_7/O
                         net (fo=2, routed)           0.592     7.094    Y[2]_i_7_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I0_O)        0.105     7.199 r  Y[2]_i_2/O
                         net (fo=3, routed)           0.541     7.740    Y[2]_i_2_n_0
    SLICE_X2Y107         LUT5 (Prop_lut5_I0_O)        0.128     7.868 r  Y[2]_i_1/O
                         net (fo=1, routed)           0.146     8.014    Y0[2]
    SLICE_X3Y107         FDRE                                         r  Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    L22                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     5.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.461     9.034    CLK_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  Y_reg[2]/C
                         clock pessimism              0.308     9.341    
                         clock uncertainty           -0.035     9.306    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)       -0.210     9.096    Y_reg[2]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 1.212ns (33.442%)  route 2.412ns (66.558%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 9.034 - 5.000 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     4.368    CLK_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.433     4.801 r  Xn_reg[5][1]/Q
                         net (fo=5, routed)           0.570     5.371    Xn_reg_n_0_[5][1]
    SLICE_X2Y107         LUT4 (Prop_lut4_I0_O)        0.125     5.496 r  Y[2]_i_19/O
                         net (fo=5, routed)           0.703     6.199    Y[2]_i_19_n_0
    SLICE_X1Y106         LUT5 (Prop_lut5_I1_O)        0.264     6.463 r  Y[2]_i_9/O
                         net (fo=6, routed)           0.688     7.151    Y[2]_i_9_n_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.115     7.266 r  Y[1]_i_2/O
                         net (fo=1, routed)           0.452     7.718    Y[1]_i_2_n_0
    SLICE_X0Y106         LUT6 (Prop_lut6_I0_O)        0.275     7.993 r  Y[1]_i_1/O
                         net (fo=1, routed)           0.000     7.993    Y0[1]
    SLICE_X0Y106         FDRE                                         r  Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    L22                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     5.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.461     9.034    CLK_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  Y_reg[1]/C
                         clock pessimism              0.308     9.341    
                         clock uncertainty           -0.035     9.306    
    SLICE_X0Y106         FDRE (Setup_fdre_C_D)        0.032     9.338    Y_reg[1]
  -------------------------------------------------------------------
                         required time                          9.338    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             2.444ns  (required time - arrival time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.694ns (27.466%)  route 1.833ns (72.534%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 9.034 - 5.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     4.367    CLK_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.379     4.746 r  Xn_reg[4][0]/Q
                         net (fo=7, routed)           0.693     5.439    Xn_reg[4]__0[0]
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.105     5.544 r  Y[1]_i_5/O
                         net (fo=6, routed)           0.484     6.028    Y[1]_i_5_n_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.105     6.133 r  Y[0]_i_2/O
                         net (fo=1, routed)           0.656     6.789    Y[0]_i_2_n_0
    SLICE_X1Y106         LUT3 (Prop_lut3_I0_O)        0.105     6.894 r  Y[0]_i_1/O
                         net (fo=1, routed)           0.000     6.894    Y0[0]
    SLICE_X1Y106         FDRE                                         r  Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    L22                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     5.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.461     9.034    CLK_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  Y_reg[0]/C
                         clock pessimism              0.308     9.341    
                         clock uncertainty           -0.035     9.306    
    SLICE_X1Y106         FDRE (Setup_fdre_C_D)        0.032     9.338    Y_reg[0]
  -------------------------------------------------------------------
                         required time                          9.338    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                  2.444    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 Xn_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Xn_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.379ns (31.467%)  route 0.825ns (68.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 9.034 - 5.000 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     4.368    CLK_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  Xn_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.379     4.747 r  Xn_reg[2][0]/Q
                         net (fo=8, routed)           0.825     5.573    Xn_reg[2]__0[0]
    SLICE_X0Y107         FDRE                                         r  Xn_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    L22                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     5.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.461     9.034    CLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Xn_reg[3][0]/C
                         clock pessimism              0.311     9.344    
                         clock uncertainty           -0.035     9.309    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)       -0.042     9.267    Xn_reg[3][0]
  -------------------------------------------------------------------
                         required time                          9.267    
                         arrival time                          -5.573    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 Xn_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Xn_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.379ns (36.028%)  route 0.673ns (63.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 9.034 - 5.000 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     4.368    CLK_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  Xn_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.379     4.747 r  Xn_reg[1][0]/Q
                         net (fo=8, routed)           0.673     5.420    Xn_reg[1]__0[0]
    SLICE_X1Y107         FDRE                                         r  Xn_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    L22                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     5.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.461     9.034    CLK_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  Xn_reg[2][0]/C
                         clock pessimism              0.335     9.368    
                         clock uncertainty           -0.035     9.333    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)       -0.059     9.274    Xn_reg[2][0]
  -------------------------------------------------------------------
                         required time                          9.274    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 Xn_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Xn_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.379ns (36.271%)  route 0.666ns (63.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 9.034 - 5.000 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     4.368    CLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Xn_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.379     4.747 r  Xn_reg[2][1]/Q
                         net (fo=5, routed)           0.666     5.413    Xn_reg[2]__0[1]
    SLICE_X1Y107         FDRE                                         r  Xn_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    L22                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     5.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.461     9.034    CLK_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  Xn_reg[3][1]/C
                         clock pessimism              0.311     9.344    
                         clock uncertainty           -0.035     9.309    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)       -0.042     9.267    Xn_reg[3][1]
  -------------------------------------------------------------------
                         required time                          9.267    
                         arrival time                          -5.413    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 Xn_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Xn_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.379ns (40.695%)  route 0.552ns (59.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 9.034 - 5.000 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     4.367    CLK_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  Xn_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.379     4.746 r  Xn_reg[1][2]/Q
                         net (fo=4, routed)           0.552     5.299    Xn_reg[1]__0[2]
    SLICE_X0Y107         FDRE                                         r  Xn_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    L22                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     5.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.461     9.034    CLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Xn_reg[2][2]/C
                         clock pessimism              0.308     9.341    
                         clock uncertainty           -0.035     9.306    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)       -0.059     9.247    Xn_reg[2][2]
  -------------------------------------------------------------------
                         required time                          9.247    
                         arrival time                          -5.299    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 Xn_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Xn_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.379ns (42.555%)  route 0.512ns (57.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 9.034 - 5.000 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     4.368    CLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Xn_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.379     4.747 r  Xn_reg[3][2]/Q
                         net (fo=4, routed)           0.512     5.259    Xn_reg[3]__0[2]
    SLICE_X1Y107         FDRE                                         r  Xn_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    L22                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     5.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.461     9.034    CLK_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  Xn_reg[4][2]/C
                         clock pessimism              0.311     9.344    
                         clock uncertainty           -0.035     9.309    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)       -0.039     9.270    Xn_reg[4][2]
  -------------------------------------------------------------------
                         required time                          9.270    
                         arrival time                          -5.259    
  -------------------------------------------------------------------
                         slack                                  4.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Xn_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Xn_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.952%)  route 0.130ns (48.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  Xn_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[3][1]/Q
                         net (fo=7, routed)           0.130     1.831    Xn_reg[3]__0[1]
    SLICE_X2Y107         FDRE                                         r  Xn_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  Xn_reg[4][1]/C
                         clock pessimism             -0.509     1.575    
    SLICE_X2Y107         FDRE (Hold_fdre_C_D)         0.059     1.634    Xn_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Xn_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Xn_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.850%)  route 0.181ns (56.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  Xn_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[4][2]/Q
                         net (fo=5, routed)           0.181     1.881    Xn_reg[4]__0[2]
    SLICE_X3Y108         FDRE                                         r  Xn_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  Xn_reg[5][2]/C
                         clock pessimism             -0.509     1.575    
    SLICE_X3Y108         FDRE (Hold_fdre_C_D)         0.066     1.641    Xn_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Xn_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Xn_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.107%)  route 0.186ns (56.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.655     1.560    CLK_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  Xn_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  Xn_reg[1][1]/Q
                         net (fo=6, routed)           0.186     1.887    Xn_reg[1]__0[1]
    SLICE_X0Y107         FDRE                                         r  Xn_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Xn_reg[2][1]/C
                         clock pessimism             -0.509     1.575    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.070     1.645    Xn_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Xn_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Xn_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.985%)  route 0.195ns (58.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Xn_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[3][0]/Q
                         net (fo=11, routed)          0.195     1.895    Xn_reg[3]__0[0]
    SLICE_X3Y108         FDRE                                         r  Xn_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  Xn_reg[4][0]/C
                         clock pessimism             -0.509     1.575    
    SLICE_X3Y108         FDRE (Hold_fdre_C_D)         0.070     1.645    Xn_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Xn_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Xn_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.384%)  route 0.192ns (57.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Xn_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[2][2]/Q
                         net (fo=4, routed)           0.192     1.892    Xn_reg[2]__0[2]
    SLICE_X0Y107         FDRE                                         r  Xn_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Xn_reg[3][2]/C
                         clock pessimism             -0.525     1.559    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.072     1.631    Xn_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Xn_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Xn_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.833%)  route 0.172ns (51.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  Xn_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.164     1.723 r  Xn_reg[4][1]/Q
                         net (fo=6, routed)           0.172     1.895    Xn_reg[4]__0[1]
    SLICE_X2Y107         FDRE                                         r  Xn_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  Xn_reg[5][1]/C
                         clock pessimism             -0.525     1.559    
    SLICE_X2Y107         FDRE (Hold_fdre_C_D)         0.063     1.622    Xn_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Xn_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.614%)  route 0.197ns (51.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.655     1.560    CLK_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  Xn_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  Xn_reg[1][1]/Q
                         net (fo=6, routed)           0.197     1.898    Xn_reg[1]__0[1]
    SLICE_X0Y106         LUT6 (Prop_lut6_I2_O)        0.045     1.943 r  Y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.943    Y0[1]
    SLICE_X0Y106         FDRE                                         r  Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.929     2.086    CLK_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  Y_reg[1]/C
                         clock pessimism             -0.509     1.576    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.092     1.668    Y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Xn_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.497%)  route 0.207ns (59.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[4][0]/Q
                         net (fo=7, routed)           0.207     1.908    Xn_reg[4]__0[0]
    SLICE_X2Y107         FDRE                                         r  Xn_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  Xn_reg[5][0]/C
                         clock pessimism             -0.509     1.575    
    SLICE_X2Y107         FDRE (Hold_fdre_C_D)         0.052     1.627    Xn_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Xn_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Xn_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.565%)  route 0.245ns (63.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Xn_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[3][2]/Q
                         net (fo=4, routed)           0.245     1.945    Xn_reg[3]__0[2]
    SLICE_X1Y107         FDRE                                         r  Xn_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  Xn_reg[4][2]/C
                         clock pessimism             -0.512     1.572    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.072     1.644    Xn_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 Xn_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Xn_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.698%)  route 0.318ns (69.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  Xn_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[1][2]/Q
                         net (fo=4, routed)           0.318     2.019    Xn_reg[1]__0[2]
    SLICE_X0Y107         FDRE                                         r  Xn_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Xn_reg[2][2]/C
                         clock pessimism             -0.509     1.575    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.066     1.641    Xn_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.377    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y107   Xn_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y105   Xn_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y108   Xn_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y107   Xn_reg[2][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y107   Xn_reg[2][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y107   Xn_reg[2][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y107   Xn_reg[3][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y107   Xn_reg[3][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y107   Xn_reg[3][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y107   Xn_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y107   Xn_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y107   Xn_reg[2][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y107   Xn_reg[2][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y107   Xn_reg[3][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y107   Xn_reg[3][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y107   Xn_reg[3][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y107   Xn_reg[4][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y107   Xn_reg[4][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y107   Xn_reg[5][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y107   Xn_reg[1][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y105   Xn_reg[1][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y105   Xn_reg[1][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y108   Xn_reg[1][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y107   Xn_reg[2][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y107   Xn_reg[2][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y107   Xn_reg[2][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y107   Xn_reg[3][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y107   Xn_reg[3][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y107   Xn_reg[3][2]/C



