#Build: Synplify Pro L-2016.09M-2, Build 065R, Nov 16 2016
#install: D:\Microsemi\Libero_SoC_v11.8\SynplifyPro
#OS: Windows 8 6.2
#Hostname: WYJ-PC

# Sat Jun 02 13:58:55 2018

#Implementation: synthesis

Synopsys HDL Compiler, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\proasic3.v" (library work)
@I::"D:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\smartgen\PLL_40M\PLL_40M.v" (library work)
@I::"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\ads1278.v" (library work)
@I::"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\initial_1.v" (library work)
@I::"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\component\work\ADC_TOP\ADC_TOP.v" (library work)
@I::"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\smartgen\MUX2\MUX2.v" (library work)
@I::"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\address_encoder.v" (library work)
@I::"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\cmd_decoder.v" (library work)
@I::"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\edib_ctrl_reg.v" (library work)
@I::"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\edib_m2m5m7_clkgen.v" (library work)
@I::"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\edib_m5m7_clkgen.v" (library work)
@I::"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\edib_mode2_clkgen.v" (library work)
@I::"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\trans_m2.v" (library work)
@I::"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\trans_m5m7.v" (library work)
@I::"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\trans_m7.v" (library work)
@I::"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\tri_state_ctrl.v" (library work)
@I::"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\component\work\MAIN_TOP\MAIN_TOP.v" (library work)
Verilog syntax check successful!
Selecting top level module MAIN_TOP
@N: CG364 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\ads1278.v":3:7:3:13|Synthesizing module ads1278 in library work.

@N: CG179 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\ads1278.v":177:17:177:21|Removing redundant assignment.
@N: CG179 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\ads1278.v":259:17:259:21|Removing redundant assignment.
@N: CG179 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\ads1278.v":260:17:260:21|Removing redundant assignment.
@N: CG179 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\ads1278.v":261:17:261:21|Removing redundant assignment.
@N: CG179 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\ads1278.v":262:17:262:21|Removing redundant assignment.
@A: CL282 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\ads1278.v":230:0:230:5|Feedback mux created for signal data4_16[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\ads1278.v":230:0:230:5|Feedback mux created for signal data3_16[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\ads1278.v":230:0:230:5|Feedback mux created for signal data2_16[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\ads1278.v":230:0:230:5|Feedback mux created for signal data1_16[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL113 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\ads1278.v":159:0:159:5|Feedback mux created for signal PWDN[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL251 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\ads1278.v":159:0:159:5|All reachable assignments to PWDN[3:0] assign 1, register removed by optimization
@N: CG364 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\initial_1.v":4:7:4:15|Synthesizing module initial_1 in library work.

@W: CG360 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\initial_1.v":7:25:7:30|Removing wire samlpe, as there is no assignment to it.
@W: CL169 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\initial_1.v":21:0:21:5|Pruning unused register sample[2:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\proasic3.v":2447:7:2447:9|Synthesizing module PLL in library work.

@N: CG364 :"D:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\proasic3.v":276:7:276:12|Synthesizing module PLLINT in library work.

@N: CG364 :"D:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\proasic3.v":1163:7:1163:9|Synthesizing module GND in library work.

@N: CG364 :"D:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\proasic3.v":1864:7:1864:9|Synthesizing module VCC in library work.

@N: CG364 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\smartgen\PLL_40M\PLL_40M.v":5:7:5:13|Synthesizing module PLL_40M in library work.

@N: CG364 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\component\work\ADC_TOP\ADC_TOP.v":9:7:9:13|Synthesizing module ADC_TOP in library work.

@N: CG364 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\address_encoder.v":2:7:2:21|Synthesizing module address_encoder in library work.

@W: CG133 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\address_encoder.v":36:6:36:16|Object data_choice is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\address_encoder.v":33:6:33:18|Object mux1_en_close is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\address_encoder.v":34:6:34:18|Object mux2_en_close is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\proasic3.v":2:7:2:10|Synthesizing module AND2 in library work.

@N: CG364 :"D:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\proasic3.v":575:7:575:12|Synthesizing module CLKBUF in library work.

@N: CG364 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\cmd_decoder.v":2:7:2:17|Synthesizing module cmd_decoder in library work.

@A: CL110 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\cmd_decoder.v":105:1:105:4|Too many clocks (> 8) for set/reset analysis of tst_state, try moving enabling expressions outside always block
@W: CL118 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\cmd_decoder.v":105:1:105:4|Latch generated from always block for signal tst_state[1:0]; possible missing assignment in an if or case statement.
@N: CG364 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\edib_ctrl_reg.v":2:7:2:19|Synthesizing module edib_ctrl_reg in library work.

@N: CG364 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\edib_m2m5m7_clkgen.v":2:7:2:24|Synthesizing module edib_m2m5m7_clkgen in library work.

@N: CG364 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\edib_m5m7_clkgen.v":2:7:2:22|Synthesizing module edib_m5m7_clkgen in library work.

@N: CG364 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\edib_mode2_clkgen.v":2:7:2:23|Synthesizing module edib_mode2_clkgen in library work.

@N: CG364 :"D:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\proasic3.v":1168:7:1168:11|Synthesizing module INBUF in library work.

@N: CG364 :"D:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\proasic3.v":1953:7:1953:10|Synthesizing module BUFF in library work.

@N: CG364 :"D:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\proasic3.v":1325:7:1325:9|Synthesizing module MX2 in library work.

@N: CG364 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\smartgen\MUX2\MUX2.v":5:7:5:10|Synthesizing module MUX2 in library work.

@N: CG364 :"D:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\proasic3.v":1506:7:1506:12|Synthesizing module OUTBUF in library work.

@N: CG364 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\trans_m2.v":2:7:2:14|Synthesizing module trans_m2 in library work.

@N: CG364 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\trans_m5m7.v":2:7:2:16|Synthesizing module trans_m5m7 in library work.

@N: CG364 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\trans_m7.v":2:7:2:14|Synthesizing module trans_m7 in library work.

@N: CG364 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\tri_state_ctrl.v":2:7:2:20|Synthesizing module tri_state_ctrl in library work.

@N: CG364 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\component\work\MAIN_TOP\MAIN_TOP.v":9:7:9:14|Synthesizing module MAIN_TOP in library work.

@N: CL201 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\trans_m7.v":46:0:46:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\trans_m5m7.v":46:0:46:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\trans_m2.v":130:0:130:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@W: CL279 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\edib_ctrl_reg.v":79:0:79:5|Pruning register bits 15 to 1 of m7_loadone_reg[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\edib_ctrl_reg.v":79:0:79:5|Pruning register bits 15 to 1 of m5_loadone_reg[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\edib_ctrl_reg.v":79:0:79:5|Pruning register bits 15 to 1 of m2_sendone_reg[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\cmd_decoder.v":465:0:465:5|Trying to extract state machine for register state_iii.
Extracted state machine for register state_iii
State machine has 2 reachable states with original encodings of:
   01
   10
@N: CL201 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\cmd_decoder.v":415:0:415:5|Trying to extract state machine for register state_ii.
Extracted state machine for register state_ii
State machine has 2 reachable states with original encodings of:
   01
   10
@N: CL201 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\cmd_decoder.v":78:0:78:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
@W: FX105 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\address_encoder.v":234:4:234:7|Found combinational loop at m2_send
@N: CL201 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\address_encoder.v":256:0:256:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 2 reachable states with original encodings of:
   01
   10
@A: CL153 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\address_encoder.v":33:6:33:18|*Unassigned bits of mux1_en_close are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\address_encoder.v":34:6:34:18|*Unassigned bits of mux2_en_close are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\address_encoder.v":36:6:36:16|*Unassigned bits of data_choice are referenced and tied to 0 -- simulation mismatch possible.
@W: CL157 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\initial_1.v":7:25:7:30|*Output samlpe has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL279 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\ads1278.v":114:0:114:5|Pruning register bits 9 to 8 of cnt_tmp[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\hdl\ads1278.v":13:9:13:14|Input ADC_EN is unused.

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 80MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 02 13:58:56 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 02 13:58:56 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 02 13:58:56 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 02 13:58:58 2018

###########################################################]
Pre-mapping Report

# Sat Jun 02 13:58:58 2018

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1920R, Built Nov 17 2016 09:40:34
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\synthesis\MAIN_TOP_scck.rpt 
Printing clock  summary report in "E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\synthesis\MAIN_TOP_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 106MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 106MB)

@N: MO111 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\initial_1.v":7:25:7:30|Tristate driver samlpe_1 (in view: work.initial_1(verilog)) on net samlpe_1 (in view: work.initial_1(verilog)) has its enable tied to GND.
@N: MO111 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\initial_1.v":7:25:7:30|Tristate driver samlpe_2 (in view: work.initial_1(verilog)) on net samlpe_2 (in view: work.initial_1(verilog)) has its enable tied to GND.
@N: MO111 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\initial_1.v":7:25:7:30|Tristate driver samlpe_3 (in view: work.initial_1(verilog)) on net samlpe_3 (in view: work.initial_1(verilog)) has its enable tied to GND.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance data1_16[15:0] (in view: work.ads1278(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance data3_16[15:0] (in view: work.ads1278(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance data4_16[15:0] (in view: work.ads1278(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\address_encoder.v":96:0:96:5|Removing sequential instance S2_Open (in view: work.address_encoder(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\address_encoder.v":96:0:96:5|Removing sequential instance S2_close (in view: work.address_encoder(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\address_encoder.v":96:0:96:5|Removing sequential instance adc_open (in view: work.address_encoder(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
Warning: Found 1 combinational loops!
@W: BN137 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\address_encoder.v":234:4:234:7|Found combinational loop during mapping at net address_encoder_0.m2_send
1) instance m2_send (in view: work.address_encoder(verilog)), output net m2_send (in view: work.address_encoder(verilog))
    net        address_encoder_0.m2_send
    input  pin address_encoder_0.m2_send_4/D2[1]
    instance   address_encoder_0.m2_send_4 (cell pmux)
    output pin address_encoder_0.m2_send_4/OUT[0]
    net        address_encoder_0.m2_send_4
    input  pin address_encoder_0.m2_send/A[0]
    instance   address_encoder_0.m2_send (cell mux)
    output pin address_encoder_0.m2_send/OUT[0]
    net        address_encoder_0.m2_send
End of loops

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)



Clock Summary
*****************

Start                                            Requested     Requested     Clock        Clock                   Clock
Clock                                            Frequency     Period        Type         Group                   Load 
-----------------------------------------------------------------------------------------------------------------------
MAIN_TOP|CLKA                                    1.0 MHz       1000.000      inferred     Inferred_clkgroup_3     20   
MAIN_TOP|dsp_clk                                 1.0 MHz       1000.000      inferred     Inferred_clkgroup_0     102  
PLL_40M|GLA_inferred_clock                       1.0 MHz       1000.000      inferred     Inferred_clkgroup_6     49   
System                                           1.0 MHz       1000.000      system       system_clkgroup         5    
ads1278|cnt1_inferred_clock[2]                   1.0 MHz       1000.000      inferred     Inferred_clkgroup_5     117  
edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock     1.0 MHz       1000.000      inferred     Inferred_clkgroup_4     175  
edib_m5m7_clkgen|clk_m5m7_inferred_clock         1.0 MHz       1000.000      inferred     Inferred_clkgroup_1     262  
edib_mode2_clkgen|clk_send_inferred_clock        1.0 MHz       1000.000      inferred     Inferred_clkgroup_2     134  
=======================================================================================================================

@W: MT532 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\cmd_decoder.v":105:1:105:4|Found signal identified as System clock which controls 5 sequential elements including cmd_decoder_0.tst_state[1:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. 
@W: MT530 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\address_encoder.v":96:0:96:5|Found inferred clock MAIN_TOP|dsp_clk which controls 102 sequential elements including address_encoder_0.m7_send_en. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\trans_m5m7.v":160:0:160:5|Found inferred clock edib_m5m7_clkgen|clk_m5m7_inferred_clock which controls 262 sequential elements including trans_m5m7_0.m5_t_no_shiftreg[31:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\address_encoder.v":256:0:256:5|Found inferred clock edib_mode2_clkgen|clk_send_inferred_clock which controls 134 sequential elements including address_encoder_0.state[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\edib_m2m5m7_clkgen.v":14:4:14:9|Found inferred clock MAIN_TOP|CLKA which controls 20 sequential elements including edib_m2m5m7_clkgen_0.counter[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\cmd_decoder.v":78:0:78:5|Found inferred clock edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock which controls 175 sequential elements including cmd_decoder_0.state[9:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Found inferred clock ads1278|cnt1_inferred_clock[2] which controls 117 sequential elements including ADC_TOP_0.ads1278_0.data2_16[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":185:0:185:5|Found inferred clock PLL_40M|GLA_inferred_clock which controls 49 sequential elements including ADC_TOP_0.ads1278_0.cnt1[2:0]. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\synthesis\MAIN_TOP.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)

Encoding state machine state[1:0] (in view: work.address_encoder(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N: MO225 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\address_encoder.v":256:0:256:5|There are no possible illegal states for state machine state[1:0] (in view: work.address_encoder(verilog)); safe FSM implementation is not required.
Encoding state machine state[9:0] (in view: work.cmd_decoder(verilog))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
Encoding state machine state_ii[1:0] (in view: work.cmd_decoder(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N: MO225 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\cmd_decoder.v":415:0:415:5|There are no possible illegal states for state machine state_ii[1:0] (in view: work.cmd_decoder(verilog)); safe FSM implementation is not required.
Encoding state machine state_iii[1:0] (in view: work.cmd_decoder(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N: MO225 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\cmd_decoder.v":465:0:465:5|There are no possible illegal states for state machine state_iii[1:0] (in view: work.cmd_decoder(verilog)); safe FSM implementation is not required.
Encoding state machine state[2:0] (in view: work.trans_m2(verilog))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine state[2:0] (in view: work.trans_m5m7(verilog))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine state[2:0] (in view: work.trans_m7(verilog))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[23] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[23] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[23] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[22] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[22] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[22] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[21] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[21] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[21] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[20] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[20] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[20] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[19] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[19] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[19] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[18] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[18] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[18] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[17] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[17] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[17] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[16] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[16] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[16] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[15] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[15] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[15] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[14] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[14] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[14] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[13] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[13] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[13] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[12] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[12] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[12] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[11] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[11] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[11] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[10] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[10] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[10] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[9] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[9] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[9] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[8] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[8] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[8] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[7] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[7] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[7] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[6] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[6] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[6] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[5] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[5] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[5] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[4] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[4] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[4] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[3] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[3] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[3] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[2] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[2] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[2] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[1] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[1] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[1] (in view: work.ads1278(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 113MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 02 13:58:59 2018

###########################################################]
Map & Optimize Report

# Sat Jun 02 13:58:59 2018

Synopsys Microsemi Technology Mapper, Version mapact, Build 1920R, Built Nov 17 2016 09:40:34
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)

@N: MO111 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\initial_1.v":7:25:7:30|Tristate driver samlpe_1 (in view: work.initial_1(verilog)) on net samlpe_1 (in view: work.initial_1(verilog)) has its enable tied to GND.
@N: MO111 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\initial_1.v":7:25:7:30|Tristate driver samlpe_2 (in view: work.initial_1(verilog)) on net samlpe_2 (in view: work.initial_1(verilog)) has its enable tied to GND.
@N: MO111 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\initial_1.v":7:25:7:30|Tristate driver samlpe_3 (in view: work.initial_1(verilog)) on net samlpe_3 (in view: work.initial_1(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver initial_1_0_samlpe_t[0] (in view: work.ADC_TOP(verilog)) on net initial_1_0_samlpe[0] (in view: work.ADC_TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver initial_1_0_samlpe_t[1] (in view: work.ADC_TOP(verilog)) on net initial_1_0_samlpe[1] (in view: work.ADC_TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver initial_1_0_samlpe_t[2] (in view: work.ADC_TOP(verilog)) on net initial_1_0_samlpe[2] (in view: work.ADC_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

Warning: Found 1 combinational loops!
@W: BN137 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\address_encoder.v":226:4:226:5|Found combinational loop during mapping at net address_encoder_0.m2_send_4
1) instance m2_send_4 (in view: work.address_encoder(verilog)), output net m2_send_4 (in view: work.address_encoder(verilog))
    net        address_encoder_0.m2_send_4
    input  pin address_encoder_0.m2_send/A[0]
    instance   address_encoder_0.m2_send (cell mux)
    output pin address_encoder_0.m2_send/OUT[0]
    net        address_encoder_0.m2_send
    input  pin address_encoder_0.m2_send_4/D2[1]
    instance   address_encoder_0.m2_send_4 (cell pmux)
    output pin address_encoder_0.m2_send_4/OUT[0]
    net        address_encoder_0.m2_send_4
End of loops
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\address_encoder.v":96:0:96:5|Removing sequential instance edib_clk_source_rst (in view: work.address_encoder(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\address_encoder.v":96:0:96:5|Removing sequential instance mux2_en_open (in view: work.address_encoder(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\address_encoder.v":96:0:96:5|Removing sequential instance mux1_en_open (in view: work.address_encoder(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 111MB)

@N: MO231 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":141:0:141:5|Found counter in view:work.ads1278(verilog) instance cnt2[13:0] 
@N: MO231 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":209:0:209:5|Found counter in view:work.ads1278(verilog) instance cnt3[4:0] 
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[23] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[23] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[23] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[22] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[22] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[22] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[21] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[21] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[21] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[20] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[20] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[20] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[19] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[19] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[19] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[18] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[18] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[18] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[17] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[17] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[17] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[16] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[16] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[16] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[15] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[15] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[15] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[14] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[14] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[14] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[13] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[13] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[13] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[12] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[12] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[12] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[11] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[11] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[11] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[10] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[10] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[10] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[9] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[9] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[9] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[8] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[8] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[8] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[7] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[7] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[7] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[6] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[6] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[6] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[5] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[5] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[5] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[4] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[4] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[4] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[3] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[3] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[3] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[2] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[2] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[2] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout1[1] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout3[1] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":230:0:230:5|Removing sequential instance dout4[1] (in view: work.ads1278(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MF238 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\initial_1.v":18:17:18:25|Found 16-bit incrementor, 'un2_cnt_1[15:0]'
Encoding state machine state[1:0] (in view: work.address_encoder(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N: MO225 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\address_encoder.v":256:0:256:5|There are no possible illegal states for state machine state[1:0] (in view: work.address_encoder(verilog)); safe FSM implementation is not required.
Encoding state machine state[9:0] (in view: work.cmd_decoder(verilog))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
Encoding state machine state_ii[1:0] (in view: work.cmd_decoder(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N: MO225 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\cmd_decoder.v":415:0:415:5|There are no possible illegal states for state machine state_ii[1:0] (in view: work.cmd_decoder(verilog)); safe FSM implementation is not required.
Encoding state machine state_iii[1:0] (in view: work.cmd_decoder(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N: MO225 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\cmd_decoder.v":465:0:465:5|There are no possible illegal states for state machine state_iii[1:0] (in view: work.cmd_decoder(verilog)); safe FSM implementation is not required.
@N: MF238 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\edib_m2m5m7_clkgen.v":29:25:29:34|Found 5-bit incrementor, 'un5_counter[4:0]'
@N: MO231 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\edib_m5m7_clkgen.v":14:4:14:9|Found counter in view:work.edib_m5m7_clkgen(verilog) instance counter[4:0] 
@N: MF238 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\edib_mode2_clkgen.v":24:26:24:36|Found 7-bit incrementor, 'un5_counter1[6:0]'
Encoding state machine state[2:0] (in view: work.trans_m2(verilog))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine state[2:0] (in view: work.trans_m5m7(verilog))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine state[2:0] (in view: work.trans_m7(verilog))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
@W: MO171 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":114:0:114:5|Sequential instance ADC_TOP_0.ads1278_0.cnt_tmp[0] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":114:0:114:5|Sequential instance ADC_TOP_0.ads1278_0.cnt_tmp[10] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":114:0:114:5|Sequential instance ADC_TOP_0.ads1278_0.cnt_tmp[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":114:0:114:5|Sequential instance ADC_TOP_0.ads1278_0.cnt_tmp[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":114:0:114:5|Sequential instance ADC_TOP_0.ads1278_0.cnt_tmp[13] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"e:\gaowenxm\ht_main_ads1278_fsync_02\hdl\ads1278.v":114:0:114:5|Sequential instance ADC_TOP_0.ads1278_0.cnt_tmp[1] is reduced to a combinational gate by constant propagation. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 113MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 120MB peak: 121MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 118MB peak: 121MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 120MB peak: 121MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 121MB peak: 122MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 121MB peak: 122MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 120MB peak: 122MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 120MB peak: 122MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 123MB peak: 125MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                Fanout, notes                   
------------------------------------------------------------------------------------------
INBUF_0 / Y                                               25 : 23 asynchronous set/reset  
address_encoder_0.edib_interface_rst / Q                  610 : 604 asynchronous set/reset
address_encoder_0.m5_send_en / Q                          37                              
trans_m7_0.load_datadone_m7_i_0 / Y                       65                              
trans_m5m7_0.load_datadone_i_0 / Y                        59                              
trans_m2_0.state[0] / Q                                   115                             
trans_m2_0.state[1] / Q                                   47                              
cmd_decoder_0.state_iii[0] / Q                            37                              
cmd_decoder_0.N_753_i_0_o3_i_o2 / Y                       39                              
address_encoder_0.m2_send_i / Y                           47                              
ADC_TOP_0.initial_1_0.res_n / Q                           54 : 52 asynchronous set/reset  
ADC_TOP_0.ads1278_0.dout18_i / Y                          28                              
rdh_wrl_pad / Y                                           34                              
address_encoder_0.m7_send_en / Q                          38                              
edib_ctrl_reg_0.edib_zone_en_i_a3 / Y                     32                              
trans_m2_0.shift_reg_boo_2_sqmuxa_0_0 / Y                 80                              
trans_m2_0.tst_clr_counter_0_0_0_a2_0 / Y                 43                              
trans_m2_0.counter_1_sqmuxa_0_a2_0_a3 / Y                 40                              
trans_m5m7_0.un1_m5_t_mc_reg103 / Y                       32                              
trans_m7_0.un1_m7_t_mc_reg103 / Y                         32                              
trans_m7_0.G_2_0_o3 / Y                                   63                              
trans_m5m7_0.un1_load_head_shiftreg_1_sqmuxa_i_a3 / Y     32                              
trans_m5m7_0.bit_counter_clear.b0_i_a3 / Y                34                              
trans_m5m7_0.G_2_0_o3 / Y                                 63                              
trans_m5m7_0.load_head_shiftreg_0_sqmuxa_0_a3 / Y         40                              
cmd_decoder_0.bit_counter_2_sqmuxa_0_a2_0_a3 / Y          35                              
cmd_decoder_0.tst_state_1_sqmuxa_0_a2 / Y                 36                              
cmd_decoder_0.bit_counter_6_i_a2_0_0_0_a3[4] / Y          35                              
cmd_decoder_0.sample_counter_1_sqmuxa_i_a2_0_a3 / Y       25                              
cmd_decoder_0.rst_out_en_2_sqmuxa_0_a3_0_a2 / Y           37                              
cmd_decoder_0.state_iii_srsts_34_0_a3_1[0] / Y            36                              
trans_m7_0.load_head_shiftreg_0_sqmuxa_0_a3 / Y           40                              
trans_m7_0.bit_counter_clear.b0_i_a3 / Y                  32                              
trans_m7_0.un1_load_head_shiftreg_1_sqmuxa_i_a3 / Y       32                              
==========================================================================================

@N: FP130 |Promoting Net address_encoder_0_edib_interface_rst on CLKINT  I_12 
@N: FP130 |Promoting Net edib_m5m7_clkgen_0_clk_m5m7 on CLKINT  edib_m5m7_clkgen_0.clk_m5m7_inferred_clock 
@N: FP130 |Promoting Net edib_m2m5m7_clkgen_0_clk_m2_rcv on CLKINT  edib_m2m5m7_clkgen_0.clk_m2_rcv_inferred_clock 
@N: FP130 |Promoting Net edib_mode2_clkgen_0_clk_send on CLKINT  edib_mode2_clkgen_0.clk_send_inferred_clock 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 123MB peak: 125MB)

Replicating Combinational Instance trans_m7_0.un1_load_head_shiftreg_1_sqmuxa_i_a3, fanout 32 segments 2
Replicating Combinational Instance trans_m7_0.bit_counter_clear.b0_i_a3, fanout 32 segments 2
Replicating Combinational Instance trans_m7_0.load_head_shiftreg_0_sqmuxa_0_a3, fanout 40 segments 2
Replicating Combinational Instance cmd_decoder_0.state_iii_srsts_34_0_a3_1[0], fanout 36 segments 2
Replicating Combinational Instance cmd_decoder_0.rst_out_en_2_sqmuxa_0_a3_0_a2, fanout 37 segments 2
Replicating Combinational Instance cmd_decoder_0.sample_counter_1_sqmuxa_i_a2_0_a3, fanout 25 segments 2
Replicating Combinational Instance cmd_decoder_0.bit_counter_6_i_a2_0_0_0_a3[4], fanout 35 segments 2
Replicating Combinational Instance cmd_decoder_0.tst_state_1_sqmuxa_0_a2, fanout 37 segments 2
Replicating Combinational Instance cmd_decoder_0.bit_counter_2_sqmuxa_0_a2_0_a3, fanout 35 segments 2
Replicating Combinational Instance trans_m5m7_0.load_head_shiftreg_0_sqmuxa_0_a3, fanout 40 segments 2
Replicating Combinational Instance trans_m5m7_0.G_2_0_o3, fanout 63 segments 3
Replicating Combinational Instance trans_m5m7_0.bit_counter_clear.b0_i_a3, fanout 34 segments 2
Replicating Combinational Instance trans_m5m7_0.un1_load_head_shiftreg_1_sqmuxa_i_a3, fanout 32 segments 2
Replicating Combinational Instance trans_m7_0.G_2_0_o3, fanout 63 segments 3
Replicating Combinational Instance trans_m7_0.un1_m7_t_mc_reg103, fanout 32 segments 2
Replicating Combinational Instance trans_m5m7_0.un1_m5_t_mc_reg103, fanout 32 segments 2
Replicating Combinational Instance trans_m2_0.counter_1_sqmuxa_0_a2_0_a3, fanout 40 segments 2
Replicating Combinational Instance trans_m2_0.tst_clr_counter_0_0_0_a2_0, fanout 43 segments 2
Replicating Combinational Instance trans_m2_0.shift_reg_boo_2_sqmuxa_0_0, fanout 80 segments 4
Replicating Combinational Instance edib_ctrl_reg_0.edib_zone_en_i_a3, fanout 32 segments 2
Replicating Sequential Instance address_encoder_0.m7_send_en, fanout 39 segments 2
Buffering rdh_wrl_c_c, fanout 34 segments 2
Replicating Combinational Instance ADC_TOP_0.ads1278_0.dout18_i, fanout 28 segments 2
Replicating Sequential Instance ADC_TOP_0.initial_1_0.res_n, fanout 54 segments 3
Replicating Combinational Instance address_encoder_0.m2_send_i, fanout 48 segments 2
Replicating Combinational Instance cmd_decoder_0.N_753_i_0_o3_i_o2, fanout 39 segments 2
Replicating Sequential Instance cmd_decoder_0.state_iii[0], fanout 37 segments 2
Replicating Sequential Instance trans_m2_0.state[1], fanout 49 segments 3
Replicating Sequential Instance trans_m2_0.state[0], fanout 117 segments 5
Replicating Sequential Instance address_encoder_0.m5_send_en, fanout 38 segments 2
Buffering INBUF_0_Y, fanout 27 segments 2

Added 2 Buffers
Added 38 Cells via replication
	Added 11 Sequential Cells via replication
	Added 27 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 123MB peak: 125MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 121 clock pin(s) of sequential element(s)
9 gated/generated clock tree(s) driving 664 clock pin(s) of sequential element(s)
0 instances converted, 664 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------
@K:CKID0010       dsp_clk             port                   101        trans_m7_0.q7[15]              
@K:CKID0011       CLKA                port                   20         edib_mode2_clkgen_0.counter1[6]
=======================================================================================================
================================================================================================================== Gated/Generated Clocks ==================================================================================================================
Clock Tree ID     Driving Element                      Drive Element Type     Fanout     Sample Instance                      Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       trans_m2_0.state_RNIA3RR1[1]         NOR2A                  1          edib_ctrl_reg_0.m2_sendone_flag      Clock conversion disabled                                                                                                     
@K:CKID0002       edib_m5m7_clkgen_0.clk_m5m7          DFN1                   260        trans_m7_0.m7_t_no_shiftreg[31]      No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0003       edib_m2m5m7_clkgen_0.clk_m2_rcv      DFN1                   174        cmd_decoder_0.sample_counter[23]     No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0004       edib_mode2_clkgen_0.clk_send         DFN1                   138        trans_m2_0.shift_reg_boo[39]         No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0005       ADC_TOP_0.ads1278_0.cnt1_0[2]        DFN1P0                 48         ADC_TOP_0.ads1278_0.dout1[0]         No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0006       ADC_TOP_0.PLL_40M_0.Core             PLL                    39         ADC_TOP_0.initial_1_0.cnt[15]        Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0007       cmd_decoder_0.state_RNILOK6P[6]      NOR2A                  2          cmd_decoder_0.tst_state[0]           No clocks found on inputs                                                                                                     
@K:CKID0008       trans_m7_0.state_RNIGIIOC_2[0]       OR2A                   1          edib_ctrl_reg_0.m7_loadone_flag      No clocks found on inputs                                                                                                     
@K:CKID0009       trans_m5m7_0.state_RNI5PAG9_2[0]     OR2A                   1          edib_ctrl_reg_0.m5_loadone_flag      No clocks found on inputs                                                                                                     
============================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 120MB peak: 125MB)

Writing Analyst data base E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_02\synthesis\synwork\MAIN_TOP_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 121MB peak: 125MB)

Writing EDIF Netlist and constraint files
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 122MB peak: 125MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 121MB peak: 125MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net address_encoder_0.m2_send_en_RNIAOVG_0
1) instance m2_send_en_RNIAOVG (in view: work.address_encoder(netlist)), output net m2_send_en_RNIAOVG_0 (in view: work.address_encoder(netlist))
    net        address_encoder_0.m2_send_en_RNIAOVG_0
    input  pin address_encoder_0.m2_send_en_RNI3ULF/B
    instance   address_encoder_0.m2_send_en_RNI3ULF (cell OR2A)
    output pin address_encoder_0.m2_send_en_RNI3ULF/Y
    net        address_encoder_0.N_22_1_tz
    input  pin address_encoder_0.m2_send_en_RNIAOVG/A
    instance   address_encoder_0.m2_send_en_RNIAOVG (cell NOR3A)
    output pin address_encoder_0.m2_send_en_RNIAOVG/Y
    net        address_encoder_0.m2_send_en_RNIAOVG_0
End of loops
@W: MT420 |Found inferred clock MAIN_TOP|CLKA with period 1000.00ns. Please declare a user-defined clock on object "p:CLKA"
@W: MT420 |Found inferred clock MAIN_TOP|dsp_clk with period 1000.00ns. Please declare a user-defined clock on object "p:dsp_clk"
@W: MT420 |Found inferred clock edib_mode2_clkgen|clk_send_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:edib_mode2_clkgen_0.clk_send"
@W: MT420 |Found inferred clock edib_m5m7_clkgen|clk_m5m7_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:edib_m5m7_clkgen_0.clk_m5m7"
@W: MT420 |Found inferred clock edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:edib_m2m5m7_clkgen_0.clk_m2_rcv"
@W: MT420 |Found inferred clock PLL_40M|GLA_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:ADC_TOP_0.PLL_40M_0.GLA"
@W: MT420 |Found inferred clock ads1278|cnt1_inferred_clock[2] with period 1000.00ns. Please declare a user-defined clock on object "n:ADC_TOP_0.ads1278_0.cnt1[2]"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 02 13:59:03 2018
#


Top view:               MAIN_TOP
Library name:           PA3
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    1.0 MHz
Wire load mode:         top
Wire load model:        proasic3
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 491.048

                                                 Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                                   Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------
MAIN_TOP|CLKA                                    1.0 MHz       159.1 MHz     1000.000      6.284         993.716     inferred     Inferred_clkgroup_3
MAIN_TOP|dsp_clk                                 1.0 MHz       83.4 MHz      1000.000      11.991        494.004     inferred     Inferred_clkgroup_0
PLL_40M|GLA_inferred_clock                       1.0 MHz       66.5 MHz      1000.000      15.030        984.970     inferred     Inferred_clkgroup_6
ads1278|cnt1_inferred_clock[2]                   1.0 MHz       55.9 MHz      1000.000      17.904        491.048     inferred     Inferred_clkgroup_5
edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock     1.0 MHz       67.9 MHz      1000.000      14.736        985.264     inferred     Inferred_clkgroup_4
edib_m5m7_clkgen|clk_m5m7_inferred_clock         1.0 MHz       63.0 MHz      1000.000      15.862        984.138     inferred     Inferred_clkgroup_1
edib_mode2_clkgen|clk_send_inferred_clock        1.0 MHz       70.1 MHz      1000.000      14.274        985.726     inferred     Inferred_clkgroup_2
System                                           1.0 MHz       363.5 MHz     1000.000      2.751         997.249     system       system_clkgroup    
=====================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                      |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                        |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                        MAIN_TOP|dsp_clk                              |  No paths    -        |  1000.000    997.510  |  1000.000    997.249  |  No paths    -      
MAIN_TOP|dsp_clk                              MAIN_TOP|dsp_clk                              |  1000.000    992.930  |  No paths    -        |  500.000     496.197  |  500.000     494.004
MAIN_TOP|dsp_clk                              edib_m5m7_clkgen|clk_m5m7_inferred_clock      |  No paths    -        |  Diff grp    -        |  Diff grp    -        |  No paths    -      
MAIN_TOP|dsp_clk                              edib_mode2_clkgen|clk_send_inferred_clock     |  Diff grp    -        |  No paths    -        |  No paths    -        |  No paths    -      
MAIN_TOP|dsp_clk                              edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock  |  Diff grp    -        |  No paths    -        |  No paths    -        |  No paths    -      
edib_m5m7_clkgen|clk_m5m7_inferred_clock      edib_m5m7_clkgen|clk_m5m7_inferred_clock      |  No paths    -        |  1000.000    984.138  |  No paths    -        |  No paths    -      
edib_mode2_clkgen|clk_send_inferred_clock     edib_mode2_clkgen|clk_send_inferred_clock     |  1000.000    985.726  |  No paths    -        |  No paths    -        |  No paths    -      
MAIN_TOP|CLKA                                 MAIN_TOP|CLKA                                 |  1000.000    993.716  |  No paths    -        |  No paths    -        |  No paths    -      
edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock  System                                        |  1000.000    987.728  |  No paths    -        |  No paths    -        |  No paths    -      
edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock  MAIN_TOP|dsp_clk                              |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock  edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock  |  1000.000    985.264  |  No paths    -        |  No paths    -        |  No paths    -      
ads1278|cnt1_inferred_clock[2]                ads1278|cnt1_inferred_clock[2]                |  1000.000    998.304  |  1000.000    993.394  |  No paths    -        |  500.000     491.048
PLL_40M|GLA_inferred_clock                    ads1278|cnt1_inferred_clock[2]                |  Diff grp    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
PLL_40M|GLA_inferred_clock                    PLL_40M|GLA_inferred_clock                    |  1000.000    984.970  |  No paths    -        |  No paths    -        |  No paths    -      
==========================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: MAIN_TOP|CLKA
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                           Arrival            
Instance                            Reference         Type     Pin     Net             Time        Slack  
                                    Clock                                                                 
----------------------------------------------------------------------------------------------------------
edib_mode2_clkgen_0.counter1[0]     MAIN_TOP|CLKA     DFN1     Q       counter1[0]     0.737       993.716
edib_mode2_clkgen_0.counter1[1]     MAIN_TOP|CLKA     DFN1     Q       counter1[1]     0.737       993.717
edib_mode2_clkgen_0.counter1[2]     MAIN_TOP|CLKA     DFN1     Q       counter1[2]     0.737       993.778
edib_mode2_clkgen_0.counter1[3]     MAIN_TOP|CLKA     DFN1     Q       counter1[3]     0.737       993.995
edib_mode2_clkgen_0.counter1[4]     MAIN_TOP|CLKA     DFN1     Q       counter1[4]     0.737       994.135
edib_m5m7_clkgen_0.counter[0]       MAIN_TOP|CLKA     DFN1     Q       counter[0]      0.737       994.188
edib_m2m5m7_clkgen_0.counter[0]     MAIN_TOP|CLKA     DFN1     Q       counter[0]      0.737       994.562
edib_m5m7_clkgen_0.counter[1]       MAIN_TOP|CLKA     DFN1     Q       counter[1]      0.580       994.675
edib_m2m5m7_clkgen_0.counter[1]     MAIN_TOP|CLKA     DFN1     Q       counter[1]      0.737       994.759
edib_m2m5m7_clkgen_0.counter[2]     MAIN_TOP|CLKA     DFN1     Q       counter[2]      0.737       994.819
==========================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                              Required            
Instance                            Reference         Type     Pin     Net                Time         Slack  
                                    Clock                                                                     
--------------------------------------------------------------------------------------------------------------
edib_mode2_clkgen_0.counter1[6]     MAIN_TOP|CLKA     DFN1     D       counter1_3[6]      999.461      993.716
edib_mode2_clkgen_0.clk_send        MAIN_TOP|CLKA     DFN1     D       clk_send_RNO       999.461      993.792
edib_mode2_clkgen_0.counter1[3]     MAIN_TOP|CLKA     DFN1     D       counter1_3[3]      999.461      993.829
edib_m5m7_clkgen_0.clk_m5m7         MAIN_TOP|CLKA     DFN1     D       clk_m5m7_RNO       999.461      994.188
edib_mode2_clkgen_0.counter1[4]     MAIN_TOP|CLKA     DFN1     D       I_12_1             999.461      994.272
edib_mode2_clkgen_0.counter1[5]     MAIN_TOP|CLKA     DFN1     D       I_14_0             999.461      994.435
edib_m2m5m7_clkgen_0.clk_m2_rcv     MAIN_TOP|CLKA     DFN1     D       clk_m2_rcv_RNO     999.461      994.562
edib_m2m5m7_clkgen_0.counter[1]     MAIN_TOP|CLKA     DFN1     D       counter_3[1]       999.461      994.598
edib_m2m5m7_clkgen_0.counter[2]     MAIN_TOP|CLKA     DFN1     D       counter_3[2]       999.461      994.598
edib_m2m5m7_clkgen_0.counter[4]     MAIN_TOP|CLKA     DFN1     D       I_12_0             999.461      994.757
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.461

    - Propagation time:                      5.745
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 993.716

    Number of logic level(s):                4
    Starting point:                          edib_mode2_clkgen_0.counter1[0] / Q
    Ending point:                            edib_mode2_clkgen_0.counter1[6] / D
    The start point is clocked by            MAIN_TOP|CLKA [rising] on pin CLK
    The end   point is clocked by            MAIN_TOP|CLKA [rising] on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                      Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
edib_mode2_clkgen_0.counter1[0]           DFN1      Q        Out     0.737     0.737       -         
counter1[0]                               Net       -        -       1.423     -           6         
edib_mode2_clkgen_0.un5_counter1.I_10     AND3      A        In      -         2.160       -         
edib_mode2_clkgen_0.un5_counter1.I_10     AND3      Y        Out     0.464     2.624       -         
DWACT_FINC_E[0]                           Net       -        -       0.806     -           3         
edib_mode2_clkgen_0.un5_counter1.I_16     AND3      A        In      -         3.431       -         
edib_mode2_clkgen_0.un5_counter1.I_16     AND3      Y        Out     0.464     3.895       -         
N_2                                       Net       -        -       0.322     -           1         
edib_mode2_clkgen_0.un5_counter1.I_17     XOR2      A        In      -         4.216       -         
edib_mode2_clkgen_0.un5_counter1.I_17     XOR2      Y        Out     0.488     4.705       -         
I_17_0                                    Net       -        -       0.322     -           1         
edib_mode2_clkgen_0.counter1_RNO[6]       AOI1B     C        In      -         5.026       -         
edib_mode2_clkgen_0.counter1_RNO[6]       AOI1B     Y        Out     0.398     5.424       -         
counter1_3[6]                             Net       -        -       0.322     -           1         
edib_mode2_clkgen_0.counter1[6]           DFN1      D        In      -         5.745       -         
=====================================================================================================
Total path delay (propagation time + setup) of 6.284 is 3.090(49.2%) logic and 3.194(50.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MAIN_TOP|dsp_clk
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                     Arrival            
Instance                              Reference            Type         Pin     Net                                Time        Slack  
                                      Clock                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------
edib_ctrl_reg_0.m7_loadone_reg[0]     MAIN_TOP|dsp_clk     DFN0P0       Q       m7_loadone_reg[0]                  0.653       494.004
edib_ctrl_reg_0.m5_loadone_reg[0]     MAIN_TOP|dsp_clk     DFN0P0       Q       m5_loadone_reg[0]                  0.653       494.011
edib_ctrl_reg_0.m2_sendone_reg[0]     MAIN_TOP|dsp_clk     DFN0P0       Q       m2_sendone_reg[0]                  0.653       494.088
address_encoder_0.m7_send_en_0        MAIN_TOP|dsp_clk     DFN1E0C0     Q       m7_send_en_TEST_c_0                0.737       496.197
address_encoder_0.m5_send_en_0        MAIN_TOP|dsp_clk     DFN1E0C0     Q       address_encoder_0_m5_send_en_0     0.737       496.243
edib_ctrl_reg_0.rcv_reg[0]            MAIN_TOP|dsp_clk     DFN0E1C0     Q       rcv_reg[0]                         0.527       497.392
edib_ctrl_reg_0.rcv_reg[1]            MAIN_TOP|dsp_clk     DFN0E1C0     Q       rcv_reg[1]                         0.527       497.392
edib_ctrl_reg_0.rcv_reg[2]            MAIN_TOP|dsp_clk     DFN0E1C0     Q       rcv_reg[2]                         0.527       497.392
edib_ctrl_reg_0.rcv_reg[3]            MAIN_TOP|dsp_clk     DFN0E1C0     Q       rcv_reg[3]                         0.527       497.392
edib_ctrl_reg_0.rcv_reg[4]            MAIN_TOP|dsp_clk     DFN0E1C0     Q       rcv_reg[4]                         0.527       497.392
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                            Required            
Instance                          Reference            Type         Pin     Net       Time         Slack  
                                  Clock                                                                   
----------------------------------------------------------------------------------------------------------
edib_ctrl_reg_0.databuffer[0]     MAIN_TOP|dsp_clk     DFN1E0C0     D       N_53      499.426      494.004
edib_ctrl_reg_0.databuffer[1]     MAIN_TOP|dsp_clk     DFN1E0C0     D       N_51      499.426      494.004
edib_ctrl_reg_0.databuffer[2]     MAIN_TOP|dsp_clk     DFN1E0C0     D       N_49      499.426      494.004
edib_ctrl_reg_0.databuffer[3]     MAIN_TOP|dsp_clk     DFN1E0C0     D       N_47      499.426      494.004
edib_ctrl_reg_0.databuffer[4]     MAIN_TOP|dsp_clk     DFN1E0C0     D       N_45      499.426      494.004
edib_ctrl_reg_0.databuffer[5]     MAIN_TOP|dsp_clk     DFN1E0C0     D       N_43      499.426      494.004
edib_ctrl_reg_0.databuffer[6]     MAIN_TOP|dsp_clk     DFN1E0C0     D       N_41      499.426      494.004
edib_ctrl_reg_0.databuffer[7]     MAIN_TOP|dsp_clk     DFN1E0C0     D       N_39      499.426      494.004
edib_ctrl_reg_0.databuffer[8]     MAIN_TOP|dsp_clk     DFN1E0C0     D       N_37      499.426      494.004
edib_ctrl_reg_0.databuffer[9]     MAIN_TOP|dsp_clk     DFN1E0C0     D       N_136     499.426      494.004
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      500.000
    - Setup time:                            0.574
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         499.426

    - Propagation time:                      5.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 494.004

    Number of logic level(s):                3
    Starting point:                          edib_ctrl_reg_0.m7_loadone_reg[0] / Q
    Ending point:                            edib_ctrl_reg_0.databuffer[0] / D
    The start point is clocked by            MAIN_TOP|dsp_clk [falling] on pin CLK
    The end   point is clocked by            MAIN_TOP|dsp_clk [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
edib_ctrl_reg_0.m7_loadone_reg[0]              DFN0P0       Q        Out     0.653     0.653       -         
m7_loadone_reg[0]                              Net          -        -       0.322     -           1         
edib_ctrl_reg_0.m7_loadone_reg_RNI0B3K[0]      MX2C         A        In      -         0.975       -         
edib_ctrl_reg_0.m7_loadone_reg_RNI0B3K[0]      MX2C         Y        Out     0.579     1.554       -         
N_55                                           Net          -        -       0.322     -           1         
edib_ctrl_reg_0.m7_loadone_reg_RNIHNAB1[0]     AO1          B        In      -         1.875       -         
edib_ctrl_reg_0.m7_loadone_reg_RNIHNAB1[0]     AO1          Y        Out     0.567     2.442       -         
N_56                                           Net          -        -       2.172     -           16        
edib_ctrl_reg_0.databuffer_RNO[0]              OA1C         C        In      -         4.614       -         
edib_ctrl_reg_0.databuffer_RNO[0]              OA1C         Y        Out     0.487     5.101       -         
N_53                                           Net          -        -       0.322     -           1         
edib_ctrl_reg_0.databuffer[0]                  DFN1E0C0     D        In      -         5.422       -         
=============================================================================================================
Total path delay (propagation time + setup) of 5.996 is 2.859(47.7%) logic and 3.137(52.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PLL_40M|GLA_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                          Arrival            
Instance                         Reference                      Type       Pin     Net             Time        Slack  
                                 Clock                                                                                
----------------------------------------------------------------------------------------------------------------------
ADC_TOP_0.ads1278_0.cnt2[0]      PLL_40M|GLA_inferred_clock     DFN1P0     Q       cnt2_i_0[0]     0.737       984.970
ADC_TOP_0.ads1278_0.cnt2[1]      PLL_40M|GLA_inferred_clock     DFN1P0     Q       cnt2_i_0[1]     0.737       985.487
ADC_TOP_0.ads1278_0.cnt2[2]      PLL_40M|GLA_inferred_clock     DFN1P0     Q       cnt2_i_0[2]     0.737       985.876
ADC_TOP_0.ads1278_0.cnt2[3]      PLL_40M|GLA_inferred_clock     DFN1C0     Q       cnt2[3]         0.580       986.615
ADC_TOP_0.ads1278_0.cnt2[4]      PLL_40M|GLA_inferred_clock     DFN1C0     Q       cnt2[4]         0.580       989.274
ADC_TOP_0.ads1278_0.cnt2[6]      PLL_40M|GLA_inferred_clock     DFN1C0     Q       cnt2[6]         0.580       989.993
ADC_TOP_0.ads1278_0.cnt2[7]      PLL_40M|GLA_inferred_clock     DFN1C0     Q       cnt2[7]         0.580       990.117
ADC_TOP_0.ads1278_0.cnt2[5]      PLL_40M|GLA_inferred_clock     DFN1C0     Q       cnt2[5]         0.580       990.306
ADC_TOP_0.initial_1_0.cnt[2]     PLL_40M|GLA_inferred_clock     DFN1       Q       cnt[2]          0.737       991.076
ADC_TOP_0.initial_1_0.cnt[1]     PLL_40M|GLA_inferred_clock     DFN1       Q       cnt[1]          0.737       991.111
======================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                            Required            
Instance                         Reference                      Type         Pin     Net             Time         Slack  
                                 Clock                                                                                   
-------------------------------------------------------------------------------------------------------------------------
ADC_TOP_0.ads1278_0.cnt2[13]     PLL_40M|GLA_inferred_clock     DFN1C0       D       cnt2_n13        999.461      984.970
ADC_TOP_0.ads1278_0.cnt2[12]     PLL_40M|GLA_inferred_clock     DFN1E0C0     E       N_79            999.392      986.672
ADC_TOP_0.ads1278_0.cnt2[10]     PLL_40M|GLA_inferred_clock     DFN1C0       D       cnt2_n10        999.461      987.544
ADC_TOP_0.ads1278_0.cnt2[11]     PLL_40M|GLA_inferred_clock     DFN1E0C0     E       N_72            999.392      987.704
ADC_TOP_0.ads1278_0.cnt2[9]      PLL_40M|GLA_inferred_clock     DFN1C0       D       cnt2_n9         999.461      987.901
ADC_TOP_0.ads1278_0.cnt2[8]      PLL_40M|GLA_inferred_clock     DFN1C0       D       cnt2_RNO[8]     999.461      988.681
ADC_TOP_0.ads1278_0.cnt2[7]      PLL_40M|GLA_inferred_clock     DFN1C0       D       cnt2_RNO[7]     999.427      990.047
ADC_TOP_0.ads1278_0.cnt2[6]      PLL_40M|GLA_inferred_clock     DFN1C0       D       cnt2_RNO[6]     999.461      990.137
ADC_TOP_0.ads1278_0.cnt2[4]      PLL_40M|GLA_inferred_clock     DFN1C0       D       cnt2_RNO[4]     999.427      990.393
ADC_TOP_0.ads1278_0.fsync        PLL_40M|GLA_inferred_clock     DFN1E1C0     E       un1_cnt2_4      999.566      990.611
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.461

    - Propagation time:                      14.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 984.970

    Number of logic level(s):                10
    Starting point:                          ADC_TOP_0.ads1278_0.cnt2[0] / Q
    Ending point:                            ADC_TOP_0.ads1278_0.cnt2[13] / D
    The start point is clocked by            PLL_40M|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            PLL_40M|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ADC_TOP_0.ads1278_0.cnt2[0]                DFN1P0     Q        Out     0.737     0.737       -         
cnt2_i_0[0]                                Net        -        -       1.184     -           4         
ADC_TOP_0.ads1278_0.cnt2_RNIR4HN[1]        OR2        B        In      -         1.921       -         
ADC_TOP_0.ads1278_0.cnt2_RNIR4HN[1]        OR2        Y        Out     0.646     2.567       -         
cnt214_1                                   Net        -        -       1.184     -           4         
ADC_TOP_0.ads1278_0.cnt2_RNIQD2F1_0[3]     OR2        B        In      -         3.751       -         
ADC_TOP_0.ads1278_0.cnt2_RNIQD2F1_0[3]     OR2        Y        Out     0.646     4.397       -         
cnt214_8                                   Net        -        -       1.184     -           4         
ADC_TOP_0.ads1278_0.cnt2_RNIR3RQ1[4]       OR2A       B        In      -         5.581       -         
ADC_TOP_0.ads1278_0.cnt2_RNIR3RQ1[4]       OR2A       Y        Out     0.646     6.227       -         
N_61                                       Net        -        -       0.386     -           2         
ADC_TOP_0.ads1278_0.cnt2_RNITQJ62[5]       OR2A       B        In      -         6.613       -         
ADC_TOP_0.ads1278_0.cnt2_RNITQJ62[5]       OR2A       Y        Out     0.646     7.260       -         
N_62                                       Net        -        -       0.806     -           3         
ADC_TOP_0.ads1278_0.cnt2_RNI4C5U2[5]       OR2        B        In      -         8.066       -         
ADC_TOP_0.ads1278_0.cnt2_RNI4C5U2[5]       OR2        Y        Out     0.646     8.712       -         
N_64                                       Net        -        -       0.806     -           3         
ADC_TOP_0.ads1278_0.cnt2_RNIF1NL3[8]       OR3B       C        In      -         9.519       -         
ADC_TOP_0.ads1278_0.cnt2_RNIF1NL3[8]       OR3B       Y        Out     0.751     10.270      -         
N_66                                       Net        -        -       0.386     -           2         
ADC_TOP_0.ads1278_0.cnt2_RNIT61Q3[10]      OR2A       B        In      -         10.655      -         
ADC_TOP_0.ads1278_0.cnt2_RNIT61Q3[10]      OR2A       Y        Out     0.646     11.302      -         
N_72                                       Net        -        -       0.386     -           2         
ADC_TOP_0.ads1278_0.cnt2_RNICDBU3[11]      OR2A       B        In      -         11.688      -         
ADC_TOP_0.ads1278_0.cnt2_RNICDBU3[11]      OR2A       Y        Out     0.646     12.334      -         
N_79                                       Net        -        -       0.386     -           2         
ADC_TOP_0.ads1278_0.cnt2_RNO_0[13]         OR2A       B        In      -         12.720      -         
ADC_TOP_0.ads1278_0.cnt2_RNO_0[13]         OR2A       Y        Out     0.646     13.367      -         
N_85                                       Net        -        -       0.322     -           1         
ADC_TOP_0.ads1278_0.cnt2_RNO[13]           AXOI2      B        In      -         13.688      -         
ADC_TOP_0.ads1278_0.cnt2_RNO[13]           AXOI2      Y        Out     0.481     14.169      -         
cnt2_n13                                   Net        -        -       0.322     -           1         
ADC_TOP_0.ads1278_0.cnt2[13]               DFN1C0     D        In      -         14.491      -         
=======================================================================================================
Total path delay (propagation time + setup) of 15.030 is 7.680(51.1%) logic and 7.350(48.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ads1278|cnt1_inferred_clock[2]
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                 Arrival            
Instance                          Reference                          Type         Pin     Net              Time        Slack  
                                  Clock                                                                                       
------------------------------------------------------------------------------------------------------------------------------
ADC_TOP_0.ads1278_0.cnt3[0]       ads1278|cnt1_inferred_clock[2]     DFN0C0       Q       cnt3[0]          0.653       491.048
ADC_TOP_0.ads1278_0.cnt3[2]       ads1278|cnt1_inferred_clock[2]     DFN0C0       Q       cnt3[2]          0.653       491.163
ADC_TOP_0.ads1278_0.cnt3[1]       ads1278|cnt1_inferred_clock[2]     DFN0C0       Q       cnt3[1]          0.653       491.199
ADC_TOP_0.ads1278_0.cnt3[4]       ads1278|cnt1_inferred_clock[2]     DFN0C0       Q       cnt3[4]          0.653       492.353
ADC_TOP_0.ads1278_0.cnt3[3]       ads1278|cnt1_inferred_clock[2]     DFN0C0       Q       cnt3[3]          0.653       492.433
ADC_TOP_0.ads1278_0.dout2[0]      ads1278|cnt1_inferred_clock[2]     DFN1E0C0     Q       dout2_buff_c     0.737       998.304
ADC_TOP_0.ads1278_0.dout2[8]      ads1278|cnt1_inferred_clock[2]     DFN1E0C0     Q       dout2[8]         0.737       998.304
ADC_TOP_0.ads1278_0.dout2[9]      ads1278|cnt1_inferred_clock[2]     DFN1E0C0     Q       dout2[9]         0.737       998.304
ADC_TOP_0.ads1278_0.dout2[10]     ads1278|cnt1_inferred_clock[2]     DFN1E0C0     Q       dout2[10]        0.737       998.304
ADC_TOP_0.ads1278_0.dout2[11]     ads1278|cnt1_inferred_clock[2]     DFN1E0C0     Q       dout2[11]        0.737       998.304
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                                    Required            
Instance                            Reference                          Type       Pin     Net                   Time         Slack  
                                    Clock                                                                                           
------------------------------------------------------------------------------------------------------------------------------------
ADC_TOP_0.ads1278_0.data2_16[0]     ads1278|cnt1_inferred_clock[2]     DFN1E1     E       data1_16_0_sqmuxa     499.392      491.048
ADC_TOP_0.ads1278_0.data2_16[1]     ads1278|cnt1_inferred_clock[2]     DFN1E1     E       data1_16_0_sqmuxa     499.392      491.048
ADC_TOP_0.ads1278_0.data2_16[2]     ads1278|cnt1_inferred_clock[2]     DFN1E1     E       data1_16_0_sqmuxa     499.392      491.048
ADC_TOP_0.ads1278_0.data2_16[3]     ads1278|cnt1_inferred_clock[2]     DFN1E1     E       data1_16_0_sqmuxa     499.392      491.048
ADC_TOP_0.ads1278_0.data2_16[4]     ads1278|cnt1_inferred_clock[2]     DFN1E1     E       data1_16_0_sqmuxa     499.392      491.048
ADC_TOP_0.ads1278_0.data2_16[5]     ads1278|cnt1_inferred_clock[2]     DFN1E1     E       data1_16_0_sqmuxa     499.392      491.048
ADC_TOP_0.ads1278_0.data2_16[6]     ads1278|cnt1_inferred_clock[2]     DFN1E1     E       data1_16_0_sqmuxa     499.392      491.048
ADC_TOP_0.ads1278_0.data2_16[7]     ads1278|cnt1_inferred_clock[2]     DFN1E1     E       data1_16_0_sqmuxa     499.392      491.048
ADC_TOP_0.ads1278_0.data2_16[8]     ads1278|cnt1_inferred_clock[2]     DFN1E1     E       data1_16_0_sqmuxa     499.392      491.048
ADC_TOP_0.ads1278_0.data2_16[9]     ads1278|cnt1_inferred_clock[2]     DFN1E1     E       data1_16_0_sqmuxa     499.392      491.048
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      500.000
    - Setup time:                            0.608
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         499.392

    - Propagation time:                      8.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     491.048

    Number of logic level(s):                3
    Starting point:                          ADC_TOP_0.ads1278_0.cnt3[0] / Q
    Ending point:                            ADC_TOP_0.ads1278_0.data2_16[0] / E
    The start point is clocked by            ads1278|cnt1_inferred_clock[2] [falling] on pin CLK
    The end   point is clocked by            ads1278|cnt1_inferred_clock[2] [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
ADC_TOP_0.ads1278_0.cnt3[0]                DFN0C0     Q        Out     0.653     0.653       -         
cnt3[0]                                    Net        -        -       1.184     -           4         
ADC_TOP_0.ads1278_0.cnt3_RNIT1J61[1]       OR3        A        In      -         1.837       -         
ADC_TOP_0.ads1278_0.cnt3_RNIT1J61[1]       OR3        Y        Out     0.488     2.325       -         
N_83                                       Net        -        -       0.386     -           2         
ADC_TOP_0.ads1278_0.cnt3_RNI0JA02_0[4]     ZOR3       C        In      -         2.711       -         
ADC_TOP_0.ads1278_0.cnt3_RNI0JA02_0[4]     ZOR3       Y        Out     0.992     3.703       -         
N_55                                       Net        -        -       2.082     -           14        
ADC_TOP_0.ads1278_0.cnt3_RNI56C92[4]       NOR2A      B        In      -         5.785       -         
ADC_TOP_0.ads1278_0.cnt3_RNI56C92[4]       NOR2A      Y        Out     0.386     6.171       -         
data1_16_0_sqmuxa                          Net        -        -       2.172     -           16        
ADC_TOP_0.ads1278_0.data2_16[0]            DFN1E1     E        In      -         8.344       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.952 is 3.128(34.9%) logic and 5.824(65.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                                     Arrival            
Instance                             Reference                                        Type         Pin     Net                    Time        Slack  
                                     Clock                                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------
cmd_decoder_0.sample_counter[7]      edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock     DFN1E1C0     Q       sample_counter[7]      0.737       985.264
cmd_decoder_0.sample_counter[8]      edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock     DFN1E1C0     Q       sample_counter[8]      0.737       985.301
cmd_decoder_0.sample_counter[14]     edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock     DFN1E1C0     Q       sample_counter[14]     0.737       985.410
cmd_decoder_0.sample_counter[16]     edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock     DFN1E1C0     Q       sample_counter[16]     0.737       985.412
cmd_decoder_0.sample_counter[12]     edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock     DFN1E1C0     Q       sample_counter[12]     0.737       985.509
cmd_decoder_0.sample_counter[22]     edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock     DFN1E1C0     Q       sample_counter[22]     0.737       985.511
cmd_decoder_0.sample_counter[10]     edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock     DFN1E1C0     Q       sample_counter[10]     0.737       985.527
cmd_decoder_0.sample_counter[13]     edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock     DFN1E1C0     Q       sample_counter[13]     0.737       985.549
cmd_decoder_0.sample_counter[15]     edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock     DFN1E1C0     Q       sample_counter[15]     0.737       985.551
cmd_decoder_0.sample_counter[11]     edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock     DFN1E1C0     Q       sample_counter[11]     0.737       985.648
=====================================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                                         Required            
Instance                          Reference                                        Type         Pin     Net                        Time         Slack  
                                  Clock                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
cmd_decoder_0.bit_counter[4]      edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock     DFN1E0C0     D       N_31                       999.461      985.264
cmd_decoder_0.rcv_shftreg[10]     edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock     DFN1E0C0     E       rcv_shftreg_1_sqmuxa_0     999.392      985.950
cmd_decoder_0.rcv_shftreg[11]     edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock     DFN1E0C0     E       rcv_shftreg_1_sqmuxa_0     999.392      985.950
cmd_decoder_0.rcv_shftreg[12]     edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock     DFN1E0C0     E       rcv_shftreg_1_sqmuxa_0     999.392      985.950
cmd_decoder_0.rcv_shftreg[13]     edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock     DFN1E0C0     E       rcv_shftreg_1_sqmuxa_0     999.392      985.950
cmd_decoder_0.rcv_shftreg[14]     edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock     DFN1E0C0     E       rcv_shftreg_1_sqmuxa_0     999.392      985.950
cmd_decoder_0.rcv_shftreg[15]     edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock     DFN1E0C0     E       rcv_shftreg_1_sqmuxa_0     999.392      985.950
cmd_decoder_0.rcv_shftreg[16]     edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock     DFN1E0C0     E       rcv_shftreg_1_sqmuxa_0     999.392      985.950
cmd_decoder_0.rcv_shftreg[17]     edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock     DFN1E0C0     E       rcv_shftreg_1_sqmuxa_0     999.392      985.950
cmd_decoder_0.rcv_shftreg[18]     edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock     DFN1E0C0     E       rcv_shftreg_1_sqmuxa_0     999.392      985.950
=======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.461

    - Propagation time:                      14.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 985.264

    Number of logic level(s):                8
    Starting point:                          cmd_decoder_0.sample_counter[7] / Q
    Ending point:                            cmd_decoder_0.bit_counter[4] / D
    The start point is clocked by            edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock [rising] on pin CLK
    The end   point is clocked by            edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
cmd_decoder_0.sample_counter[7]               DFN1E1C0     Q        Out     0.737     0.737       -         
sample_counter[7]                             Net          -        -       0.386     -           2         
cmd_decoder_0.sample_counter_RNIDPPN[7]       NOR3         C        In      -         1.123       -         
cmd_decoder_0.sample_counter_RNIDPPN[7]       NOR3         Y        Out     0.751     1.873       -         
state_ns_i_a2_i_a3_3_0_a2_3[2]                Net          -        -       0.322     -           1         
cmd_decoder_0.sample_counter_RNINVUC2[7]      NOR3C        C        In      -         2.195       -         
cmd_decoder_0.sample_counter_RNINVUC2[7]      NOR3C        Y        Out     0.666     2.861       -         
N_1336                                        Net          -        -       0.386     -           2         
cmd_decoder_0.sample_counter_RNI05DN5[17]     NOR3C        C        In      -         3.246       -         
cmd_decoder_0.sample_counter_RNI05DN5[17]     NOR3C        Y        Out     0.666     3.912       -         
headshift_3_0_a2_0_a2_0_0                     Net          -        -       0.386     -           2         
cmd_decoder_0.sample_counter_RNIQROE7[9]      NOR3C        B        In      -         4.298       -         
cmd_decoder_0.sample_counter_RNIQROE7[9]      NOR3C        Y        Out     0.624     4.922       -         
headshift_3                                   Net          -        -       1.279     -           5         
cmd_decoder_0.state_RNI4HR48[9]               NOR2B        A        In      -         6.201       -         
cmd_decoder_0.state_RNI4HR48[9]               NOR2B        Y        Out     0.488     6.689       -         
N_1346                                        Net          -        -       1.279     -           5         
cmd_decoder_0.state_RNIMCO2N_1[9]             NOR2A        A        In      -         7.968       -         
cmd_decoder_0.state_RNIMCO2N_1[9]             NOR2A        Y        Out     0.516     8.485       -         
tst_state_1_sqmuxa                            Net          -        -       2.263     -           18        
cmd_decoder_0.headreg_RNI4C1HS[4]             NOR2A        B        In      -         10.747      -         
cmd_decoder_0.headreg_RNI4C1HS[4]             NOR2A        Y        Out     0.386     11.133      -         
rcv_shftreg_1_sqmuxa                          Net          -        -       2.218     -           17        
cmd_decoder_0.bit_counter_RNO[4]              OA1C         C        In      -         13.351      -         
cmd_decoder_0.bit_counter_RNO[4]              OA1C         Y        Out     0.525     13.876      -         
N_31                                          Net          -        -       0.322     -           1         
cmd_decoder_0.bit_counter[4]                  DFN1E0C0     D        In      -         14.197      -         
============================================================================================================
Total path delay (propagation time + setup) of 14.736 is 5.896(40.0%) logic and 8.839(60.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: edib_m5m7_clkgen|clk_m5m7_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                            Arrival            
Instance                       Reference                                    Type         Pin     Net               Time        Slack  
                               Clock                                                                                                  
--------------------------------------------------------------------------------------------------------------------------------------
trans_m5m7_0.bit_count[16]     edib_m5m7_clkgen|clk_m5m7_inferred_clock     DFN0E0C0     Q       bit_count[16]     0.653       984.138
trans_m5m7_0.bit_count[13]     edib_m5m7_clkgen|clk_m5m7_inferred_clock     DFN0E0C0     Q       bit_count[13]     0.653       984.277
trans_m5m7_0.bit_count[30]     edib_m5m7_clkgen|clk_m5m7_inferred_clock     DFN0E0C0     Q       bit_count[30]     0.653       984.467
trans_m5m7_0.bit_count[29]     edib_m5m7_clkgen|clk_m5m7_inferred_clock     DFN0E0C0     Q       bit_count[29]     0.653       984.606
trans_m5m7_0.bit_count[12]     edib_m5m7_clkgen|clk_m5m7_inferred_clock     DFN0E0C0     Q       bit_count[12]     0.653       985.054
trans_m5m7_0.bit_count[9]      edib_m5m7_clkgen|clk_m5m7_inferred_clock     DFN0E0C0     Q       bit_count[9]      0.653       985.165
trans_m5m7_0.bit_count[3]      edib_m5m7_clkgen|clk_m5m7_inferred_clock     DFN0E0C0     Q       bit_count[3]      0.653       985.167
trans_m5m7_0.bit_count[11]     edib_m5m7_clkgen|clk_m5m7_inferred_clock     DFN0E0C0     Q       bit_count[11]     0.653       985.264
trans_m5m7_0.bit_count[7]      edib_m5m7_clkgen|clk_m5m7_inferred_clock     DFN0E0C0     Q       bit_count[7]      0.653       985.266
trans_m5m7_0.bit_count[14]     edib_m5m7_clkgen|clk_m5m7_inferred_clock     DFN0E0C0     Q       bit_count[14]     0.653       985.282
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                                   Required            
Instance                              Reference                                    Type       Pin     Net                        Time         Slack  
                                      Clock                                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------
trans_m5m7_0.m5_t_mc_shiftreg[0]      edib_m5m7_clkgen|clk_m5m7_inferred_clock     DFN0C0     D       m5_t_mc_shiftreg_7[0]      999.288      984.138
trans_m5m7_0.m5_t_mc_shiftreg[1]      edib_m5m7_clkgen|clk_m5m7_inferred_clock     DFN0C0     D       m5_t_mc_shiftreg_7[1]      999.288      984.305
trans_m5m7_0.m5_t_mc_shiftreg[2]      edib_m5m7_clkgen|clk_m5m7_inferred_clock     DFN0C0     D       m5_t_mc_shiftreg_7[2]      999.288      984.305
trans_m5m7_0.m5_t_mc_shiftreg[7]      edib_m5m7_clkgen|clk_m5m7_inferred_clock     DFN0C0     D       m5_t_mc_shiftreg_7[7]      999.288      984.305
trans_m5m7_0.m5_t_mc_shiftreg[9]      edib_m5m7_clkgen|clk_m5m7_inferred_clock     DFN0C0     D       m5_t_mc_shiftreg_7[9]      999.288      984.305
trans_m5m7_0.m5_t_mc_shiftreg[11]     edib_m5m7_clkgen|clk_m5m7_inferred_clock     DFN0C0     D       m5_t_mc_shiftreg_7[11]     999.288      984.305
trans_m5m7_0.m5_t_mc_shiftreg[13]     edib_m5m7_clkgen|clk_m5m7_inferred_clock     DFN0C0     D       m5_t_mc_shiftreg_7[13]     999.288      984.305
trans_m5m7_0.m5_t_mc_shiftreg[15]     edib_m5m7_clkgen|clk_m5m7_inferred_clock     DFN0C0     D       m5_t_mc_shiftreg_7[15]     999.288      984.305
trans_m5m7_0.m5_t_mc_shiftreg[17]     edib_m5m7_clkgen|clk_m5m7_inferred_clock     DFN0C0     D       m5_t_mc_shiftreg_7[17]     999.288      984.305
trans_m5m7_0.m5_t_mc_shiftreg[19]     edib_m5m7_clkgen|clk_m5m7_inferred_clock     DFN0C0     D       m5_t_mc_shiftreg_7[19]     999.288      984.305
=====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.712
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.288

    - Propagation time:                      15.150
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 984.138

    Number of logic level(s):                9
    Starting point:                          trans_m5m7_0.bit_count[16] / Q
    Ending point:                            trans_m5m7_0.m5_t_mc_shiftreg[0] / D
    The start point is clocked by            edib_m5m7_clkgen|clk_m5m7_inferred_clock [falling] on pin CLK
    The end   point is clocked by            edib_m5m7_clkgen|clk_m5m7_inferred_clock [falling] on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
trans_m5m7_0.bit_count[16]                 DFN0E0C0     Q        Out     0.653     0.653       -         
bit_count[16]                              Net          -        -       0.806     -           3         
trans_m5m7_0.bit_count_RNIT1FN[13]         NOR2         B        In      -         1.460       -         
trans_m5m7_0.bit_count_RNIT1FN[13]         NOR2         Y        Out     0.646     2.106       -         
un1_bit_count_2_8                          Net          -        -       0.322     -           1         
trans_m5m7_0.bit_count_RNIN0UE1[12]        NOR3A        A        In      -         2.428       -         
trans_m5m7_0.bit_count_RNIN0UE1[12]        NOR3A        Y        Out     0.664     3.092       -         
un1_bit_count_2_13                         Net          -        -       0.322     -           1         
trans_m5m7_0.bit_count_RNIF5382[8]         NOR3C        C        In      -         3.413       -         
trans_m5m7_0.bit_count_RNIF5382[8]         NOR3C        Y        Out     0.666     4.079       -         
un1_bit_count_2_16                         Net          -        -       0.322     -           1         
trans_m5m7_0.bit_count_RNIJ8RE2[0]         NOR3C        C        In      -         4.400       -         
trans_m5m7_0.bit_count_RNIJ8RE2[0]         NOR3C        Y        Out     0.666     5.066       -         
un1_bit_count_2_18                         Net          -        -       0.322     -           1         
trans_m5m7_0.bit_count_RNICN2B8[0]         NOR2B        A        In      -         5.387       -         
trans_m5m7_0.bit_count_RNICN2B8[0]         NOR2B        Y        Out     0.488     5.876       -         
un1_bit_count_2                            Net          -        -       1.639     -           8         
trans_m5m7_0.state_RNIUM6V8[0]             OR2A         A        In      -         7.515       -         
trans_m5m7_0.state_RNIUM6V8[0]             OR2A         Y        Out     0.537     8.052       -         
N_522                                      Net          -        -       1.279     -           5         
trans_m5m7_0.state_RNI5PAG9_2[0]           OR2A         B        In      -         9.331       -         
trans_m5m7_0.state_RNI5PAG9_2[0]           OR2A         Y        Out     0.646     9.977       -         
N_332                                      Net          -        -       3.314     -           59        
trans_m5m7_0.m5_t_mc_shiftreg_RNO_0[0]     NOR2         B        In      -         13.292      -         
trans_m5m7_0.m5_t_mc_shiftreg_RNO_0[0]     NOR2         Y        Out     0.646     13.938      -         
N_221                                      Net          -        -       0.322     -           1         
trans_m5m7_0.m5_t_mc_shiftreg_RNO[0]       MX2          A        In      -         14.260      -         
trans_m5m7_0.m5_t_mc_shiftreg_RNO[0]       MX2          Y        Out     0.568     14.828      -         
m5_t_mc_shiftreg_7[0]                      Net          -        -       0.322     -           1         
trans_m5m7_0.m5_t_mc_shiftreg[0]           DFN0C0       D        In      -         15.150      -         
=========================================================================================================
Total path delay (propagation time + setup) of 15.862 is 6.894(43.5%) logic and 8.968(56.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: edib_mode2_clkgen|clk_send_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                                        Arrival            
Instance                                       Reference                                     Type         Pin     Net                          Time        Slack  
                                               Clock                                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------------------------------
address_encoder_0.state[0]                     edib_mode2_clkgen|clk_send_inferred_clock     DFN1C0       Q       state[0]                     0.737       985.726
address_encoder_0.m2start_pulse_counter[7]     edib_mode2_clkgen|clk_send_inferred_clock     DFN1E0C0     Q       m2start_pulse_counter[7]     0.737       986.653
address_encoder_0.m2start_pulse_counter[8]     edib_mode2_clkgen|clk_send_inferred_clock     DFN1E0C0     Q       m2start_pulse_counter[8]     0.737       986.790
address_encoder_0.m2start_pulse_counter[3]     edib_mode2_clkgen|clk_send_inferred_clock     DFN1E0C0     Q       m2start_pulse_counter[3]     0.737       986.821
address_encoder_0.m2start_pulse_counter[2]     edib_mode2_clkgen|clk_send_inferred_clock     DFN1E0C0     Q       m2start_pulse_counter[2]     0.737       986.880
address_encoder_0.m2start_pulse_counter[4]     edib_mode2_clkgen|clk_send_inferred_clock     DFN1E0C0     Q       m2start_pulse_counter[4]     0.737       986.960
address_encoder_0.m2start_pulse_counter[6]     edib_mode2_clkgen|clk_send_inferred_clock     DFN1E0C0     Q       m2start_pulse_counter[6]     0.737       987.638
trans_m2_0.state[0]                            edib_mode2_clkgen|clk_send_inferred_clock     DFN1C0       Q       state[0]                     0.580       987.706
address_encoder_0.m2start_pulse_counter[0]     edib_mode2_clkgen|clk_send_inferred_clock     DFN1E0P0     Q       m2start_pulse_counter[0]     0.737       987.737
address_encoder_0.m2start_pulse_counter[5]     edib_mode2_clkgen|clk_send_inferred_clock     DFN1E0C0     Q       m2start_pulse_counter[5]     0.737       987.866
==================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                                      Required            
Instance                        Reference                                     Type         Pin     Net                        Time         Slack  
                                Clock                                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------
trans_m2_0.shift_reg_boo[0]     edib_mode2_clkgen|clk_send_inferred_clock     DFN1E0C0     E       shift_reg_boo_2_sqmuxa     999.392      985.726
trans_m2_0.shift_reg_boo[1]     edib_mode2_clkgen|clk_send_inferred_clock     DFN1E0C0     E       shift_reg_boo_2_sqmuxa     999.392      985.726
trans_m2_0.shift_reg_boo[2]     edib_mode2_clkgen|clk_send_inferred_clock     DFN1E0C0     E       shift_reg_boo_2_sqmuxa     999.392      985.726
trans_m2_0.shift_reg_boo[3]     edib_mode2_clkgen|clk_send_inferred_clock     DFN1E0C0     E       shift_reg_boo_2_sqmuxa     999.392      985.726
trans_m2_0.shift_reg_boo[4]     edib_mode2_clkgen|clk_send_inferred_clock     DFN1E0C0     E       shift_reg_boo_2_sqmuxa     999.392      985.726
trans_m2_0.shift_reg_boo[5]     edib_mode2_clkgen|clk_send_inferred_clock     DFN1E0C0     E       shift_reg_boo_2_sqmuxa     999.392      985.726
trans_m2_0.shift_reg_boo[6]     edib_mode2_clkgen|clk_send_inferred_clock     DFN1E0C0     E       shift_reg_boo_2_sqmuxa     999.392      985.726
trans_m2_0.shift_reg_boo[7]     edib_mode2_clkgen|clk_send_inferred_clock     DFN1E0C0     E       shift_reg_boo_2_sqmuxa     999.392      985.726
trans_m2_0.shift_reg_boo[8]     edib_mode2_clkgen|clk_send_inferred_clock     DFN1E0C0     E       shift_reg_boo_2_sqmuxa     999.392      985.726
trans_m2_0.shift_reg_boo[9]     edib_mode2_clkgen|clk_send_inferred_clock     DFN1E0C0     E       shift_reg_boo_2_sqmuxa     999.392      985.726
==================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.608
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.392

    - Propagation time:                      13.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 985.726

    Number of logic level(s):                5
    Starting point:                          address_encoder_0.state[0] / Q
    Ending point:                            trans_m2_0.shift_reg_boo[10] / E
    The start point is clocked by            edib_mode2_clkgen|clk_send_inferred_clock [rising] on pin CLK
    The end   point is clocked by            edib_mode2_clkgen|clk_send_inferred_clock [rising] on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
address_encoder_0.state[0]                DFN1C0       Q        Out     0.737     0.737       -         
state[0]                                  Net          -        -       1.776     -           11        
address_encoder_0.m2_send_en_RNIAOVG      NOR3A        B        In      -         2.513       -         
address_encoder_0.m2_send_en_RNIAOVG      NOR3A        Y        Out     0.488     3.001       -         
m2_send_en_RNIAOVG_0                      Net          -        -       1.994     -           12        
address_encoder_0.state_RNITI9E1_1[0]     NOR2         B        In      -         4.995       -         
address_encoder_0.state_RNITI9E1_1[0]     NOR2         Y        Out     0.514     5.509       -         
N_24                                      Net          -        -       2.466     -           24        
trans_m2_0.state_RNIMIC92[1]              NOR2B        B        In      -         7.976       -         
trans_m2_0.state_RNIMIC92[1]              NOR2B        Y        Out     0.627     8.603       -         
N_463                                     Net          -        -       0.386     -           2         
trans_m2_0.state_RNIC5PI4[1]              OR2          A        In      -         8.989       -         
trans_m2_0.state_RNIC5PI4[1]              OR2          Y        Out     0.507     9.496       -         
shift_reg_boo_2_sqmuxa_0_0_0              Net          -        -       1.184     -           4         
trans_m2_0.state_RNIS3V3G[1]              AO1          C        In      -         10.680      -         
trans_m2_0.state_RNIS3V3G[1]              AO1          Y        Out     0.633     11.312      -         
shift_reg_boo_2_sqmuxa_0                  Net          -        -       2.353     -           20        
trans_m2_0.shift_reg_boo[10]              DFN1E0C0     E        In      -         13.666      -         
========================================================================================================
Total path delay (propagation time + setup) of 14.274 is 4.115(28.8%) logic and 10.159(71.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                               Arrival            
Instance                            Reference     Type         Pin     Net                 Time        Slack  
                                    Clock                                                                     
--------------------------------------------------------------------------------------------------------------
edib_ctrl_reg_0.m5_loadone_flag     System        DFN1P1C1     Q       m5_loadone_flag     1.717       997.249
edib_ctrl_reg_0.m7_loadone_flag     System        DFN1P1C1     Q       m7_loadone_flag     1.717       997.249
edib_ctrl_reg_0.m2_sendone_flag     System        DFN0P1C1     Q       m2_sendone_flag     1.456       997.510
==============================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                             Required            
Instance                              Reference     Type       Pin     Net                 Time         Slack  
                                      Clock                                                                    
---------------------------------------------------------------------------------------------------------------
edib_ctrl_reg_0.m5_loadone_reg[0]     System        DFN0P0     D       m5_loadone_flag     999.288      997.249
edib_ctrl_reg_0.m7_loadone_reg[0]     System        DFN0P0     D       m7_loadone_flag     999.288      997.249
edib_ctrl_reg_0.m2_sendone_reg[0]     System        DFN0P0     D       m2_sendone_flag     999.288      997.510
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.712
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.288

    - Propagation time:                      2.039
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 997.249

    Number of logic level(s):                0
    Starting point:                          edib_ctrl_reg_0.m5_loadone_flag / Q
    Ending point:                            edib_ctrl_reg_0.m5_loadone_reg[0] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            MAIN_TOP|dsp_clk [falling] on pin CLK

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
edib_ctrl_reg_0.m5_loadone_flag       DFN1P1C1     Q        Out     1.717     1.717       -         
m5_loadone_flag                       Net          -        -       0.322     -           1         
edib_ctrl_reg_0.m5_loadone_reg[0]     DFN0P0       D        In      -         2.039       -         
====================================================================================================
Total path delay (propagation time + setup) of 2.751 is 2.430(88.3%) logic and 0.322(11.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 121MB peak: 125MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 121MB peak: 125MB)

--------------------------------------------------------------------------------
Target Part: A3P1000_FBGA256_STD
Report for cell MAIN_TOP.verilog
  Core Cell usage:
              cell count     area count*area
              AND2     5      1.0        5.0
              AND3    23      1.0       23.0
               AO1    29      1.0       29.0
              AO1A    22      1.0       22.0
              AO1B    11      1.0       11.0
              AO1C     3      1.0        3.0
              AO1D    18      1.0       18.0
              AOI1     1      1.0        1.0
             AOI1B    51      1.0       51.0
               AX1     2      1.0        2.0
              AX1A     2      1.0        2.0
              AX1C     4      1.0        4.0
             AXOI2     1      1.0        1.0
             AXOI4     1      1.0        1.0
              BUFF     5      1.0        5.0
            CLKINT     4      0.0        0.0
               GND    16      0.0        0.0
               INV     9      1.0        9.0
               MX2   231      1.0      231.0
              MX2A    63      1.0       63.0
              MX2B     3      1.0        3.0
              MX2C     2      1.0        2.0
              NOR2    87      1.0       87.0
             NOR2A   201      1.0      201.0
             NOR2B   126      1.0      126.0
              NOR3     9      1.0        9.0
             NOR3A    55      1.0       55.0
             NOR3B    34      1.0       34.0
             NOR3C    78      1.0       78.0
               OA1     3      1.0        3.0
              OA1A     2      1.0        2.0
              OA1B     4      1.0        4.0
              OA1C    90      1.0       90.0
              OAI1     1      1.0        1.0
               OR2    44      1.0       44.0
              OR2A    28      1.0       28.0
              OR2B     5      1.0        5.0
               OR3    24      1.0       24.0
              OR3A     7      1.0        7.0
              OR3B     3      1.0        3.0
              OR3C     2      1.0        2.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC    16      0.0        0.0
              XA1A     3      1.0        3.0
              XA1B     1      1.0        1.0
              XA1C     2      1.0        2.0
             XNOR2     5      1.0        5.0
               XO1     1      1.0        1.0
              XO1A     1      1.0        1.0
              XOR2    36      1.0       36.0
              XOR3     5      1.0        5.0
              ZOR3     2      1.0        2.0


            DFN0C0   135      1.0      135.0
          DFN0E0C0    62      1.0       62.0
          DFN0E0P0     2      1.0        2.0
          DFN0E1C0    80      1.0       80.0
            DFN0P0     7      1.0        7.0
          DFN0P1C1     1      1.0        1.0
              DFN1    77      1.0       77.0
            DFN1C0    30      1.0       30.0
          DFN1E0C0   251      1.0      251.0
          DFN1E0P0     4      1.0        4.0
            DFN1E1    16      1.0       16.0
          DFN1E1C0   107      1.0      107.0
          DFN1E1P0     1      1.0        1.0
            DFN1P0     8      1.0        8.0
          DFN1P1C1     2      1.0        2.0
              DLN1     2      1.0        2.0
                   -----          ----------
             TOTAL  2168              2130.0


  IO Cell usage:
              cell count
             BIBUF    16
            CLKBUF     1
             INBUF    33
            OUTBUF    32
                   -----
             TOTAL    82


Core Cells         : 2130 of 24576 (9%)
IO Cells           : 82

  RAM/ROM Usage Summary
Block Rams : 0 of 32 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 29MB peak: 125MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Sat Jun 02 13:59:03 2018

###########################################################]
