#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Sep 26 19:13:10 2022
# Process ID: 11224
# Current directory: D:/1111/DCCL/VIVADO/LFSR23
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1572 D:\1111\DCCL\VIVADO\LFSR23\project_1.xpr
# Log file: D:/1111/DCCL/VIVADO/LFSR23/vivado.log
# Journal file: D:/1111/DCCL/VIVADO/LFSR23\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/1111/DCCL/VIVADO/LFSR23/project_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/1111/DCCL/VIVADO/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 798.484 ; gain = 146.645
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 26 19:16:15 2022...
1/Practice1.srcs/sources_1/new/LFSR23.v] -no_script -reset -force -quiet
remove_files  D:/1111/DCCL/VIVADO/Practice1/Practice1.srcs/sources_1/new/LFSR23.v
export_ip_user_files -of_objects  [get_files D:/1111/DCCL/VIVADO/Practice1/Practice1.srcs/sim_1/new/practice_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/1111/DCCL/VIVADO/Practice1/Practice1.srcs/sim_1/new/practice_tb.v
add_files -norecurse D:/1111/DCCL/VIVADO/LFSR23/LFSR23.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/1111/DCCL/VIVADO/LFSR23/practice_tb.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCL/VIVADO/LFSR23/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LFSR23_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCL/VIVADO/LFSR23/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LFSR23_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCL/VIVADO/LFSR23/LFSR23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCL/VIVADO/LFSR23/practice_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR23_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCL/VIVADO/LFSR23/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCL/VIVADO/LFSR23/project_1.sim/sim_1/behav/xsim'
"xelab -wto c597bf36a96541449f0f3f38a747b84f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LFSR23_tb_behav xil_defaultlib.LFSR23_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c597bf36a96541449f0f3f38a747b84f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LFSR23_tb_behav xil_defaultlib.LFSR23_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR_23
Compiling module xil_defaultlib.LFSR23_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LFSR23_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCL/VIVADO/LFSR23/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LFSR23_tb_behav -key {Behavioral:sim_1:Functional:LFSR23_tb} -tclbatch {LFSR23_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source LFSR23_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LFSR23_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 839.613 ; gain = 23.668
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 26 19:16:18 2022...
