// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2021-2023 Lothar Wa√ümann <LW@KARO-electronics.de>
 *
 */

#include "imx8mn.dtsi"
#include "imx8m-karo.dtsi"

/ {
	compatible = "karo,imx8mn-tx8m", "fsl,imx8mn";

	aliases {
		mmc0 = &usdhc1;
		usbotg = &usbotg1;
	};

	leds {
		compatible = "gpio-leds";

		led {
			label = "Heartbeat";
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_led>;
			gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "heartbeat";
		};
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0x0 0x40000000 0 0x40000000>;
	};

	owire {
		compatible = "w1-gpio";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_owire>;
		gpios = <&gpio3 25 GPIO_ACTIVE_HIGH>;
		linux,open-drain;
	};

	usbg1: usbg1 {
		compatible = "fsl,imx27-usb-gadget";
		dr_mode = "peripheral";
		chipidea,usb = <&usbotg1>;
		status = "okay";
	};
};

&uart1 { /* console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1 &pinctrl_uart1_rtscts>;
	uart-has-rtscts;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2 &pinctrl_uart2_rtscts>;
	uart-has-rtscts;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3 &pinctrl_uart3_rtscts>;
	uart-has-rtscts;
	status = "okay";
};

&usbotg1 {
	dr_mode = "peripheral";
	status = "okay";
};

&usdhc1 { /* eMMC */
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	bus-width = <8>;
	vmmc-supply = <&reg_3v3>;
	vqmmc-supply = <&reg_1v8>;
	non-removable;
	status = "okay";
};

&iomuxc {
	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX8MN_IOMUXC_I2C1_SCL_I2C1_SCL			0x400001c2
			MX8MN_IOMUXC_I2C1_SDA_I2C1_SDA			0x400001c2
		>;
	};

	pinctrl_i2c1_gpio: i2c1-gpiogrp {
		fsl,pins = <
			MX8MN_IOMUXC_I2C1_SCL_GPIO5_IO14		0x400001c2
			MX8MN_IOMUXC_I2C1_SDA_GPIO5_IO15		0x400001c2
		>;
	};

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX8MN_IOMUXC_I2C2_SCL_I2C2_SCL			0x400001c2
			MX8MN_IOMUXC_I2C2_SDA_I2C2_SDA			0x400001c2
		>;
	};

	pinctrl_i2c2_gpio: i2c2-gpiogrp {
		fsl,pins = <
			MX8MN_IOMUXC_I2C2_SCL_GPIO5_IO16		0x400001c2
			MX8MN_IOMUXC_I2C2_SDA_GPIO5_IO17		0x400001c2
		>;
	};

	pinctrl_i2c3: i2c3grp {
		fsl,pins = <
			MX8MN_IOMUXC_I2C3_SCL_I2C3_SCL			0x400001c2
			MX8MN_IOMUXC_I2C3_SDA_I2C3_SDA			0x400001c2
		>;
	};

	pinctrl_i2c3_gpio: i2c3-gpiogrp {
		fsl,pins = <
			MX8MN_IOMUXC_I2C3_SCL_GPIO5_IO18		0x400001c2
			MX8MN_IOMUXC_I2C3_SDA_GPIO5_IO19		0x400001c2
		>;
	};

	pinctrl_led: ledgrp {
		fsl,pins = <
			MX8MN_IOMUXC_GPIO1_IO02_GPIO1_IO2		0x06
		>;
	};

	pinctrl_owire: owiregrp {
		fsl,pins = <
			MX8MN_IOMUXC_SAI5_MCLK_GPIO3_IO25		0x400001c0
		>;
	};

	pinctrl_pmic: pmicgrp {
		fsl,pins = <
			MX8MN_IOMUXC_GPIO1_IO03_GPIO1_IO3		0x1c0
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX8MN_IOMUXC_UART1_RXD_UART1_DCE_RX		0x140
			MX8MN_IOMUXC_UART1_TXD_UART1_DCE_TX		0x140
		>;
	};

	pinctrl_uart1_rtscts: uart1-rtsctsgrp {
		fsl,pins = <
			MX8MN_IOMUXC_UART3_TXD_UART1_DCE_RTS_B		0x140
			MX8MN_IOMUXC_UART3_RXD_UART1_DCE_CTS_B		0x140
		>;
	};

	pinctrl_uart2: uart2grp {
		fsl,pins = <
			MX8MN_IOMUXC_UART2_RXD_UART2_DCE_RX		0x140
			MX8MN_IOMUXC_UART2_TXD_UART2_DCE_TX		0x140
		>;
	};

	pinctrl_uart2_rtscts: uart2-rtsctsgrp {
		fsl,pins = <
			MX8MN_IOMUXC_UART4_TXD_UART2_DCE_RTS_B		0x140
			MX8MN_IOMUXC_UART4_RXD_UART2_DCE_CTS_B		0x140
		>;
	};

	pinctrl_uart3: uart3grp {
		fsl,pins = <
			MX8MN_IOMUXC_ECSPI1_SCLK_UART3_DCE_RX		0x140
			MX8MN_IOMUXC_ECSPI1_MOSI_UART3_DCE_TX		0x140
		>;
	};

	pinctrl_uart3_rtscts: uart3-rtsctsgrp {
		fsl,pins = <
			MX8MN_IOMUXC_ECSPI1_SS0_UART3_DCE_RTS_B		0x140
			MX8MN_IOMUXC_ECSPI1_MISO_UART3_DCE_CTS_B	0x140
		>;
	};

	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			MX8MN_IOMUXC_SD1_CLK_USDHC1_CLK			0x110
			MX8MN_IOMUXC_SD1_CMD_USDHC1_CMD			0x150
			MX8MN_IOMUXC_SD1_DATA0_USDHC1_DATA0		0x150
			MX8MN_IOMUXC_SD1_DATA1_USDHC1_DATA1		0x150
			MX8MN_IOMUXC_SD1_DATA2_USDHC1_DATA2		0x150
			MX8MN_IOMUXC_SD1_DATA3_USDHC1_DATA3		0x150
			MX8MN_IOMUXC_SD1_DATA4_USDHC1_DATA4		0x150
			MX8MN_IOMUXC_SD1_DATA5_USDHC1_DATA5		0x150
			MX8MN_IOMUXC_SD1_DATA6_USDHC1_DATA6		0x150
			MX8MN_IOMUXC_SD1_DATA7_USDHC1_DATA7		0x150
			MX8MN_IOMUXC_SD1_STROBE_USDHC1_STROBE		0x156
			MX8MN_IOMUXC_SD1_RESET_B_USDHC1_RESET_B		0x156
		>;
	};

	pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
		fsl,pins = <
			MX8MN_IOMUXC_SD1_CLK_USDHC1_CLK			0x114
			MX8MN_IOMUXC_SD1_CMD_USDHC1_CMD			0x154
			MX8MN_IOMUXC_SD1_DATA0_USDHC1_DATA0		0x154
			MX8MN_IOMUXC_SD1_DATA1_USDHC1_DATA1		0x154
			MX8MN_IOMUXC_SD1_DATA2_USDHC1_DATA2		0x154
			MX8MN_IOMUXC_SD1_DATA3_USDHC1_DATA3		0x154
			MX8MN_IOMUXC_SD1_DATA4_USDHC1_DATA4		0x154
			MX8MN_IOMUXC_SD1_DATA5_USDHC1_DATA5		0x154
			MX8MN_IOMUXC_SD1_DATA6_USDHC1_DATA6		0x154
			MX8MN_IOMUXC_SD1_DATA7_USDHC1_DATA7		0x154
			MX8MN_IOMUXC_SD1_STROBE_USDHC1_STROBE		0x156
			MX8MN_IOMUXC_SD1_RESET_B_USDHC1_RESET_B		0x156
		>;
	};

	pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
		fsl,pins = <
			MX8MN_IOMUXC_SD1_CLK_USDHC1_CLK			0x116
			MX8MN_IOMUXC_SD1_CMD_USDHC1_CMD			0x156
			MX8MN_IOMUXC_SD1_DATA0_USDHC1_DATA0		0x156
			MX8MN_IOMUXC_SD1_DATA1_USDHC1_DATA1		0x156
			MX8MN_IOMUXC_SD1_DATA2_USDHC1_DATA2		0x156
			MX8MN_IOMUXC_SD1_DATA3_USDHC1_DATA3		0x156
			MX8MN_IOMUXC_SD1_DATA4_USDHC1_DATA4		0x156
			MX8MN_IOMUXC_SD1_DATA5_USDHC1_DATA5		0x156
			MX8MN_IOMUXC_SD1_DATA6_USDHC1_DATA6		0x156
			MX8MN_IOMUXC_SD1_DATA7_USDHC1_DATA7		0x156
			MX8MN_IOMUXC_SD1_STROBE_USDHC1_STROBE		0x156
			MX8MN_IOMUXC_SD1_RESET_B_USDHC1_RESET_B		0x156
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK			0x110
			MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD			0x150
			MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0		0x150
			MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1		0x150
			MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2		0x150
			MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3		0x150
		>;
	};

	pinctrl_usdhc2_cd: usdhc2-cdgrp {
		fsl,pins = <
			MX8MN_IOMUXC_SD2_CD_B_GPIO2_IO12		0x1c0
		>;
	};
};
