---
title: ORCONF 2016 Schedule
layout: default
---

| | **Friday** 
| -------- | ---------------------------------------------------------- | --------------
| | |
| 13:00-13:10  | Conference Welcome   | 
| 13:10-13:40  | FOSSi Update         | 
| 13:50-14:40  | [Open-source Hardware: Opportunities and Challenges](http://orconf.org/#oshwopp) | [Gagan Gupta](http://orconf.org/#gagangupta)
| 14:50-15:20  | [lowRISC: an update on our efforts to produce an open-source SoC](http://orconf.org/#lowrisc) | [Alex Bradbury](http://orconf.org/#asbradbury)
| 15:30-16:00  | [Open SoC Debug](http://orconf.org/#opensocdebug) | [Stefan Wallentowitz](http://orconf.org/#stefanwallentowitz)
| 16:00-16:30  | Break |
| 16:30-17:00  | [The state of OpenRISC: Documentation, Toolchains and Linux]() | [Stafford Horne]()
| 17:10-17:40  | [Improving mor1kx Cappuccino performance: using PCU and branch predictors as a case study]() | [Alexey Baturo, Andrew Voroshilov]()
| 17:50-18:20  | Open EEG | Matteo Chiesi 
| | |
|---------------------------------------------------------------------------------------------
| | **Saturday** 
|---------------------------------------
| | |
| 08:30-09:00  | Room open, coffee served
| 09:00-09:20  | RISC-V Update | Christopher Celio
| 09:20-09:50  | BOOM: A Superscalar Out-of-order RISC-V Processor | Christopher Celio
| 10:00-10:40  | PULP: an open source Parallel Ultra-Low-Power computing platform | Davide Rossi
| 10:50-11:30  | GAP8: A Pulp/RiscV based SoC IOT processor | Eric Flamand
| 11:40-12:20  | A fully-tested 32-bit RISC-V microcontroller in 130nm and board development | Elkim Roa
| 12:30-14:00  | Lunch
| 14:00-14:40  | The ZipCPU: A resource efficient 32-bit SoftCore | Dan Gisselquist
| 14:50-15:30  | OpenPiton: A Full-Stack Open Source Manycore | Jonathan Balkind
| 15:40-16:00  | Lightning talk(s) |
| 16:00-16:30  | Break |
| 16:30-17:10  | VDT - Free Software Environment for FPGA Development | Andrey N. Filippov
| 17:20-18:00  | Automating Hardware Projects with Jenkins | Oleg Nenashev
| 18:00-19:00  | Pre-dinner break, mingle |
| 19:00-       | Dinner |
| | |
|-----
|  | **Sunday**
|-----
| | |
| 09:00-09:30  | Room open, coffee served |
| 09:30-10:10  | Formal Verification with Yosys-SMTBMC | Clifford Wolf
| 10:20-11:00  | MyStorm: An Open Source FPGA board for the IceStorm tool chain | Ken Boak, Alan Wood, Jeremy Bennett
| 11:10-11:40  | Lightning talks |
| 11:50-12:10  | LimeSDR Demonstration | A Back
| 12:00-13:00  | Lunch |
| 13:00-13:30  | RC/MC - Pipeline Integrated Message Passing | JÃ¶rg Mische
| 13:50-14:20  | Open Source Heterogeneous AMP Virtual Platforms built using the SystemC and TLM standards | Guillaume Delbergue
| 15:00        | Close |
|
