digraph "CFG for '_Z13scatterKernelPKjS0_S0_PjS1_jmj' function" {
	label="CFG for '_Z13scatterKernelPKjS0_S0_PjS1_jmj' function";

	Node0x57b1990 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%8:\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !4, !invariant.load !5\l  %14 = zext i16 %13 to i32\l  %15 = getelementptr inbounds i8, i8 addrspace(4)* %9, i64 12\l  %16 = bitcast i8 addrspace(4)* %15 to i32 addrspace(4)*\l  %17 = load i32, i32 addrspace(4)* %16, align 4, !tbaa !6\l  %18 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %19 = getelementptr i8, i8 addrspace(4)* %9, i64 6\l  %20 = bitcast i8 addrspace(4)* %19 to i16 addrspace(4)*\l  %21 = load i16, i16 addrspace(4)* %20, align 2, !range !4, !invariant.load !5\l  %22 = zext i16 %21 to i32\l  %23 = udiv i32 %17, %14\l  %24 = mul i32 %23, %14\l  %25 = icmp ugt i32 %17, %24\l  %26 = zext i1 %25 to i32\l  %27 = add i32 %23, %26\l  %28 = mul i32 %27, %18\l  %29 = add i32 %28, %10\l  %30 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %31 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !15\l  %32 = mul i32 %29, %22\l  %33 = add i32 %32, %31\l  %34 = mul i32 %33, %14\l  %35 = add i32 %34, %30\l  %36 = sext i32 %35 to i64\l  %37 = icmp ult i64 %36, %6\l  br i1 %37, label %38, label %54\l|{<s0>T|<s1>F}}"];
	Node0x57b1990:s0 -> Node0x57b5b00;
	Node0x57b1990:s1 -> Node0x57b5b90;
	Node0x57b5b00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%38:\l38:                                               \l  %39 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %36\l  %40 = load i32, i32 addrspace(1)* %39, align 4, !tbaa !16, !amdgpu.noclobber\l... !5\l  %41 = add i32 %35, %5\l  %42 = sub i32 %41, %40\l  %43 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %36\l  %44 = load i32, i32 addrspace(1)* %43, align 4, !tbaa !16, !amdgpu.noclobber\l... !5\l  %45 = shl nuw i32 1, %7\l  %46 = and i32 %44, %45\l  %47 = icmp eq i32 %46, 0\l  %48 = select i1 %47, i32 %40, i32 %42\l  %49 = sext i32 %48 to i64\l  %50 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %49\l  store i32 %44, i32 addrspace(1)* %50, align 4, !tbaa !16\l  %51 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %36\l  %52 = load i32, i32 addrspace(1)* %51, align 4, !tbaa !16\l  %53 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %49\l  store i32 %52, i32 addrspace(1)* %53, align 4, !tbaa !16\l  br label %54\l}"];
	Node0x57b5b00 -> Node0x57b5b90;
	Node0x57b5b90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%54:\l54:                                               \l  ret void\l}"];
}
