# Day 13 - JK Flip-Flop (Positive Edge Triggered)
A JK Flip-Flop is a universal sequential element that can perform the operations of **SR, D, and T flip-flops**.  
- `J=0, K=0` â†’ No change  
- `J=0, K=1` â†’ Reset  
- `J=1, K=0` â†’ Set  
- `J=1, K=1` â†’ Toggle  

 Files
- `jk_ff.v` â†’ Design file
- `tb_jk_ff.v` â†’ Testbench

â–¶ï¸ Simulation
- Simulator: Icarus Verilog (via EDA Playground)
- Waveforms generated using `$dumpfile` & `$dumpvars`
 ğŸ“Š Output
The waveform shows:
- **Set, Reset, Toggle operations** of JK Flip-Flop  
- Proper synchronous behavior with clock  
