# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../prova1.srcs/sim_1/new/tb_addr.vhd" \

# Do not sort compile order
nosort
