
---------- Begin Simulation Statistics ----------
final_tick                                 2896911000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 124700                       # Simulator instruction rate (inst/s)
host_mem_usage                                 882348                       # Number of bytes of host memory used
host_op_rate                                   139287                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    65.36                       # Real time elapsed on the host
host_tick_rate                               44323888                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8150103                       # Number of instructions simulated
sim_ops                                       9103510                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002897                       # Number of seconds simulated
sim_ticks                                  2896911000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.253020                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  927256                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               953447                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             68551                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1674766                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30236                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           33788                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3552                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2236792                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  215609                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5211                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4420647                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4385751                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             63185                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1868928                       # Number of branches committed
system.cpu.commit.bw_lim_events                479215                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             116                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1073944                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              8164178                       # Number of instructions committed
system.cpu.commit.committedOps                9117585                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5273456                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.728958                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.499712                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2439368     46.26%     46.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1079700     20.47%     66.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       593379     11.25%     77.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       242181      4.59%     82.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       132843      2.52%     85.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       149137      2.83%     87.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        89624      1.70%     89.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        68009      1.29%     90.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       479215      9.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5273456                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               194519                       # Number of function calls committed.
system.cpu.commit.int_insts                   8057694                       # Number of committed integer instructions.
system.cpu.commit.loads                       1397081                       # Number of loads committed
system.cpu.commit.membars                          92                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           13      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6838899     75.01%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           25663      0.28%     75.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9435      0.10%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              39      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              51      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              52      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3259      0.04%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1397081     15.32%     90.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         843093      9.25%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9117585                       # Class of committed instruction
system.cpu.commit.refs                        2240174                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     84554                       # Number of committed Vector instructions.
system.cpu.committedInsts                     8150103                       # Number of Instructions Simulated
system.cpu.committedOps                       9103510                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.710892                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.710892                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                798842                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  5409                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               915296                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10670796                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2408758                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2127436                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  63580                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 20902                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 43225                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2236792                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1709237                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2835528                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 34307                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          147                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        9798454                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  137892                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.386064                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2537140                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1173101                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.691184                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5441841                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.002330                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.855863                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3184799     58.52%     58.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   233836      4.30%     62.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   272903      5.01%     67.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   278503      5.12%     72.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   325904      5.99%     78.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   181667      3.34%     82.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   285647      5.25%     87.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    73276      1.35%     88.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   605306     11.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5441841                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       105164                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit         1323                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified       108786                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage        129251                       # number of prefetches that crossed the page
system.cpu.idleCycles                          352000                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                67559                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1980155                       # Number of branches executed
system.cpu.iew.exec_nop                         18373                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.688346                       # Inst execution rate
system.cpu.iew.exec_refs                      2427426                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     888646                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  134504                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1579470                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                163                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             27402                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               919527                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10195876                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1538780                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            101157                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9782009                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    494                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 94260                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  63580                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 95183                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1064                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            27152                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          282                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        16831                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       182389                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        76434                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            282                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        38740                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          28819                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10134573                       # num instructions consuming a value
system.cpu.iew.wb_count                       9710604                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.531129                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5382762                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.676022                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9726533                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 11365391                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7084385                       # number of integer regfile writes
system.cpu.ipc                               1.406684                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.406684                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                14      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7379135     74.66%     74.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                26984      0.27%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 11241      0.11%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   45      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   55      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   56      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3342      0.03%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1562958     15.81%     90.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              899336      9.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9883166                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       92291                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009338                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   36467     39.51%     39.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     39.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     972      1.05%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  22282     24.14%     64.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 32567     35.29%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9877915                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           25120860                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9624728                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11160167                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10177340                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9883166                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 163                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1073992                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              5099                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             47                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       772186                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5441841                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.816144                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.983914                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2190517     40.25%     40.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              640884     11.78%     52.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              819879     15.07%     67.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              685838     12.60%     79.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              490473      9.01%     88.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              275126      5.06%     93.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              213922      3.93%     97.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               77660      1.43%     99.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               47542      0.87%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5441841                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.705806                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  97528                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             184703                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        85876                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             91596                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             23940                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            46463                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1579470                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              919527                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6477135                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    369                       # number of misc regfile writes
system.cpu.numCycles                          5793841                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  249629                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10715582                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  13890                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2450937                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3087                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1785                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              17380198                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10514680                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12403460                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2123670                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 500350                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  63580                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                520351                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1687878                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         12254579                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          33674                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1339                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    135491                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            169                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            85744                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     14983196                       # The number of ROB reads
system.cpu.rob.rob_writes                    20552751                       # The number of ROB writes
system.cpu.timesIdled                           28617                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    83229                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3495                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15201                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        81736                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       164753                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4449                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9429                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9429                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4449                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1322                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        29079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       888192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  888192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15200                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15200    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15200                       # Request fanout histogram
system.membus.reqLayer0.occupancy            18685500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           73477500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2896911000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             71937                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12298                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        68402                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1037                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9744                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9744                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         68659                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3279                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1335                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1335                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       205719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        42050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                247769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      8771840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1620544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10392384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            83018                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000036                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006011                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  83015    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              83018                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          174154420                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20301301                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         102987998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2896911000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                35797                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2014                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        29992                       # number of demand (read+write) hits
system.l2.demand_hits::total                    67803                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               35797                       # number of overall hits
system.l2.overall_hits::.cpu.data                2014                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        29992                       # number of overall hits
system.l2.overall_hits::total                   67803                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2870                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              11009                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13879                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2870                       # number of overall misses
system.l2.overall_misses::.cpu.data             11009                       # number of overall misses
system.l2.overall_misses::total                 13879                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    228619500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    867725000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1096344500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    228619500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    867725000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1096344500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            38667                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            13023                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        29992                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                81682                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           38667                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           13023                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        29992                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               81682                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.074223                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.845351                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.169915                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.074223                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.845351                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.169915                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79658.362369                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78819.602144                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78993.047049                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79658.362369                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78819.602144                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78993.047049                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2870                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         11009                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13879                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2870                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        11009                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13879                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    199929001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    757634002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    957563003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    199929001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    757634002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    957563003                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.074223                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.845351                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.169915                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.074223                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.845351                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.169915                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69661.672822                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68819.511491                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68993.659702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69661.672822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68819.511491                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68993.659702                       # average overall mshr miss latency
system.l2.replacements                              1                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        12298                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12298                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12298                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12298                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        68400                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            68400                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        68400                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        68400                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               315                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   315                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9429                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9429                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    734936500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     734936500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9744                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9744                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.967672                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.967672                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77944.267685                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77944.267685                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9429                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9429                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    640645502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    640645502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.967672                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.967672                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67944.161841                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67944.161841                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          35797                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        29992                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              65789                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2870                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2870                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    228619500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    228619500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        38667                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        29992                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          68659                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.074223                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.041801                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79658.362369                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79658.362369                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2870                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2870                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    199929001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    199929001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.074223                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.041801                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69661.672822                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69661.672822                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1699                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1699                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1580                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1580                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    132788500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    132788500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3279                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3279                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.481854                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.481854                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84043.354430                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84043.354430                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1580                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1580                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    116988500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    116988500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.481854                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.481854                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74043.354430                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74043.354430                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                13                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         1322                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1322                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1335                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1335                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.990262                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.990262                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1322                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1322                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     25180500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     25180500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.990262                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.990262                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19047.276853                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19047.276853                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2896911000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6312.831055                       # Cycle average of tags in use
system.l2.tags.total_refs                      163427                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15139                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.795099                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     419.872283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1463.970025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4428.988746                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.044677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.135162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.192652                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1056                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5998                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7868                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.461578                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1333139                       # Number of tag accesses
system.l2.tags.data_accesses                  1333139                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2896911000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         183616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         704576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             888192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       183616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        183616                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           11009                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13878                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          63383376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         243216309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             306599685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     63383376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         63383376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         63383376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        243216309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            306599685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     11009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000618000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               28195                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13878                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13878                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    126338500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   69390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               386551000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9103.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27853.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10852                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13878                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    293.574876                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.942074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   298.129442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1052     34.78%     34.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          707     23.37%     58.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          439     14.51%     72.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          213      7.04%     79.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          136      4.50%     84.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           85      2.81%     87.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           94      3.11%     90.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           64      2.12%     92.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          235      7.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3025                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 888192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  888192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       306.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    306.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2896834000                       # Total gap between requests
system.mem_ctrls.avgGap                     208735.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       183616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       704576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 63383376.292885772884                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 243216308.681902915239                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2869                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        11009                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     81832000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    304719000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28522.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27679.08                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9824640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5218125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            48437760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     228646080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        991740720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        277263840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1561131165                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.895108                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    711989250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     96720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2088201750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             11781000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6261750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            50651160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     228646080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        882325230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        369403200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1549068420                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        534.731105                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    952686500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     96720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1847504500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2896911000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1664004                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1664004                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1664004                       # number of overall hits
system.cpu.icache.overall_hits::total         1664004                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        45229                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          45229                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        45229                       # number of overall misses
system.cpu.icache.overall_misses::total         45229                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    849197490                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    849197490                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    849197490                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    849197490                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1709233                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1709233                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1709233                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1709233                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.026462                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.026462                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.026462                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.026462                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18775.508855                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18775.508855                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18775.508855                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18775.508855                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3090                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               180                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             10531                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        68402                       # number of writebacks
system.cpu.icache.writebacks::total             68402                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         6562                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6562                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         6562                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6562                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        38667                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        38667                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        38667                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        29992                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        68659                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    700966493                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    700966493                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    700966493                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    361570217                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1062536710                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.022622                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.022622                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.022622                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.040169                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 18128.287506                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18128.287506                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 18128.287506                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12055.555381                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15475.563437                       # average overall mshr miss latency
system.cpu.icache.replacements                  68402                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1664004                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1664004                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        45229                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         45229                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    849197490                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    849197490                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1709233                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1709233                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.026462                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.026462                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18775.508855                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18775.508855                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         6562                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6562                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        38667                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        38667                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    700966493                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    700966493                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.022622                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.022622                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 18128.287506                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18128.287506                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        29992                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        29992                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    361570217                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    361570217                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12055.555381                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12055.555381                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2896911000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2896911000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.878547                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1732662                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             68658                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             25.236127                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   194.176081                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    60.702466                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.758500                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.237119                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995619                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           76                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          180                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.296875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3487124                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3487124                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2896911000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2896911000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2896911000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2896911000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2896911000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2248994                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2248994                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2249529                       # number of overall hits
system.cpu.dcache.overall_hits::total         2249529                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        90355                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          90355                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        90359                       # number of overall misses
system.cpu.dcache.overall_misses::total         90359                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5922948706                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5922948706                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5922948706                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5922948706                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2339349                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2339349                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2339888                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2339888                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038624                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038624                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038617                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038617                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65551.975054                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65551.975054                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65549.073208                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65549.073208                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        41127                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1386                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1196                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.387124                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   106.615385                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        12298                       # number of writebacks
system.cpu.dcache.writebacks::total             12298                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        76002                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76002                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        76002                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76002                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14356                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14356                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    950883925                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    950883925                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    951181425                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    951181425                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006135                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006135                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006135                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006135                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66249.838013                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66249.838013                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66256.716704                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66256.716704                       # average overall mshr miss latency
system.cpu.dcache.replacements                  13334                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1487476                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1487476                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8717                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8717                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    448832000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    448832000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1496193                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1496193                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005826                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005826                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51489.273833                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51489.273833                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5442                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5442                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3275                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3275                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    155991000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    155991000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002189                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002189                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47630.839695                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47630.839695                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       761518                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         761518                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        80899                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80899                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5450350259                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5450350259                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096032                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096032                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67372.282216                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67372.282216                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        70560                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        70560                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10339                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10339                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    771865478                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    771865478                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012273                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012273                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74655.718928                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74655.718928                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          535                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           535                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          539                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          539                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.007421                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.007421                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       297500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       297500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005566                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005566                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     23766447                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     23766447                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32160.280108                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32160.280108                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     23027447                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     23027447                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31160.280108                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31160.280108                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          111                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          111                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       200000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       200000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 66666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 66666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        97500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        97500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017544                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017544                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        48750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        48750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2896911000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           988.757614                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2264090                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14358                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            157.688397                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   988.757614                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.965584                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.965584                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          724                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4694546                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4694546                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2896911000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2896911000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
