{"vcs1":{"timestamp_begin":1731840997.477607900, "rt":4.08, "ut":1.55, "st":0.37}}
{"vcselab":{"timestamp_begin":1731841001.660342858, "rt":1.94, "ut":0.51, "st":0.08}}
{"link":{"timestamp_begin":1731841003.722799841, "rt":1.09, "ut":0.32, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731840996.840125095}
{"VCS_COMP_START_TIME": 1731840996.840125095}
{"VCS_COMP_END_TIME": 1731843199.577648414}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+PERF +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 362928}}
{"stitch_vcselab": {"peak_mem": 242432}}
