============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           May 05 2024  11:06:25 pm
  Module:                 bist_comparator
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: UNCONSTRAINED Late External Delay Assertion at pin lt
     Startpoint: (F) data_t[2]
       Endpoint: (R) lt

                   Capture    Launch  
      Drv Adjust:+       0         0  
                                      
    Output Delay:-       0            
     Input Delay:-       0            
       Data Path:-     126            

Exceptions/Constraints:
  input_delay               0              comparator.sdc_1_line_1_20_1 
  output_delay              0              comparator.sdc_1_line_2_31_1 

#------------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  data_t[2]      -       -     F     (arrival)                     1  0.6     0     0       0    (-,-) 
  g3357/Y        -       A->Y  R     INVxp33_ASAP7_75t_SL          2  1.4    22    10      11    (-,-) 
  g3348__6161/Y  -       B->Y  R     OR2x2_ASAP7_75t_SRAM          2  1.3     8    22      32    (-,-) 
  g3336__5115/Y  -       B->Y  F     OAI21xp33_ASAP7_75t_SRAM      3  1.9    36    22      55    (-,-) 
  g3328__5122/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_SL         1  0.7    21    12      67    (-,-) 
  g3325__3680/Y  -       A2->Y F     AOI22xp33_ASAP7_75t_R         1  0.7    23    15      82    (-,-) 
  g3323__5526/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_SL         1  0.7    18    10      92    (-,-) 
  g3320__6260/Y  -       A2->Y F     OAI32xp33_ASAP7_75t_SRAM      1  0.9    29    20     112    (-,-) 
  g3319__2398/Y  -       C->Y  R     O2A1O1Ixp33_ASAP7_75t_L       1  0.4    19    14     126    (-,-) 
  lt             -       -     R     (port)                        -    -     -     0     126    (-,-) 
#------------------------------------------------------------------------------------------------------

