Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat May 28 17:42:20 2022
| Host         : Titania running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zybo_7_wrapper_timing_summary_routed.rpt -pb zybo_7_wrapper_timing_summary_routed.pb -rpx zybo_7_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zybo_7_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/axi_araddr_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/axi_araddr_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.570     -506.536                    510                 2912        0.037        0.000                      0                 2912        1.520        0.000                       0                  1260  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -4.570     -506.536                    510                 2912        0.037        0.000                      0                 2912        1.520        0.000                       0                  1260  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          510  Failing Endpoints,  Worst Slack       -4.570ns,  Total Violation     -506.536ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.570ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.493ns  (logic 4.180ns (44.033%)  route 5.313ns (55.967%))
  Logic Levels:           15  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        1.660     2.968    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y21         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/Q
                         net (fo=2, routed)           0.969     4.455    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]
    SLICE_X14Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.579 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_17/O
                         net (fo=1, routed)           0.713     5.292    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_17_n_1
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.416 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_11/O
                         net (fo=15, routed)          0.495     5.911    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_11_n_1
    SLICE_X18Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.035 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_10/O
                         net (fo=2, routed)           0.688     6.724    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_10_n_1
    SLICE_X16Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.848 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_1/O
                         net (fo=1, routed)           0.618     7.466    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_1_n_1
    SLICE_X21Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.851 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry/CO[3]
                         net (fo=1, routed)           0.000     7.851    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_n_1
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.090 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry__0/O[2]
                         net (fo=2, routed)           0.594     8.684    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry__0_n_6
    SLICE_X14Y24         LUT3 (Prop_lut3_I1_O)        0.302     8.986 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_1/O
                         net (fo=2, routed)           0.582     9.568    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_1_n_1
    SLICE_X15Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.692 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.692    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_5_n_1
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.093 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.102    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_n_1
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.436 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__1/O[1]
                         net (fo=2, routed)           0.644    11.080    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[12]
    SLICE_X19Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    11.785 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.785    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.899 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.899    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.013 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.013    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4_n_1
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.127    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5_n_1
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.461 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    12.461    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[29]
    SLICE_X19Y30         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        1.489     7.681    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y30         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[29]/C
                         clock pessimism              0.230     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X19Y30         FDRE (Setup_fdre_C_D)        0.062     7.891    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[29]
  -------------------------------------------------------------------
                         required time                          7.891    
                         arrival time                         -12.461    
  -------------------------------------------------------------------
                         slack                                 -4.570    

Slack (VIOLATED) :        -4.549ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.472ns  (logic 4.159ns (43.909%)  route 5.313ns (56.091%))
  Logic Levels:           15  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        1.660     2.968    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y21         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/Q
                         net (fo=2, routed)           0.969     4.455    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]
    SLICE_X14Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.579 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_17/O
                         net (fo=1, routed)           0.713     5.292    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_17_n_1
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.416 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_11/O
                         net (fo=15, routed)          0.495     5.911    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_11_n_1
    SLICE_X18Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.035 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_10/O
                         net (fo=2, routed)           0.688     6.724    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_10_n_1
    SLICE_X16Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.848 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_1/O
                         net (fo=1, routed)           0.618     7.466    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_1_n_1
    SLICE_X21Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.851 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry/CO[3]
                         net (fo=1, routed)           0.000     7.851    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_n_1
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.090 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry__0/O[2]
                         net (fo=2, routed)           0.594     8.684    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry__0_n_6
    SLICE_X14Y24         LUT3 (Prop_lut3_I1_O)        0.302     8.986 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_1/O
                         net (fo=2, routed)           0.582     9.568    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_1_n_1
    SLICE_X15Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.692 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.692    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_5_n_1
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.093 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.102    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_n_1
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.436 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__1/O[1]
                         net (fo=2, routed)           0.644    11.080    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[12]
    SLICE_X19Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    11.785 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.785    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.899 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.899    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.013 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.013    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4_n_1
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.127    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5_n_1
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.440 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__6/O[3]
                         net (fo=1, routed)           0.000    12.440    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[31]
    SLICE_X19Y30         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        1.489     7.681    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y30         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[31]/C
                         clock pessimism              0.230     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X19Y30         FDRE (Setup_fdre_C_D)        0.062     7.891    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[31]
  -------------------------------------------------------------------
                         required time                          7.891    
                         arrival time                         -12.440    
  -------------------------------------------------------------------
                         slack                                 -4.549    

Slack (VIOLATED) :        -4.475ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.398ns  (logic 4.085ns (43.468%)  route 5.313ns (56.532%))
  Logic Levels:           15  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        1.660     2.968    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y21         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/Q
                         net (fo=2, routed)           0.969     4.455    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]
    SLICE_X14Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.579 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_17/O
                         net (fo=1, routed)           0.713     5.292    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_17_n_1
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.416 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_11/O
                         net (fo=15, routed)          0.495     5.911    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_11_n_1
    SLICE_X18Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.035 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_10/O
                         net (fo=2, routed)           0.688     6.724    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_10_n_1
    SLICE_X16Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.848 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_1/O
                         net (fo=1, routed)           0.618     7.466    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_1_n_1
    SLICE_X21Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.851 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry/CO[3]
                         net (fo=1, routed)           0.000     7.851    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_n_1
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.090 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry__0/O[2]
                         net (fo=2, routed)           0.594     8.684    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry__0_n_6
    SLICE_X14Y24         LUT3 (Prop_lut3_I1_O)        0.302     8.986 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_1/O
                         net (fo=2, routed)           0.582     9.568    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_1_n_1
    SLICE_X15Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.692 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.692    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_5_n_1
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.093 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.102    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_n_1
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.436 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__1/O[1]
                         net (fo=2, routed)           0.644    11.080    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[12]
    SLICE_X19Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    11.785 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.785    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.899 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.899    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.013 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.013    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4_n_1
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.127    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5_n_1
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.366 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000    12.366    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[30]
    SLICE_X19Y30         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        1.489     7.681    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y30         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[30]/C
                         clock pessimism              0.230     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X19Y30         FDRE (Setup_fdre_C_D)        0.062     7.891    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[30]
  -------------------------------------------------------------------
                         required time                          7.891    
                         arrival time                         -12.366    
  -------------------------------------------------------------------
                         slack                                 -4.475    

Slack (VIOLATED) :        -4.459ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.382ns  (logic 4.069ns (43.371%)  route 5.313ns (56.629%))
  Logic Levels:           15  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        1.660     2.968    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y21         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/Q
                         net (fo=2, routed)           0.969     4.455    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]
    SLICE_X14Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.579 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_17/O
                         net (fo=1, routed)           0.713     5.292    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_17_n_1
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.416 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_11/O
                         net (fo=15, routed)          0.495     5.911    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_11_n_1
    SLICE_X18Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.035 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_10/O
                         net (fo=2, routed)           0.688     6.724    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_10_n_1
    SLICE_X16Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.848 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_1/O
                         net (fo=1, routed)           0.618     7.466    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_1_n_1
    SLICE_X21Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.851 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry/CO[3]
                         net (fo=1, routed)           0.000     7.851    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_n_1
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.090 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry__0/O[2]
                         net (fo=2, routed)           0.594     8.684    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry__0_n_6
    SLICE_X14Y24         LUT3 (Prop_lut3_I1_O)        0.302     8.986 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_1/O
                         net (fo=2, routed)           0.582     9.568    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_1_n_1
    SLICE_X15Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.692 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.692    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_5_n_1
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.093 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.102    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_n_1
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.436 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__1/O[1]
                         net (fo=2, routed)           0.644    11.080    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[12]
    SLICE_X19Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    11.785 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.785    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.899 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.899    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.013 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.013    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4_n_1
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.127 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.127    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5_n_1
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.350 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.000    12.350    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[28]
    SLICE_X19Y30         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        1.489     7.681    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y30         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[28]/C
                         clock pessimism              0.230     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X19Y30         FDRE (Setup_fdre_C_D)        0.062     7.891    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[28]
  -------------------------------------------------------------------
                         required time                          7.891    
                         arrival time                         -12.350    
  -------------------------------------------------------------------
                         slack                                 -4.459    

Slack (VIOLATED) :        -4.456ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.379ns  (logic 4.066ns (43.353%)  route 5.313ns (56.647%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        1.660     2.968    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y21         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/Q
                         net (fo=2, routed)           0.969     4.455    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]
    SLICE_X14Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.579 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_17/O
                         net (fo=1, routed)           0.713     5.292    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_17_n_1
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.416 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_11/O
                         net (fo=15, routed)          0.495     5.911    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_11_n_1
    SLICE_X18Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.035 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_10/O
                         net (fo=2, routed)           0.688     6.724    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_10_n_1
    SLICE_X16Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.848 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_1/O
                         net (fo=1, routed)           0.618     7.466    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_1_n_1
    SLICE_X21Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.851 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry/CO[3]
                         net (fo=1, routed)           0.000     7.851    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_n_1
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.090 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry__0/O[2]
                         net (fo=2, routed)           0.594     8.684    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry__0_n_6
    SLICE_X14Y24         LUT3 (Prop_lut3_I1_O)        0.302     8.986 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_1/O
                         net (fo=2, routed)           0.582     9.568    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_1_n_1
    SLICE_X15Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.692 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.692    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_5_n_1
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.093 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.102    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_n_1
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.436 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__1/O[1]
                         net (fo=2, routed)           0.644    11.080    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[12]
    SLICE_X19Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    11.785 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.785    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.899 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.899    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.013 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.013    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4_n_1
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.347 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.000    12.347    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[25]
    SLICE_X19Y29         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        1.489     7.681    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y29         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[25]/C
                         clock pessimism              0.230     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X19Y29         FDRE (Setup_fdre_C_D)        0.062     7.891    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[25]
  -------------------------------------------------------------------
                         required time                          7.891    
                         arrival time                         -12.347    
  -------------------------------------------------------------------
                         slack                                 -4.456    

Slack (VIOLATED) :        -4.435ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.358ns  (logic 4.045ns (43.226%)  route 5.313ns (56.774%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        1.660     2.968    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y21         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/Q
                         net (fo=2, routed)           0.969     4.455    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]
    SLICE_X14Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.579 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_17/O
                         net (fo=1, routed)           0.713     5.292    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_17_n_1
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.416 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_11/O
                         net (fo=15, routed)          0.495     5.911    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_11_n_1
    SLICE_X18Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.035 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_10/O
                         net (fo=2, routed)           0.688     6.724    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_10_n_1
    SLICE_X16Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.848 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_1/O
                         net (fo=1, routed)           0.618     7.466    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_1_n_1
    SLICE_X21Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.851 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry/CO[3]
                         net (fo=1, routed)           0.000     7.851    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_n_1
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.090 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry__0/O[2]
                         net (fo=2, routed)           0.594     8.684    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry__0_n_6
    SLICE_X14Y24         LUT3 (Prop_lut3_I1_O)        0.302     8.986 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_1/O
                         net (fo=2, routed)           0.582     9.568    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_1_n_1
    SLICE_X15Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.692 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.692    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_5_n_1
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.093 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.102    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_n_1
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.436 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__1/O[1]
                         net (fo=2, routed)           0.644    11.080    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[12]
    SLICE_X19Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    11.785 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.785    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.899 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.899    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.013 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.013    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4_n_1
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.326 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.000    12.326    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[27]
    SLICE_X19Y29         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        1.489     7.681    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y29         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[27]/C
                         clock pessimism              0.230     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X19Y29         FDRE (Setup_fdre_C_D)        0.062     7.891    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[27]
  -------------------------------------------------------------------
                         required time                          7.891    
                         arrival time                         -12.326    
  -------------------------------------------------------------------
                         slack                                 -4.435    

Slack (VIOLATED) :        -4.361ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.284ns  (logic 3.971ns (42.773%)  route 5.313ns (57.227%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        1.660     2.968    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y21         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/Q
                         net (fo=2, routed)           0.969     4.455    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]
    SLICE_X14Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.579 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_17/O
                         net (fo=1, routed)           0.713     5.292    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_17_n_1
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.416 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_11/O
                         net (fo=15, routed)          0.495     5.911    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_11_n_1
    SLICE_X18Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.035 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_10/O
                         net (fo=2, routed)           0.688     6.724    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_10_n_1
    SLICE_X16Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.848 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_1/O
                         net (fo=1, routed)           0.618     7.466    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_1_n_1
    SLICE_X21Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.851 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry/CO[3]
                         net (fo=1, routed)           0.000     7.851    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_n_1
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.090 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry__0/O[2]
                         net (fo=2, routed)           0.594     8.684    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry__0_n_6
    SLICE_X14Y24         LUT3 (Prop_lut3_I1_O)        0.302     8.986 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_1/O
                         net (fo=2, routed)           0.582     9.568    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_1_n_1
    SLICE_X15Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.692 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.692    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_5_n_1
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.093 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.102    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_n_1
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.436 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__1/O[1]
                         net (fo=2, routed)           0.644    11.080    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[12]
    SLICE_X19Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    11.785 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.785    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.899 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.899    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.013 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.013    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4_n_1
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.252 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.000    12.252    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[26]
    SLICE_X19Y29         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        1.489     7.681    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y29         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[26]/C
                         clock pessimism              0.230     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X19Y29         FDRE (Setup_fdre_C_D)        0.062     7.891    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[26]
  -------------------------------------------------------------------
                         required time                          7.891    
                         arrival time                         -12.252    
  -------------------------------------------------------------------
                         slack                                 -4.361    

Slack (VIOLATED) :        -4.345ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 3.955ns (42.675%)  route 5.313ns (57.325%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        1.660     2.968    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y21         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/Q
                         net (fo=2, routed)           0.969     4.455    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]
    SLICE_X14Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.579 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_17/O
                         net (fo=1, routed)           0.713     5.292    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_17_n_1
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.416 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_11/O
                         net (fo=15, routed)          0.495     5.911    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_11_n_1
    SLICE_X18Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.035 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_10/O
                         net (fo=2, routed)           0.688     6.724    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_10_n_1
    SLICE_X16Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.848 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_1/O
                         net (fo=1, routed)           0.618     7.466    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_1_n_1
    SLICE_X21Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.851 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry/CO[3]
                         net (fo=1, routed)           0.000     7.851    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_n_1
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.090 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry__0/O[2]
                         net (fo=2, routed)           0.594     8.684    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry__0_n_6
    SLICE_X14Y24         LUT3 (Prop_lut3_I1_O)        0.302     8.986 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_1/O
                         net (fo=2, routed)           0.582     9.568    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_1_n_1
    SLICE_X15Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.692 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.692    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_5_n_1
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.093 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.102    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_n_1
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.436 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__1/O[1]
                         net (fo=2, routed)           0.644    11.080    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[12]
    SLICE_X19Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    11.785 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.785    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.899 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.899    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.013 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.013    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4_n_1
    SLICE_X19Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.236 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.000    12.236    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[24]
    SLICE_X19Y29         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        1.489     7.681    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y29         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[24]/C
                         clock pessimism              0.230     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X19Y29         FDRE (Setup_fdre_C_D)        0.062     7.891    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[24]
  -------------------------------------------------------------------
                         required time                          7.891    
                         arrival time                         -12.236    
  -------------------------------------------------------------------
                         slack                                 -4.345    

Slack (VIOLATED) :        -4.343ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.265ns  (logic 3.952ns (42.656%)  route 5.313ns (57.344%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        1.660     2.968    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y21         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/Q
                         net (fo=2, routed)           0.969     4.455    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]
    SLICE_X14Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.579 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_17/O
                         net (fo=1, routed)           0.713     5.292    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_17_n_1
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.416 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_11/O
                         net (fo=15, routed)          0.495     5.911    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_11_n_1
    SLICE_X18Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.035 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_10/O
                         net (fo=2, routed)           0.688     6.724    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_10_n_1
    SLICE_X16Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.848 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_1/O
                         net (fo=1, routed)           0.618     7.466    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_1_n_1
    SLICE_X21Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.851 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry/CO[3]
                         net (fo=1, routed)           0.000     7.851    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_n_1
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.090 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry__0/O[2]
                         net (fo=2, routed)           0.594     8.684    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry__0_n_6
    SLICE_X14Y24         LUT3 (Prop_lut3_I1_O)        0.302     8.986 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_1/O
                         net (fo=2, routed)           0.582     9.568    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_1_n_1
    SLICE_X15Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.692 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.692    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_5_n_1
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.093 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.102    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_n_1
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.436 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__1/O[1]
                         net (fo=2, routed)           0.644    11.080    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[12]
    SLICE_X19Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    11.785 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.785    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.899 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.899    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.233 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.000    12.233    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[21]
    SLICE_X19Y28         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        1.488     7.681    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y28         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[21]/C
                         clock pessimism              0.230     7.911    
                         clock uncertainty           -0.083     7.828    
    SLICE_X19Y28         FDRE (Setup_fdre_C_D)        0.062     7.890    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[21]
  -------------------------------------------------------------------
                         required time                          7.890    
                         arrival time                         -12.233    
  -------------------------------------------------------------------
                         slack                                 -4.343    

Slack (VIOLATED) :        -4.322ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 3.931ns (42.526%)  route 5.313ns (57.474%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        1.660     2.968    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y21         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]/Q
                         net (fo=2, routed)           0.969     4.455    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table2_reg[1][3]
    SLICE_X14Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.579 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_17/O
                         net (fo=1, routed)           0.713     5.292    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_17_n_1
    SLICE_X21Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.416 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_11/O
                         net (fo=15, routed)          0.495     5.911    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_11_n_1
    SLICE_X18Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.035 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_10/O
                         net (fo=2, routed)           0.688     6.724    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_10_n_1
    SLICE_X16Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.848 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_1/O
                         net (fo=1, routed)           0.618     7.466    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_i_1_n_1
    SLICE_X21Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.851 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry/CO[3]
                         net (fo=1, routed)           0.000     7.851    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry_n_1
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.090 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry__0/O[2]
                         net (fo=2, routed)           0.594     8.684    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__30_carry__0_n_6
    SLICE_X14Y24         LUT3 (Prop_lut3_I1_O)        0.302     8.986 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_1/O
                         net (fo=2, routed)           0.582     9.568    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_1_n_1
    SLICE_X15Y24         LUT4 (Prop_lut4_I0_O)        0.124     9.692 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.692    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_i_5_n_1
    SLICE_X15Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.093 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/CO[3]
                         net (fo=1, routed)           0.009    10.102    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0_n_1
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.436 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__1/O[1]
                         net (fo=2, routed)           0.644    11.080    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[12]
    SLICE_X19Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    11.785 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.785    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X19Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.899 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.899    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X19Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.212 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/O[3]
                         net (fo=1, routed)           0.000    12.212    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[23]
    SLICE_X19Y28         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        1.488     7.681    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y28         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[23]/C
                         clock pessimism              0.230     7.911    
                         clock uncertainty           -0.083     7.828    
    SLICE_X19Y28         FDRE (Setup_fdre_C_D)        0.062     7.890    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[23]
  -------------------------------------------------------------------
                         required time                          7.890    
                         arrival time                         -12.212    
  -------------------------------------------------------------------
                         slack                                 -4.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.767%)  route 0.187ns (47.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        0.565     0.906    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y51         FDRE                                         r  zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=7, routed)           0.187     1.257    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4][2]
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.302 r  zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I/CS/O
                         net (fo=1, routed)           0.000     1.302    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_3
    SLICE_X15Y49         FDRE                                         r  zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        0.832     1.202    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X15Y49         FDRE                                         r  zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.092     1.265    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.263%)  route 0.218ns (60.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        0.584     0.925    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.218     1.284    zybo_7_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        0.893     1.263    zybo_7_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.234    zybo_7_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.236%)  route 0.218ns (60.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        0.584     0.925    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.218     1.284    zybo_7_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        0.893     1.263    zybo_7_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.234    zybo_7_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        0.564     0.905    zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y38         FDRE                                         r  zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.110     1.156    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X10Y38         SRLC32E                                      r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        0.832     1.202    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y38         SRLC32E                                      r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.285     0.918    
    SLICE_X10Y38         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.100    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.540%)  route 0.245ns (63.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        0.584     0.925    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.245     1.310    zybo_7_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        0.893     1.263    zybo_7_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    zybo_7_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.539%)  route 0.245ns (63.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        0.584     0.925    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.245     1.310    zybo_7_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        0.893     1.263    zybo_7_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    zybo_7_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.447%)  route 0.214ns (62.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        0.586     0.927    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.214     1.268    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[21]
    SLICE_X5Y51          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        0.853     1.223    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y51          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)        -0.006     1.188    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.730%)  route 0.115ns (41.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        0.582     0.923    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X0Y41          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.115     1.202    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y39          SRLC32E                                      r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        0.849     1.219    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y39          SRLC32E                                      r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.938    
    SLICE_X0Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.121    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.977%)  route 0.251ns (64.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        0.584     0.925    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.251     1.317    zybo_7_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        0.893     1.263    zybo_7_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    zybo_7_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.809%)  route 0.211ns (62.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        0.584     0.925    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.211     1.263    zybo_7_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1260, routed)        0.893     1.263    zybo_7_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    zybo_7_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y15  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         5.000       4.000      SLICE_X10Y50    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X12Y49    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X12Y49    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X12Y49    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X14Y51    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X15Y51    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X15Y51    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X15Y51    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X15Y45    zybo_7_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[11].LOAD_REG_I/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y39     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y39     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y39     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X0Y39     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X10Y38    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y45     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y39     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y39     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X10Y38    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y40     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X10Y38    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y45     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y39     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y39     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X10Y38    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y40     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X10Y39    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X10Y38    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X10Y39    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X10Y38    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK



