// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _estimate_ISI_encode_HH_
#define _estimate_ISI_encode_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "estimate_ISI_encode_ISIquan_0_V.h"
#include "estimate_ISI_encode_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 11,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct estimate_ISI_encode : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    estimate_ISI_encode(sc_module_name name);
    SC_HAS_PROCESS(estimate_ISI_encode);

    ~estimate_ISI_encode();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    estimate_ISI_encode_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* estimate_ISI_encode_AXILiteS_s_axi_U;
    estimate_ISI_encode_ISIquan_0_V* ISIquan_0_V_U;
    estimate_ISI_encode_ISIquan_0_V* ISIquan_1_V_U;
    estimate_ISI_encode_ISIquan_0_V* ISIquan_2_V_U;
    estimate_ISI_encode_ISIquan_0_V* ISIquan_3_V_U;
    estimate_ISI_encode_ISIquan_0_V* ISIquan_4_V_U;
    estimate_ISI_encode_ISIquan_0_V* ISIquan_5_V_U;
    estimate_ISI_encode_ISIquan_0_V* ISIquan_6_V_U;
    estimate_ISI_encode_ISIquan_0_V* ISIquan_7_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<6> > inputs_0_address0;
    sc_signal< sc_logic > inputs_0_ce0;
    sc_signal< sc_lv<32> > inputs_0_q0;
    sc_signal< sc_lv<6> > inputs_1_address0;
    sc_signal< sc_logic > inputs_1_ce0;
    sc_signal< sc_lv<32> > inputs_1_q0;
    sc_signal< sc_lv<6> > rem_0_address0;
    sc_signal< sc_logic > rem_0_ce0;
    sc_signal< sc_logic > rem_0_we0;
    sc_signal< sc_lv<32> > rem_0_d0;
    sc_signal< sc_lv<32> > rem_0_q0;
    sc_signal< sc_lv<6> > rem_1_address0;
    sc_signal< sc_logic > rem_1_ce0;
    sc_signal< sc_logic > rem_1_we0;
    sc_signal< sc_lv<32> > rem_1_d0;
    sc_signal< sc_lv<32> > rem_1_q0;
    sc_signal< sc_lv<3> > output_0_address0;
    sc_signal< sc_logic > output_0_ce0;
    sc_signal< sc_logic > output_0_we0;
    sc_signal< sc_lv<32> > output_0_d0;
    sc_signal< sc_lv<3> > output_1_address0;
    sc_signal< sc_logic > output_1_ce0;
    sc_signal< sc_logic > output_1_we0;
    sc_signal< sc_lv<32> > output_1_d0;
    sc_signal< sc_lv<7> > j_0_0_reg_1326;
    sc_signal< sc_lv<3> > grp_fu_1338_p2;
    sc_signal< sc_lv<3> > reg_1363;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln17_reg_2190;
    sc_signal< sc_lv<1> > tmp_12_fu_1434_p3;
    sc_signal< sc_lv<3> > reg_1363_pp0_iter1_reg;
    sc_signal< sc_lv<1> > trunc_ln301_1_fu_1430_p1;
    sc_signal< sc_lv<4> > reg_1367;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > tmp_12_reg_2237;
    sc_signal< sc_lv<1> > trunc_ln301_1_reg_2233;
    sc_signal< sc_lv<1> > icmp_ln17_fu_1371_p2;
    sc_signal< sc_lv<64> > zext_ln18_fu_1387_p1;
    sc_signal< sc_lv<64> > zext_ln18_reg_2194;
    sc_signal< sc_lv<1> > trunc_ln301_fu_1393_p1;
    sc_signal< sc_lv<1> > trunc_ln301_reg_2210;
    sc_signal< sc_lv<1> > trunc_ln301_reg_2210_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_8_fu_1397_p3;
    sc_signal< sc_lv<1> > tmp_8_reg_2214;
    sc_signal< sc_lv<1> > tmp_8_reg_2214_pp0_iter1_reg;
    sc_signal< sc_lv<19> > tmp_5_reg_2218;
    sc_signal< sc_lv<19> > tmp_5_reg_2218_pp0_iter1_reg;
    sc_signal< sc_lv<6> > rem_0_addr_reg_2223;
    sc_signal< sc_lv<6> > rem_0_addr_reg_2223_pp0_iter1_reg;
    sc_signal< sc_lv<11> > tmp_7_reg_2228;
    sc_signal< sc_lv<1> > trunc_ln301_1_reg_2233_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_12_reg_2237_pp0_iter1_reg;
    sc_signal< sc_lv<19> > tmp_9_reg_2241;
    sc_signal< sc_lv<19> > tmp_9_reg_2241_pp0_iter1_reg;
    sc_signal< sc_lv<6> > rem_1_addr_reg_2246;
    sc_signal< sc_lv<6> > rem_1_addr_reg_2246_pp0_iter1_reg;
    sc_signal< sc_lv<11> > tmp_10_reg_2251;
    sc_signal< sc_lv<7> > add_ln17_fu_1462_p2;
    sc_signal< sc_lv<7> > add_ln17_reg_2256;
    sc_signal< sc_lv<12> > sub_ln731_fu_1509_p2;
    sc_signal< sc_lv<12> > sub_ln731_reg_2264;
    sc_signal< sc_lv<8> > sub_ln1193_fu_1547_p2;
    sc_signal< sc_lv<8> > sub_ln1193_reg_2269;
    sc_signal< sc_lv<14> > mul_ln1118_fu_1561_p2;
    sc_signal< sc_lv<14> > mul_ln1118_reg_2274;
    sc_signal< sc_lv<12> > sub_ln703_1_fu_1577_p2;
    sc_signal< sc_lv<12> > sub_ln703_1_reg_2279;
    sc_signal< sc_lv<3> > trunc_ln321_1_fu_1583_p1;
    sc_signal< sc_lv<3> > trunc_ln321_1_reg_2284;
    sc_signal< sc_lv<4> > grp_fu_1343_p4;
    sc_signal< sc_lv<4> > lshr_ln321_1_reg_2288;
    sc_signal< sc_lv<10> > tmp_s_reg_2293;
    sc_signal< sc_lv<12> > sub_ln731_1_fu_1608_p2;
    sc_signal< sc_lv<12> > sub_ln731_1_reg_2298;
    sc_signal< sc_lv<7> > trunc_ln1333_3_reg_2303;
    sc_signal< sc_lv<7> > trunc_ln1333_1_reg_2310;
    sc_signal< sc_lv<10> > tmp_1_reg_2317;
    sc_signal< sc_lv<1> > icmp_ln1494_1_fu_1801_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_1_reg_2322;
    sc_signal< sc_lv<12> > sub_ln703_3_fu_1816_p2;
    sc_signal< sc_lv<12> > sub_ln703_3_reg_2327;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<4> > ISIquan_0_V_address0;
    sc_signal< sc_logic > ISIquan_0_V_ce0;
    sc_signal< sc_logic > ISIquan_0_V_we0;
    sc_signal< sc_lv<4> > ISIquan_0_V_d0;
    sc_signal< sc_lv<4> > ISIquan_0_V_q0;
    sc_signal< sc_lv<4> > ISIquan_0_V_address1;
    sc_signal< sc_logic > ISIquan_0_V_ce1;
    sc_signal< sc_lv<4> > ISIquan_0_V_q1;
    sc_signal< sc_lv<4> > ISIquan_1_V_address0;
    sc_signal< sc_logic > ISIquan_1_V_ce0;
    sc_signal< sc_logic > ISIquan_1_V_we0;
    sc_signal< sc_lv<4> > ISIquan_1_V_d0;
    sc_signal< sc_lv<4> > ISIquan_1_V_q0;
    sc_signal< sc_lv<4> > ISIquan_1_V_address1;
    sc_signal< sc_logic > ISIquan_1_V_ce1;
    sc_signal< sc_lv<4> > ISIquan_1_V_q1;
    sc_signal< sc_lv<4> > ISIquan_2_V_address0;
    sc_signal< sc_logic > ISIquan_2_V_ce0;
    sc_signal< sc_logic > ISIquan_2_V_we0;
    sc_signal< sc_lv<4> > ISIquan_2_V_d0;
    sc_signal< sc_lv<4> > ISIquan_2_V_q0;
    sc_signal< sc_lv<4> > ISIquan_2_V_address1;
    sc_signal< sc_logic > ISIquan_2_V_ce1;
    sc_signal< sc_lv<4> > ISIquan_2_V_q1;
    sc_signal< sc_lv<4> > ISIquan_3_V_address0;
    sc_signal< sc_logic > ISIquan_3_V_ce0;
    sc_signal< sc_logic > ISIquan_3_V_we0;
    sc_signal< sc_lv<4> > ISIquan_3_V_d0;
    sc_signal< sc_lv<4> > ISIquan_3_V_q0;
    sc_signal< sc_lv<4> > ISIquan_3_V_address1;
    sc_signal< sc_logic > ISIquan_3_V_ce1;
    sc_signal< sc_lv<4> > ISIquan_3_V_q1;
    sc_signal< sc_lv<4> > ISIquan_4_V_address0;
    sc_signal< sc_logic > ISIquan_4_V_ce0;
    sc_signal< sc_logic > ISIquan_4_V_we0;
    sc_signal< sc_lv<4> > ISIquan_4_V_d0;
    sc_signal< sc_lv<4> > ISIquan_4_V_q0;
    sc_signal< sc_lv<4> > ISIquan_4_V_address1;
    sc_signal< sc_logic > ISIquan_4_V_ce1;
    sc_signal< sc_lv<4> > ISIquan_4_V_q1;
    sc_signal< sc_lv<4> > ISIquan_5_V_address0;
    sc_signal< sc_logic > ISIquan_5_V_ce0;
    sc_signal< sc_logic > ISIquan_5_V_we0;
    sc_signal< sc_lv<4> > ISIquan_5_V_d0;
    sc_signal< sc_lv<4> > ISIquan_5_V_q0;
    sc_signal< sc_lv<4> > ISIquan_5_V_address1;
    sc_signal< sc_logic > ISIquan_5_V_ce1;
    sc_signal< sc_lv<4> > ISIquan_5_V_q1;
    sc_signal< sc_lv<4> > ISIquan_6_V_address0;
    sc_signal< sc_logic > ISIquan_6_V_ce0;
    sc_signal< sc_logic > ISIquan_6_V_we0;
    sc_signal< sc_lv<4> > ISIquan_6_V_d0;
    sc_signal< sc_lv<4> > ISIquan_6_V_q0;
    sc_signal< sc_lv<4> > ISIquan_6_V_address1;
    sc_signal< sc_logic > ISIquan_6_V_ce1;
    sc_signal< sc_lv<4> > ISIquan_6_V_q1;
    sc_signal< sc_lv<4> > ISIquan_7_V_address0;
    sc_signal< sc_logic > ISIquan_7_V_ce0;
    sc_signal< sc_logic > ISIquan_7_V_we0;
    sc_signal< sc_lv<4> > ISIquan_7_V_d0;
    sc_signal< sc_lv<4> > ISIquan_7_V_q0;
    sc_signal< sc_lv<4> > ISIquan_7_V_address1;
    sc_signal< sc_logic > ISIquan_7_V_ce1;
    sc_signal< sc_lv<4> > ISIquan_7_V_q1;
    sc_signal< sc_lv<7> > ap_phi_mux_j_0_0_phi_fu_1330_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln321_fu_1472_p1;
    sc_signal< sc_lv<64> > zext_ln321_1_fu_1736_p1;
    sc_signal< sc_lv<64> > zext_ln321_2_fu_1743_p1;
    sc_signal< sc_lv<64> > zext_ln321_3_fu_1930_p1;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<3> > trunc_ln321_fu_1468_p1;
    sc_signal< sc_lv<4> > ISI_q_V_fu_1724_p3;
    sc_signal< sc_lv<4> > ISI_q_V_1_fu_1918_p3;
    sc_signal< sc_lv<32> > or_ln50_6_fu_1938_p9;
    sc_signal< sc_lv<32> > or_ln50_6_2_fu_1980_p9;
    sc_signal< sc_lv<32> > or_ln50_6_4_fu_2022_p9;
    sc_signal< sc_lv<32> > or_ln50_6_6_fu_2064_p9;
    sc_signal< sc_lv<32> > or_ln50_6_8_fu_2106_p9;
    sc_signal< sc_lv<32> > or_ln50_6_s_fu_2148_p9;
    sc_signal< sc_lv<32> > or_ln50_6_1_fu_1959_p9;
    sc_signal< sc_lv<32> > or_ln50_6_3_fu_2001_p9;
    sc_signal< sc_lv<32> > or_ln50_6_5_fu_2043_p9;
    sc_signal< sc_lv<32> > or_ln50_6_7_fu_2085_p9;
    sc_signal< sc_lv<32> > or_ln50_6_9_fu_2127_p9;
    sc_signal< sc_lv<32> > or_ln50_6_10_fu_2169_p9;
    sc_signal< sc_lv<3> > trunc_ln17_fu_1425_p1;
    sc_signal< sc_lv<6> > lshr_ln_fu_1377_p4;
    sc_signal< sc_lv<10> > tmp_6_fu_1480_p4;
    sc_signal< sc_lv<12> > and_ln731_1_fu_1498_p3;
    sc_signal< sc_lv<12> > trunc_ln731_fu_1505_p1;
    sc_signal< sc_lv<7> > trunc_ln1333_2_fu_1515_p4;
    sc_signal< sc_lv<7> > trunc_ln2_fu_1529_p4;
    sc_signal< sc_lv<8> > zext_ln703_fu_1539_p1;
    sc_signal< sc_lv<8> > zext_ln703_1_fu_1543_p1;
    sc_signal< sc_lv<7> > mul_ln1118_fu_1561_p0;
    sc_signal< sc_lv<7> > mul_ln1118_fu_1561_p1;
    sc_signal< sc_lv<12> > and_ln_fu_1490_p3;
    sc_signal< sc_lv<12> > zext_ln1333_fu_1567_p1;
    sc_signal< sc_lv<12> > sub_ln703_fu_1571_p2;
    sc_signal< sc_lv<12> > zext_ln1333_2_fu_1525_p1;
    sc_signal< sc_lv<12> > and_ln731_3_fu_1597_p3;
    sc_signal< sc_lv<12> > trunc_ln731_1_fu_1604_p1;
    sc_signal< sc_lv<10> > shl_ln1_fu_1639_p3;
    sc_signal< sc_lv<15> > sext_ln1494_fu_1646_p1;
    sc_signal< sc_lv<15> > zext_ln1494_fu_1650_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_1653_p2;
    sc_signal< sc_lv<12> > shl_ln731_fu_1634_p2;
    sc_signal< sc_lv<12> > select_ln1494_fu_1659_p3;
    sc_signal< sc_lv<1> > icmp_ln1495_fu_1676_p2;
    sc_signal< sc_lv<1> > icmp_ln1497_fu_1682_p2;
    sc_signal< sc_lv<1> > xor_ln1495_fu_1698_p2;
    sc_signal< sc_lv<1> > and_ln1497_fu_1704_p2;
    sc_signal< sc_lv<1> > or_ln1495_fu_1718_p2;
    sc_signal< sc_lv<4> > select_ln1495_fu_1710_p3;
    sc_signal< sc_lv<4> > trunc_ln_i_fu_1688_p4;
    sc_signal< sc_lv<8> > zext_ln703_2_fu_1761_p1;
    sc_signal< sc_lv<8> > zext_ln703_3_fu_1764_p1;
    sc_signal< sc_lv<7> > mul_ln1118_1_fu_1779_p0;
    sc_signal< sc_lv<7> > mul_ln1118_1_fu_1779_p1;
    sc_signal< sc_lv<8> > sub_ln1193_1_fu_1767_p2;
    sc_signal< sc_lv<10> > shl_ln728_1_fu_1785_p3;
    sc_signal< sc_lv<14> > mul_ln1118_1_fu_1779_p2;
    sc_signal< sc_lv<15> > sext_ln1494_1_fu_1793_p1;
    sc_signal< sc_lv<15> > zext_ln1494_1_fu_1797_p1;
    sc_signal< sc_lv<12> > and_ln731_2_fu_1751_p3;
    sc_signal< sc_lv<12> > zext_ln1333_1_fu_1807_p1;
    sc_signal< sc_lv<12> > sub_ln703_2_fu_1810_p2;
    sc_signal< sc_lv<12> > zext_ln1333_3_fu_1758_p1;
    sc_signal< sc_lv<30> > tmp_2_fu_1822_p4;
    sc_signal< sc_lv<12> > shl_ln731_1_fu_1835_p2;
    sc_signal< sc_lv<12> > select_ln1494_1_fu_1840_p3;
    sc_signal< sc_lv<10> > tmp_3_fu_1846_p4;
    sc_signal< sc_lv<30> > tmp_4_fu_1856_p4;
    sc_signal< sc_lv<1> > icmp_ln1495_1_fu_1870_p2;
    sc_signal< sc_lv<1> > icmp_ln1497_1_fu_1876_p2;
    sc_signal< sc_lv<1> > xor_ln1495_1_fu_1892_p2;
    sc_signal< sc_lv<1> > and_ln1497_1_fu_1898_p2;
    sc_signal< sc_lv<1> > or_ln1495_1_fu_1912_p2;
    sc_signal< sc_lv<4> > select_ln1495_2_fu_1904_p3;
    sc_signal< sc_lv<4> > trunc_ln_i1_fu_1882_p4;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<14> > mul_ln1118_1_fu_1779_p00;
    sc_signal< sc_lv<14> > mul_ln1118_1_fu_1779_p10;
    sc_signal< sc_lv<14> > mul_ln1118_fu_1561_p00;
    sc_signal< sc_lv<14> > mul_ln1118_fu_1561_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage0;
    static const sc_lv<10> ap_ST_fsm_pp0_stage1;
    static const sc_lv<10> ap_ST_fsm_state7;
    static const sc_lv<10> ap_ST_fsm_state8;
    static const sc_lv<10> ap_ST_fsm_state9;
    static const sc_lv<10> ap_ST_fsm_state10;
    static const sc_lv<10> ap_ST_fsm_state11;
    static const sc_lv<10> ap_ST_fsm_state12;
    static const sc_lv<10> ap_ST_fsm_state13;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<64> ap_const_lv64_9;
    static const sc_lv<64> ap_const_lv64_A;
    static const sc_lv<64> ap_const_lv64_B;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<12> ap_const_lv12_2;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<12> ap_const_lv12_28;
    static const sc_lv<12> ap_const_lv12_190;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_E;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ISI_q_V_1_fu_1918_p3();
    void thread_ISI_q_V_fu_1724_p3();
    void thread_ISIquan_0_V_address0();
    void thread_ISIquan_0_V_address1();
    void thread_ISIquan_0_V_ce0();
    void thread_ISIquan_0_V_ce1();
    void thread_ISIquan_0_V_d0();
    void thread_ISIquan_0_V_we0();
    void thread_ISIquan_1_V_address0();
    void thread_ISIquan_1_V_address1();
    void thread_ISIquan_1_V_ce0();
    void thread_ISIquan_1_V_ce1();
    void thread_ISIquan_1_V_d0();
    void thread_ISIquan_1_V_we0();
    void thread_ISIquan_2_V_address0();
    void thread_ISIquan_2_V_address1();
    void thread_ISIquan_2_V_ce0();
    void thread_ISIquan_2_V_ce1();
    void thread_ISIquan_2_V_d0();
    void thread_ISIquan_2_V_we0();
    void thread_ISIquan_3_V_address0();
    void thread_ISIquan_3_V_address1();
    void thread_ISIquan_3_V_ce0();
    void thread_ISIquan_3_V_ce1();
    void thread_ISIquan_3_V_d0();
    void thread_ISIquan_3_V_we0();
    void thread_ISIquan_4_V_address0();
    void thread_ISIquan_4_V_address1();
    void thread_ISIquan_4_V_ce0();
    void thread_ISIquan_4_V_ce1();
    void thread_ISIquan_4_V_d0();
    void thread_ISIquan_4_V_we0();
    void thread_ISIquan_5_V_address0();
    void thread_ISIquan_5_V_address1();
    void thread_ISIquan_5_V_ce0();
    void thread_ISIquan_5_V_ce1();
    void thread_ISIquan_5_V_d0();
    void thread_ISIquan_5_V_we0();
    void thread_ISIquan_6_V_address0();
    void thread_ISIquan_6_V_address1();
    void thread_ISIquan_6_V_ce0();
    void thread_ISIquan_6_V_ce1();
    void thread_ISIquan_6_V_d0();
    void thread_ISIquan_6_V_we0();
    void thread_ISIquan_7_V_address0();
    void thread_ISIquan_7_V_address1();
    void thread_ISIquan_7_V_ce0();
    void thread_ISIquan_7_V_ce1();
    void thread_ISIquan_7_V_d0();
    void thread_ISIquan_7_V_we0();
    void thread_add_ln17_fu_1462_p2();
    void thread_and_ln1497_1_fu_1898_p2();
    void thread_and_ln1497_fu_1704_p2();
    void thread_and_ln731_1_fu_1498_p3();
    void thread_and_ln731_2_fu_1751_p3();
    void thread_and_ln731_3_fu_1597_p3();
    void thread_and_ln_fu_1490_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_j_0_0_phi_fu_1330_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_grp_fu_1338_p2();
    void thread_grp_fu_1343_p4();
    void thread_icmp_ln1494_1_fu_1801_p2();
    void thread_icmp_ln1494_fu_1653_p2();
    void thread_icmp_ln1495_1_fu_1870_p2();
    void thread_icmp_ln1495_fu_1676_p2();
    void thread_icmp_ln1497_1_fu_1876_p2();
    void thread_icmp_ln1497_fu_1682_p2();
    void thread_icmp_ln17_fu_1371_p2();
    void thread_inputs_0_address0();
    void thread_inputs_0_ce0();
    void thread_inputs_1_address0();
    void thread_inputs_1_ce0();
    void thread_lshr_ln_fu_1377_p4();
    void thread_mul_ln1118_1_fu_1779_p0();
    void thread_mul_ln1118_1_fu_1779_p00();
    void thread_mul_ln1118_1_fu_1779_p1();
    void thread_mul_ln1118_1_fu_1779_p10();
    void thread_mul_ln1118_1_fu_1779_p2();
    void thread_mul_ln1118_fu_1561_p0();
    void thread_mul_ln1118_fu_1561_p00();
    void thread_mul_ln1118_fu_1561_p1();
    void thread_mul_ln1118_fu_1561_p10();
    void thread_mul_ln1118_fu_1561_p2();
    void thread_or_ln1495_1_fu_1912_p2();
    void thread_or_ln1495_fu_1718_p2();
    void thread_or_ln50_6_10_fu_2169_p9();
    void thread_or_ln50_6_1_fu_1959_p9();
    void thread_or_ln50_6_2_fu_1980_p9();
    void thread_or_ln50_6_3_fu_2001_p9();
    void thread_or_ln50_6_4_fu_2022_p9();
    void thread_or_ln50_6_5_fu_2043_p9();
    void thread_or_ln50_6_6_fu_2064_p9();
    void thread_or_ln50_6_7_fu_2085_p9();
    void thread_or_ln50_6_8_fu_2106_p9();
    void thread_or_ln50_6_9_fu_2127_p9();
    void thread_or_ln50_6_fu_1938_p9();
    void thread_or_ln50_6_s_fu_2148_p9();
    void thread_output_0_address0();
    void thread_output_0_ce0();
    void thread_output_0_d0();
    void thread_output_0_we0();
    void thread_output_1_address0();
    void thread_output_1_ce0();
    void thread_output_1_d0();
    void thread_output_1_we0();
    void thread_rem_0_address0();
    void thread_rem_0_ce0();
    void thread_rem_0_d0();
    void thread_rem_0_we0();
    void thread_rem_1_address0();
    void thread_rem_1_ce0();
    void thread_rem_1_d0();
    void thread_rem_1_we0();
    void thread_select_ln1494_1_fu_1840_p3();
    void thread_select_ln1494_fu_1659_p3();
    void thread_select_ln1495_2_fu_1904_p3();
    void thread_select_ln1495_fu_1710_p3();
    void thread_sext_ln1494_1_fu_1793_p1();
    void thread_sext_ln1494_fu_1646_p1();
    void thread_shl_ln1_fu_1639_p3();
    void thread_shl_ln728_1_fu_1785_p3();
    void thread_shl_ln731_1_fu_1835_p2();
    void thread_shl_ln731_fu_1634_p2();
    void thread_sub_ln1193_1_fu_1767_p2();
    void thread_sub_ln1193_fu_1547_p2();
    void thread_sub_ln703_1_fu_1577_p2();
    void thread_sub_ln703_2_fu_1810_p2();
    void thread_sub_ln703_3_fu_1816_p2();
    void thread_sub_ln703_fu_1571_p2();
    void thread_sub_ln731_1_fu_1608_p2();
    void thread_sub_ln731_fu_1509_p2();
    void thread_tmp_12_fu_1434_p3();
    void thread_tmp_2_fu_1822_p4();
    void thread_tmp_3_fu_1846_p4();
    void thread_tmp_4_fu_1856_p4();
    void thread_tmp_6_fu_1480_p4();
    void thread_tmp_8_fu_1397_p3();
    void thread_trunc_ln1333_2_fu_1515_p4();
    void thread_trunc_ln17_fu_1425_p1();
    void thread_trunc_ln2_fu_1529_p4();
    void thread_trunc_ln301_1_fu_1430_p1();
    void thread_trunc_ln301_fu_1393_p1();
    void thread_trunc_ln321_1_fu_1583_p1();
    void thread_trunc_ln321_fu_1468_p1();
    void thread_trunc_ln731_1_fu_1604_p1();
    void thread_trunc_ln731_fu_1505_p1();
    void thread_trunc_ln_i1_fu_1882_p4();
    void thread_trunc_ln_i_fu_1688_p4();
    void thread_xor_ln1495_1_fu_1892_p2();
    void thread_xor_ln1495_fu_1698_p2();
    void thread_zext_ln1333_1_fu_1807_p1();
    void thread_zext_ln1333_2_fu_1525_p1();
    void thread_zext_ln1333_3_fu_1758_p1();
    void thread_zext_ln1333_fu_1567_p1();
    void thread_zext_ln1494_1_fu_1797_p1();
    void thread_zext_ln1494_fu_1650_p1();
    void thread_zext_ln18_fu_1387_p1();
    void thread_zext_ln321_1_fu_1736_p1();
    void thread_zext_ln321_2_fu_1743_p1();
    void thread_zext_ln321_3_fu_1930_p1();
    void thread_zext_ln321_fu_1472_p1();
    void thread_zext_ln703_1_fu_1543_p1();
    void thread_zext_ln703_2_fu_1761_p1();
    void thread_zext_ln703_3_fu_1764_p1();
    void thread_zext_ln703_fu_1539_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
