m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/simulation/modelsim
vcarry_select_adder
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1537567951
!i10b 1
!s100 fWo68AF80:5K]1:0C1TVF0
IQO_AUB5BZYPUU0h81;J1;1
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 carry_select_adder_sv_unit
S1
R0
w1537563878
8C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/carry_select_adder.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/carry_select_adder.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1537567951.000000
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/carry_select_adder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA|C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/carry_select_adder.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA
Z8 tCvgOpt 0
vCRA_4bit
R1
R2
!i10b 1
!s100 D1GG;fbT`X2:L;IzCK?Zk2
Ie>=j`5SVe4e:SCJf9=?ff3
R3
!s105 CRA_4bit_sv_unit
S1
R0
w1537564540
8C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/CRA_4bit.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/CRA_4bit.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/CRA_4bit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA|C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/CRA_4bit.sv|
!i113 1
R6
R7
R8
n@c@r@a_4bit
vCSA_unit
R1
R2
!i10b 1
!s100 <Y>mZfE]L::oJ>1fRLgz;2
IW9e`X^c1Oz7UA11:e1@AN2
R3
!s105 CSA_unit_sv_unit
S1
R0
w1537564437
8C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/CSA_unit.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/CSA_unit.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/CSA_unit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA|C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/CSA_unit.sv|
!i113 1
R6
R7
R8
n@c@s@a_unit
vfull_adder
R1
R2
!i10b 1
!s100 ?e@lZN09:5ealfCzZ8jHP1
IM[l^_idohMCGfgXFh@jJM3
R3
!s105 full_adder_sv_unit
S1
R0
w1537564041
8C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/full_adder.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/full_adder.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/full_adder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA|C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/full_adder.sv|
!i113 1
R6
R7
R8
vHexDriver
R1
R2
!i10b 1
!s100 =R2i165HPJgkY;aA[TRmG3
IgoABPT0f3@gTHi07]6M9:1
R3
!s105 HexDriver_sv_unit
S1
R0
w1537393685
8C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/HexDriver.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/HexDriver.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/HexDriver.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA|C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/HexDriver.sv|
!i113 1
R6
R7
R8
n@hex@driver
vlab4_adders_toplevel
R1
R2
!i10b 1
!s100 VA<><UF9LcO2mD1Nb5lJ91
IlZzXQfdK^A_zO_dX5G3nj1
R3
!s105 lab4_adders_toplevel_sv_unit
S1
R0
w1537563428
8C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv
L0 17
R4
r1
!s85 0
31
R5
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA|C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/lab4_adders_toplevel.sv|
!i113 1
R6
R7
R8
vtestbench
R1
R2
!i10b 1
!s100 Ec0WB25J4;P`OiZLT;c?=2
I^QP?DZRAeGV>@2VN>NMK72
R3
!s105 testbench_sv_unit
S1
R0
w1537564114
8C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/testbench.sv
FC:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/testbench.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/testbench.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA|C:/Users/finnn/Documents/385/385_FPGA/Lab4-CLA/testbench.sv|
!i113 1
R6
R7
R8
