# Generated by CMake, DO NOT EDIT
# Custom rules for NVPTXCommonTableGen
.SUFFIXES: 
all: \
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenInstrInfo.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenAsmWriter.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenDAGISel.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenSubtargetInfo.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenAsmWriter.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenDAGISel.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenSubtargetInfo.inc.tmp


/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc.tmp
	echo "Updating NVPTXGenRegisterInfo.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenInstrInfo.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.tmp
	echo "Updating NVPTXGenInstrInfo.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenInstrInfo.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenAsmWriter.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenAsmWriter.inc.tmp
	echo "Updating NVPTXGenAsmWriter.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenAsmWriter.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenAsmWriter.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenDAGISel.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenDAGISel.inc.tmp
	echo "Updating NVPTXGenDAGISel.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenDAGISel.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenDAGISel.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenSubtargetInfo.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenSubtargetInfo.inc.tmp
	echo "Updating NVPTXGenSubtargetInfo.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenSubtargetInfo.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenSubtargetInfo.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTXInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTXInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTXIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTXRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTXVector.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTX.td
	echo "Building NVPTXGenRegisterInfo.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen -gen-register-info -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTX.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTXInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTXInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTXIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTXRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTXVector.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTX.td
	echo "Building NVPTXGenInstrInfo.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen -gen-instr-info -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTX.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenInstrInfo.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenAsmWriter.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTXInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTXInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTXIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTXRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTXVector.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTX.td
	echo "Building NVPTXGenAsmWriter.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen -gen-asm-writer -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTX.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenAsmWriter.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenDAGISel.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTXInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTXInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTXIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTXRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTXVector.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTX.td
	echo "Building NVPTXGenDAGISel.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen -gen-dag-isel -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTX.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenDAGISel.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenSubtargetInfo.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTXInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTXInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTXIntrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTXRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTXVector.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTX.td
	echo "Building NVPTXGenSubtargetInfo.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen -gen-subtarget -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/NVPTX/NVPTX.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/NVPTX/NVPTXGenSubtargetInfo.inc.tmp
