-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity krnl_lstm_krnl_dot_1 is
port (
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read9 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read11 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read12 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read13 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read14 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read15 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read16 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read17 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read18 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read19 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read20 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read21 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read22 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read23 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read24 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read25 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read26 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read27 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read28 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read29 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read30 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read31 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read32 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read33 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read34 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read35 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read36 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read37 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read38 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read39 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read40 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read41 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read42 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read43 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read44 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read45 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read46 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read47 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read48 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read49 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read50 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read51 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read52 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read53 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read54 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read55 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read56 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read57 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read58 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read59 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read60 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read61 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read62 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read63 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_in2_offset : IN STD_LOGIC_VECTOR (3 downto 0);
    p_output : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    p_read_ap_vld : IN STD_LOGIC;
    p_read1_ap_vld : IN STD_LOGIC;
    p_read2_ap_vld : IN STD_LOGIC;
    p_read3_ap_vld : IN STD_LOGIC;
    p_read4_ap_vld : IN STD_LOGIC;
    p_read5_ap_vld : IN STD_LOGIC;
    p_read6_ap_vld : IN STD_LOGIC;
    p_read7_ap_vld : IN STD_LOGIC;
    p_read8_ap_vld : IN STD_LOGIC;
    p_read9_ap_vld : IN STD_LOGIC;
    p_read10_ap_vld : IN STD_LOGIC;
    p_read11_ap_vld : IN STD_LOGIC;
    p_read12_ap_vld : IN STD_LOGIC;
    p_read13_ap_vld : IN STD_LOGIC;
    p_read14_ap_vld : IN STD_LOGIC;
    p_read15_ap_vld : IN STD_LOGIC;
    p_read16_ap_vld : IN STD_LOGIC;
    p_read17_ap_vld : IN STD_LOGIC;
    p_read18_ap_vld : IN STD_LOGIC;
    p_read19_ap_vld : IN STD_LOGIC;
    p_read20_ap_vld : IN STD_LOGIC;
    p_read21_ap_vld : IN STD_LOGIC;
    p_read22_ap_vld : IN STD_LOGIC;
    p_read23_ap_vld : IN STD_LOGIC;
    p_read24_ap_vld : IN STD_LOGIC;
    p_read25_ap_vld : IN STD_LOGIC;
    p_read26_ap_vld : IN STD_LOGIC;
    p_read27_ap_vld : IN STD_LOGIC;
    p_read28_ap_vld : IN STD_LOGIC;
    p_read29_ap_vld : IN STD_LOGIC;
    p_read30_ap_vld : IN STD_LOGIC;
    p_read31_ap_vld : IN STD_LOGIC;
    p_read32_ap_vld : IN STD_LOGIC;
    p_read33_ap_vld : IN STD_LOGIC;
    p_read34_ap_vld : IN STD_LOGIC;
    p_read35_ap_vld : IN STD_LOGIC;
    p_read36_ap_vld : IN STD_LOGIC;
    p_read37_ap_vld : IN STD_LOGIC;
    p_read38_ap_vld : IN STD_LOGIC;
    p_read39_ap_vld : IN STD_LOGIC;
    p_read40_ap_vld : IN STD_LOGIC;
    p_read41_ap_vld : IN STD_LOGIC;
    p_read42_ap_vld : IN STD_LOGIC;
    p_read43_ap_vld : IN STD_LOGIC;
    p_read44_ap_vld : IN STD_LOGIC;
    p_read45_ap_vld : IN STD_LOGIC;
    p_read46_ap_vld : IN STD_LOGIC;
    p_read47_ap_vld : IN STD_LOGIC;
    p_read48_ap_vld : IN STD_LOGIC;
    p_read49_ap_vld : IN STD_LOGIC;
    p_read50_ap_vld : IN STD_LOGIC;
    p_read51_ap_vld : IN STD_LOGIC;
    p_read52_ap_vld : IN STD_LOGIC;
    p_read53_ap_vld : IN STD_LOGIC;
    p_read54_ap_vld : IN STD_LOGIC;
    p_read55_ap_vld : IN STD_LOGIC;
    p_read56_ap_vld : IN STD_LOGIC;
    p_read57_ap_vld : IN STD_LOGIC;
    p_read58_ap_vld : IN STD_LOGIC;
    p_read59_ap_vld : IN STD_LOGIC;
    p_read60_ap_vld : IN STD_LOGIC;
    p_read61_ap_vld : IN STD_LOGIC;
    p_read62_ap_vld : IN STD_LOGIC;
    p_read63_ap_vld : IN STD_LOGIC;
    p_in2_offset_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    p_output_ap_vld : OUT STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of krnl_lstm_krnl_dot_1 is 
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal krnl_dot_1_entry139_U0_ap_start : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_start_full_n : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_ap_done : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_ap_continue : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_ap_idle : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_ap_ready : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_start_out : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_start_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_0_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_0_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_1_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_1_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_2_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_2_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_3_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_3_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_4_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_4_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_5_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_5_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_6_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_6_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_7_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_7_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_8_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_8_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_9_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_9_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_10_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_10_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_11_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_11_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_12_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_12_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_13_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_13_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_14_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_14_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_15_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_15_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_16_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_16_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_17_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_17_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_18_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_18_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_19_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_19_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_20_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_20_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_21_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_21_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_22_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_22_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_23_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_23_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_24_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_24_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_25_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_25_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_26_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_26_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_27_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_27_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_28_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_28_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_29_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_29_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_30_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_30_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_31_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_31_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_32_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_32_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_33_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_33_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_34_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_34_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_35_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_35_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_36_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_36_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_37_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_37_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_38_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_38_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_39_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_39_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_40_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_40_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_41_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_41_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_42_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_42_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_43_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_43_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_44_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_44_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_45_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_45_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_46_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_46_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_47_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_47_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_48_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_48_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_49_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_49_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_50_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_50_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_51_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_51_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_52_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_52_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_53_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_53_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_54_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_54_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_55_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_55_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_56_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_56_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_57_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_57_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_58_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_58_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_59_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_59_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_60_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_60_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_61_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_61_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_62_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_62_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in1_63_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal krnl_dot_1_entry139_U0_p_in1_63_out_write : STD_LOGIC;
    signal krnl_dot_1_entry139_U0_p_in2_offset_out_din : STD_LOGIC_VECTOR (3 downto 0);
    signal krnl_dot_1_entry139_U0_p_in2_offset_out_write : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_ap_start : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_ap_done : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_ap_continue : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_ap_idle : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_ap_ready : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_start_out : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_start_write : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_str_in12_din : STD_LOGIC_VECTOR (127 downto 0);
    signal readVec2Stream_float_4u_U0_str_in12_write : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_0_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_1_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_2_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_3_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_4_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_5_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_6_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_7_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_8_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_9_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_10_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_11_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_12_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_13_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_14_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_15_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_16_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_17_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_18_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_19_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_20_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_21_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_22_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_23_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_24_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_25_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_26_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_27_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_28_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_29_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_30_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_31_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_32_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_33_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_34_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_35_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_36_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_37_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_38_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_39_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_40_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_41_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_42_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_43_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_44_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_45_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_46_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_47_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_48_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_49_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_50_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_51_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_52_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_53_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_54_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_55_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_56_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_57_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_58_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_59_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_60_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_61_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_62_read : STD_LOGIC;
    signal readVec2Stream_float_4u_U0_p_in_63_read : STD_LOGIC;
    signal readVec2Stream_float_4u_2_U0_ap_start : STD_LOGIC;
    signal readVec2Stream_float_4u_2_U0_ap_done : STD_LOGIC;
    signal readVec2Stream_float_4u_2_U0_ap_continue : STD_LOGIC;
    signal readVec2Stream_float_4u_2_U0_ap_idle : STD_LOGIC;
    signal readVec2Stream_float_4u_2_U0_ap_ready : STD_LOGIC;
    signal readVec2Stream_float_4u_2_U0_str_in12_din : STD_LOGIC_VECTOR (127 downto 0);
    signal readVec2Stream_float_4u_2_U0_str_in12_write : STD_LOGIC;
    signal readVec2Stream_float_4u_2_U0_p_in_offset_read : STD_LOGIC;
    signal dot_float_2u_unsigned_int_U0_str_in12_read : STD_LOGIC;
    signal dot_float_2u_unsigned_int_U0_str_in23_read : STD_LOGIC;
    signal dot_float_2u_unsigned_int_U0_p_res : STD_LOGIC_VECTOR (31 downto 0);
    signal dot_float_2u_unsigned_int_U0_ap_start : STD_LOGIC;
    signal dot_float_2u_unsigned_int_U0_p_res_ap_vld : STD_LOGIC;
    signal dot_float_2u_unsigned_int_U0_ap_done : STD_LOGIC;
    signal dot_float_2u_unsigned_int_U0_ap_ready : STD_LOGIC;
    signal dot_float_2u_unsigned_int_U0_ap_idle : STD_LOGIC;
    signal dot_float_2u_unsigned_int_U0_ap_continue : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal p_in1_0_c_full_n : STD_LOGIC;
    signal p_in1_0_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_0_c_empty_n : STD_LOGIC;
    signal p_in1_1_c_full_n : STD_LOGIC;
    signal p_in1_1_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_1_c_empty_n : STD_LOGIC;
    signal p_in1_2_c_full_n : STD_LOGIC;
    signal p_in1_2_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_2_c_empty_n : STD_LOGIC;
    signal p_in1_3_c_full_n : STD_LOGIC;
    signal p_in1_3_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_3_c_empty_n : STD_LOGIC;
    signal p_in1_4_c_full_n : STD_LOGIC;
    signal p_in1_4_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_4_c_empty_n : STD_LOGIC;
    signal p_in1_5_c_full_n : STD_LOGIC;
    signal p_in1_5_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_5_c_empty_n : STD_LOGIC;
    signal p_in1_6_c_full_n : STD_LOGIC;
    signal p_in1_6_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_6_c_empty_n : STD_LOGIC;
    signal p_in1_7_c_full_n : STD_LOGIC;
    signal p_in1_7_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_7_c_empty_n : STD_LOGIC;
    signal p_in1_8_c_full_n : STD_LOGIC;
    signal p_in1_8_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_8_c_empty_n : STD_LOGIC;
    signal p_in1_9_c_full_n : STD_LOGIC;
    signal p_in1_9_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_9_c_empty_n : STD_LOGIC;
    signal p_in1_10_c_full_n : STD_LOGIC;
    signal p_in1_10_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_10_c_empty_n : STD_LOGIC;
    signal p_in1_11_c_full_n : STD_LOGIC;
    signal p_in1_11_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_11_c_empty_n : STD_LOGIC;
    signal p_in1_12_c_full_n : STD_LOGIC;
    signal p_in1_12_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_12_c_empty_n : STD_LOGIC;
    signal p_in1_13_c_full_n : STD_LOGIC;
    signal p_in1_13_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_13_c_empty_n : STD_LOGIC;
    signal p_in1_14_c_full_n : STD_LOGIC;
    signal p_in1_14_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_14_c_empty_n : STD_LOGIC;
    signal p_in1_15_c_full_n : STD_LOGIC;
    signal p_in1_15_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_15_c_empty_n : STD_LOGIC;
    signal p_in1_16_c_full_n : STD_LOGIC;
    signal p_in1_16_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_16_c_empty_n : STD_LOGIC;
    signal p_in1_17_c_full_n : STD_LOGIC;
    signal p_in1_17_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_17_c_empty_n : STD_LOGIC;
    signal p_in1_18_c_full_n : STD_LOGIC;
    signal p_in1_18_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_18_c_empty_n : STD_LOGIC;
    signal p_in1_19_c_full_n : STD_LOGIC;
    signal p_in1_19_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_19_c_empty_n : STD_LOGIC;
    signal p_in1_20_c_full_n : STD_LOGIC;
    signal p_in1_20_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_20_c_empty_n : STD_LOGIC;
    signal p_in1_21_c_full_n : STD_LOGIC;
    signal p_in1_21_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_21_c_empty_n : STD_LOGIC;
    signal p_in1_22_c_full_n : STD_LOGIC;
    signal p_in1_22_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_22_c_empty_n : STD_LOGIC;
    signal p_in1_23_c_full_n : STD_LOGIC;
    signal p_in1_23_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_23_c_empty_n : STD_LOGIC;
    signal p_in1_24_c_full_n : STD_LOGIC;
    signal p_in1_24_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_24_c_empty_n : STD_LOGIC;
    signal p_in1_25_c_full_n : STD_LOGIC;
    signal p_in1_25_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_25_c_empty_n : STD_LOGIC;
    signal p_in1_26_c_full_n : STD_LOGIC;
    signal p_in1_26_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_26_c_empty_n : STD_LOGIC;
    signal p_in1_27_c_full_n : STD_LOGIC;
    signal p_in1_27_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_27_c_empty_n : STD_LOGIC;
    signal p_in1_28_c_full_n : STD_LOGIC;
    signal p_in1_28_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_28_c_empty_n : STD_LOGIC;
    signal p_in1_29_c_full_n : STD_LOGIC;
    signal p_in1_29_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_29_c_empty_n : STD_LOGIC;
    signal p_in1_30_c_full_n : STD_LOGIC;
    signal p_in1_30_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_30_c_empty_n : STD_LOGIC;
    signal p_in1_31_c_full_n : STD_LOGIC;
    signal p_in1_31_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_31_c_empty_n : STD_LOGIC;
    signal p_in1_32_c_full_n : STD_LOGIC;
    signal p_in1_32_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_32_c_empty_n : STD_LOGIC;
    signal p_in1_33_c_full_n : STD_LOGIC;
    signal p_in1_33_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_33_c_empty_n : STD_LOGIC;
    signal p_in1_34_c_full_n : STD_LOGIC;
    signal p_in1_34_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_34_c_empty_n : STD_LOGIC;
    signal p_in1_35_c_full_n : STD_LOGIC;
    signal p_in1_35_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_35_c_empty_n : STD_LOGIC;
    signal p_in1_36_c_full_n : STD_LOGIC;
    signal p_in1_36_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_36_c_empty_n : STD_LOGIC;
    signal p_in1_37_c_full_n : STD_LOGIC;
    signal p_in1_37_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_37_c_empty_n : STD_LOGIC;
    signal p_in1_38_c_full_n : STD_LOGIC;
    signal p_in1_38_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_38_c_empty_n : STD_LOGIC;
    signal p_in1_39_c_full_n : STD_LOGIC;
    signal p_in1_39_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_39_c_empty_n : STD_LOGIC;
    signal p_in1_40_c_full_n : STD_LOGIC;
    signal p_in1_40_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_40_c_empty_n : STD_LOGIC;
    signal p_in1_41_c_full_n : STD_LOGIC;
    signal p_in1_41_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_41_c_empty_n : STD_LOGIC;
    signal p_in1_42_c_full_n : STD_LOGIC;
    signal p_in1_42_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_42_c_empty_n : STD_LOGIC;
    signal p_in1_43_c_full_n : STD_LOGIC;
    signal p_in1_43_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_43_c_empty_n : STD_LOGIC;
    signal p_in1_44_c_full_n : STD_LOGIC;
    signal p_in1_44_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_44_c_empty_n : STD_LOGIC;
    signal p_in1_45_c_full_n : STD_LOGIC;
    signal p_in1_45_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_45_c_empty_n : STD_LOGIC;
    signal p_in1_46_c_full_n : STD_LOGIC;
    signal p_in1_46_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_46_c_empty_n : STD_LOGIC;
    signal p_in1_47_c_full_n : STD_LOGIC;
    signal p_in1_47_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_47_c_empty_n : STD_LOGIC;
    signal p_in1_48_c_full_n : STD_LOGIC;
    signal p_in1_48_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_48_c_empty_n : STD_LOGIC;
    signal p_in1_49_c_full_n : STD_LOGIC;
    signal p_in1_49_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_49_c_empty_n : STD_LOGIC;
    signal p_in1_50_c_full_n : STD_LOGIC;
    signal p_in1_50_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_50_c_empty_n : STD_LOGIC;
    signal p_in1_51_c_full_n : STD_LOGIC;
    signal p_in1_51_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_51_c_empty_n : STD_LOGIC;
    signal p_in1_52_c_full_n : STD_LOGIC;
    signal p_in1_52_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_52_c_empty_n : STD_LOGIC;
    signal p_in1_53_c_full_n : STD_LOGIC;
    signal p_in1_53_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_53_c_empty_n : STD_LOGIC;
    signal p_in1_54_c_full_n : STD_LOGIC;
    signal p_in1_54_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_54_c_empty_n : STD_LOGIC;
    signal p_in1_55_c_full_n : STD_LOGIC;
    signal p_in1_55_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_55_c_empty_n : STD_LOGIC;
    signal p_in1_56_c_full_n : STD_LOGIC;
    signal p_in1_56_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_56_c_empty_n : STD_LOGIC;
    signal p_in1_57_c_full_n : STD_LOGIC;
    signal p_in1_57_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_57_c_empty_n : STD_LOGIC;
    signal p_in1_58_c_full_n : STD_LOGIC;
    signal p_in1_58_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_58_c_empty_n : STD_LOGIC;
    signal p_in1_59_c_full_n : STD_LOGIC;
    signal p_in1_59_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_59_c_empty_n : STD_LOGIC;
    signal p_in1_60_c_full_n : STD_LOGIC;
    signal p_in1_60_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_60_c_empty_n : STD_LOGIC;
    signal p_in1_61_c_full_n : STD_LOGIC;
    signal p_in1_61_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_61_c_empty_n : STD_LOGIC;
    signal p_in1_62_c_full_n : STD_LOGIC;
    signal p_in1_62_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_62_c_empty_n : STD_LOGIC;
    signal p_in1_63_c_full_n : STD_LOGIC;
    signal p_in1_63_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in1_63_c_empty_n : STD_LOGIC;
    signal p_in2_offset_c_full_n : STD_LOGIC;
    signal p_in2_offset_c_dout : STD_LOGIC_VECTOR (3 downto 0);
    signal p_in2_offset_c_empty_n : STD_LOGIC;
    signal str_in1_full_n : STD_LOGIC;
    signal str_in1_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal str_in1_empty_n : STD_LOGIC;
    signal str_in2_full_n : STD_LOGIC;
    signal str_in2_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal str_in2_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal start_for_readVec2Stream_float_4u_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_readVec2Stream_float_4u_U0_full_n : STD_LOGIC;
    signal start_for_readVec2Stream_float_4u_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_readVec2Stream_float_4u_U0_empty_n : STD_LOGIC;
    signal start_for_readVec2Stream_float_4u_2_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_readVec2Stream_float_4u_2_U0_full_n : STD_LOGIC;
    signal start_for_readVec2Stream_float_4u_2_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_readVec2Stream_float_4u_2_U0_empty_n : STD_LOGIC;
    signal start_for_dot_float_2u_unsigned_int_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dot_float_2u_unsigned_int_U0_full_n : STD_LOGIC;
    signal start_for_dot_float_2u_unsigned_int_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dot_float_2u_unsigned_int_U0_empty_n : STD_LOGIC;
    signal readVec2Stream_float_4u_2_U0_start_full_n : STD_LOGIC;
    signal readVec2Stream_float_4u_2_U0_start_write : STD_LOGIC;
    signal dot_float_2u_unsigned_int_U0_start_full_n : STD_LOGIC;
    signal dot_float_2u_unsigned_int_U0_start_write : STD_LOGIC;

    component krnl_lstm_krnl_dot_1_entry139 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read32 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read33 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read34 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read35 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read36 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read37 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read38 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read39 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read40 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read41 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read42 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read43 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read44 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read45 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read46 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read47 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read48 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read49 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read50 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read51 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read52 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read53 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read54 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read55 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read56 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read57 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read58 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read59 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read60 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read61 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read62 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read63 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in2_offset : IN STD_LOGIC_VECTOR (3 downto 0);
        p_in1_0_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_0_out_full_n : IN STD_LOGIC;
        p_in1_0_out_write : OUT STD_LOGIC;
        p_in1_1_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_1_out_full_n : IN STD_LOGIC;
        p_in1_1_out_write : OUT STD_LOGIC;
        p_in1_2_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_2_out_full_n : IN STD_LOGIC;
        p_in1_2_out_write : OUT STD_LOGIC;
        p_in1_3_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_3_out_full_n : IN STD_LOGIC;
        p_in1_3_out_write : OUT STD_LOGIC;
        p_in1_4_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_4_out_full_n : IN STD_LOGIC;
        p_in1_4_out_write : OUT STD_LOGIC;
        p_in1_5_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_5_out_full_n : IN STD_LOGIC;
        p_in1_5_out_write : OUT STD_LOGIC;
        p_in1_6_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_6_out_full_n : IN STD_LOGIC;
        p_in1_6_out_write : OUT STD_LOGIC;
        p_in1_7_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_7_out_full_n : IN STD_LOGIC;
        p_in1_7_out_write : OUT STD_LOGIC;
        p_in1_8_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_8_out_full_n : IN STD_LOGIC;
        p_in1_8_out_write : OUT STD_LOGIC;
        p_in1_9_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_9_out_full_n : IN STD_LOGIC;
        p_in1_9_out_write : OUT STD_LOGIC;
        p_in1_10_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_10_out_full_n : IN STD_LOGIC;
        p_in1_10_out_write : OUT STD_LOGIC;
        p_in1_11_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_11_out_full_n : IN STD_LOGIC;
        p_in1_11_out_write : OUT STD_LOGIC;
        p_in1_12_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_12_out_full_n : IN STD_LOGIC;
        p_in1_12_out_write : OUT STD_LOGIC;
        p_in1_13_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_13_out_full_n : IN STD_LOGIC;
        p_in1_13_out_write : OUT STD_LOGIC;
        p_in1_14_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_14_out_full_n : IN STD_LOGIC;
        p_in1_14_out_write : OUT STD_LOGIC;
        p_in1_15_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_15_out_full_n : IN STD_LOGIC;
        p_in1_15_out_write : OUT STD_LOGIC;
        p_in1_16_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_16_out_full_n : IN STD_LOGIC;
        p_in1_16_out_write : OUT STD_LOGIC;
        p_in1_17_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_17_out_full_n : IN STD_LOGIC;
        p_in1_17_out_write : OUT STD_LOGIC;
        p_in1_18_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_18_out_full_n : IN STD_LOGIC;
        p_in1_18_out_write : OUT STD_LOGIC;
        p_in1_19_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_19_out_full_n : IN STD_LOGIC;
        p_in1_19_out_write : OUT STD_LOGIC;
        p_in1_20_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_20_out_full_n : IN STD_LOGIC;
        p_in1_20_out_write : OUT STD_LOGIC;
        p_in1_21_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_21_out_full_n : IN STD_LOGIC;
        p_in1_21_out_write : OUT STD_LOGIC;
        p_in1_22_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_22_out_full_n : IN STD_LOGIC;
        p_in1_22_out_write : OUT STD_LOGIC;
        p_in1_23_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_23_out_full_n : IN STD_LOGIC;
        p_in1_23_out_write : OUT STD_LOGIC;
        p_in1_24_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_24_out_full_n : IN STD_LOGIC;
        p_in1_24_out_write : OUT STD_LOGIC;
        p_in1_25_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_25_out_full_n : IN STD_LOGIC;
        p_in1_25_out_write : OUT STD_LOGIC;
        p_in1_26_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_26_out_full_n : IN STD_LOGIC;
        p_in1_26_out_write : OUT STD_LOGIC;
        p_in1_27_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_27_out_full_n : IN STD_LOGIC;
        p_in1_27_out_write : OUT STD_LOGIC;
        p_in1_28_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_28_out_full_n : IN STD_LOGIC;
        p_in1_28_out_write : OUT STD_LOGIC;
        p_in1_29_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_29_out_full_n : IN STD_LOGIC;
        p_in1_29_out_write : OUT STD_LOGIC;
        p_in1_30_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_30_out_full_n : IN STD_LOGIC;
        p_in1_30_out_write : OUT STD_LOGIC;
        p_in1_31_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_31_out_full_n : IN STD_LOGIC;
        p_in1_31_out_write : OUT STD_LOGIC;
        p_in1_32_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_32_out_full_n : IN STD_LOGIC;
        p_in1_32_out_write : OUT STD_LOGIC;
        p_in1_33_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_33_out_full_n : IN STD_LOGIC;
        p_in1_33_out_write : OUT STD_LOGIC;
        p_in1_34_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_34_out_full_n : IN STD_LOGIC;
        p_in1_34_out_write : OUT STD_LOGIC;
        p_in1_35_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_35_out_full_n : IN STD_LOGIC;
        p_in1_35_out_write : OUT STD_LOGIC;
        p_in1_36_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_36_out_full_n : IN STD_LOGIC;
        p_in1_36_out_write : OUT STD_LOGIC;
        p_in1_37_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_37_out_full_n : IN STD_LOGIC;
        p_in1_37_out_write : OUT STD_LOGIC;
        p_in1_38_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_38_out_full_n : IN STD_LOGIC;
        p_in1_38_out_write : OUT STD_LOGIC;
        p_in1_39_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_39_out_full_n : IN STD_LOGIC;
        p_in1_39_out_write : OUT STD_LOGIC;
        p_in1_40_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_40_out_full_n : IN STD_LOGIC;
        p_in1_40_out_write : OUT STD_LOGIC;
        p_in1_41_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_41_out_full_n : IN STD_LOGIC;
        p_in1_41_out_write : OUT STD_LOGIC;
        p_in1_42_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_42_out_full_n : IN STD_LOGIC;
        p_in1_42_out_write : OUT STD_LOGIC;
        p_in1_43_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_43_out_full_n : IN STD_LOGIC;
        p_in1_43_out_write : OUT STD_LOGIC;
        p_in1_44_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_44_out_full_n : IN STD_LOGIC;
        p_in1_44_out_write : OUT STD_LOGIC;
        p_in1_45_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_45_out_full_n : IN STD_LOGIC;
        p_in1_45_out_write : OUT STD_LOGIC;
        p_in1_46_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_46_out_full_n : IN STD_LOGIC;
        p_in1_46_out_write : OUT STD_LOGIC;
        p_in1_47_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_47_out_full_n : IN STD_LOGIC;
        p_in1_47_out_write : OUT STD_LOGIC;
        p_in1_48_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_48_out_full_n : IN STD_LOGIC;
        p_in1_48_out_write : OUT STD_LOGIC;
        p_in1_49_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_49_out_full_n : IN STD_LOGIC;
        p_in1_49_out_write : OUT STD_LOGIC;
        p_in1_50_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_50_out_full_n : IN STD_LOGIC;
        p_in1_50_out_write : OUT STD_LOGIC;
        p_in1_51_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_51_out_full_n : IN STD_LOGIC;
        p_in1_51_out_write : OUT STD_LOGIC;
        p_in1_52_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_52_out_full_n : IN STD_LOGIC;
        p_in1_52_out_write : OUT STD_LOGIC;
        p_in1_53_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_53_out_full_n : IN STD_LOGIC;
        p_in1_53_out_write : OUT STD_LOGIC;
        p_in1_54_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_54_out_full_n : IN STD_LOGIC;
        p_in1_54_out_write : OUT STD_LOGIC;
        p_in1_55_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_55_out_full_n : IN STD_LOGIC;
        p_in1_55_out_write : OUT STD_LOGIC;
        p_in1_56_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_56_out_full_n : IN STD_LOGIC;
        p_in1_56_out_write : OUT STD_LOGIC;
        p_in1_57_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_57_out_full_n : IN STD_LOGIC;
        p_in1_57_out_write : OUT STD_LOGIC;
        p_in1_58_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_58_out_full_n : IN STD_LOGIC;
        p_in1_58_out_write : OUT STD_LOGIC;
        p_in1_59_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_59_out_full_n : IN STD_LOGIC;
        p_in1_59_out_write : OUT STD_LOGIC;
        p_in1_60_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_60_out_full_n : IN STD_LOGIC;
        p_in1_60_out_write : OUT STD_LOGIC;
        p_in1_61_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_61_out_full_n : IN STD_LOGIC;
        p_in1_61_out_write : OUT STD_LOGIC;
        p_in1_62_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_62_out_full_n : IN STD_LOGIC;
        p_in1_62_out_write : OUT STD_LOGIC;
        p_in1_63_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_in1_63_out_full_n : IN STD_LOGIC;
        p_in1_63_out_write : OUT STD_LOGIC;
        p_in2_offset_out_din : OUT STD_LOGIC_VECTOR (3 downto 0);
        p_in2_offset_out_full_n : IN STD_LOGIC;
        p_in2_offset_out_write : OUT STD_LOGIC );
    end component;


    component krnl_lstm_readVec2Stream_float_4u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        str_in12_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        str_in12_full_n : IN STD_LOGIC;
        str_in12_write : OUT STD_LOGIC;
        p_in_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_0_empty_n : IN STD_LOGIC;
        p_in_0_read : OUT STD_LOGIC;
        p_in_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_1_empty_n : IN STD_LOGIC;
        p_in_1_read : OUT STD_LOGIC;
        p_in_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_2_empty_n : IN STD_LOGIC;
        p_in_2_read : OUT STD_LOGIC;
        p_in_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_3_empty_n : IN STD_LOGIC;
        p_in_3_read : OUT STD_LOGIC;
        p_in_4_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_4_empty_n : IN STD_LOGIC;
        p_in_4_read : OUT STD_LOGIC;
        p_in_5_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_5_empty_n : IN STD_LOGIC;
        p_in_5_read : OUT STD_LOGIC;
        p_in_6_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_6_empty_n : IN STD_LOGIC;
        p_in_6_read : OUT STD_LOGIC;
        p_in_7_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_7_empty_n : IN STD_LOGIC;
        p_in_7_read : OUT STD_LOGIC;
        p_in_8_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_8_empty_n : IN STD_LOGIC;
        p_in_8_read : OUT STD_LOGIC;
        p_in_9_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_9_empty_n : IN STD_LOGIC;
        p_in_9_read : OUT STD_LOGIC;
        p_in_10_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_10_empty_n : IN STD_LOGIC;
        p_in_10_read : OUT STD_LOGIC;
        p_in_11_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_11_empty_n : IN STD_LOGIC;
        p_in_11_read : OUT STD_LOGIC;
        p_in_12_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_12_empty_n : IN STD_LOGIC;
        p_in_12_read : OUT STD_LOGIC;
        p_in_13_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_13_empty_n : IN STD_LOGIC;
        p_in_13_read : OUT STD_LOGIC;
        p_in_14_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_14_empty_n : IN STD_LOGIC;
        p_in_14_read : OUT STD_LOGIC;
        p_in_15_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_15_empty_n : IN STD_LOGIC;
        p_in_15_read : OUT STD_LOGIC;
        p_in_16_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_16_empty_n : IN STD_LOGIC;
        p_in_16_read : OUT STD_LOGIC;
        p_in_17_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_17_empty_n : IN STD_LOGIC;
        p_in_17_read : OUT STD_LOGIC;
        p_in_18_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_18_empty_n : IN STD_LOGIC;
        p_in_18_read : OUT STD_LOGIC;
        p_in_19_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_19_empty_n : IN STD_LOGIC;
        p_in_19_read : OUT STD_LOGIC;
        p_in_20_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_20_empty_n : IN STD_LOGIC;
        p_in_20_read : OUT STD_LOGIC;
        p_in_21_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_21_empty_n : IN STD_LOGIC;
        p_in_21_read : OUT STD_LOGIC;
        p_in_22_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_22_empty_n : IN STD_LOGIC;
        p_in_22_read : OUT STD_LOGIC;
        p_in_23_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_23_empty_n : IN STD_LOGIC;
        p_in_23_read : OUT STD_LOGIC;
        p_in_24_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_24_empty_n : IN STD_LOGIC;
        p_in_24_read : OUT STD_LOGIC;
        p_in_25_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_25_empty_n : IN STD_LOGIC;
        p_in_25_read : OUT STD_LOGIC;
        p_in_26_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_26_empty_n : IN STD_LOGIC;
        p_in_26_read : OUT STD_LOGIC;
        p_in_27_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_27_empty_n : IN STD_LOGIC;
        p_in_27_read : OUT STD_LOGIC;
        p_in_28_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_28_empty_n : IN STD_LOGIC;
        p_in_28_read : OUT STD_LOGIC;
        p_in_29_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_29_empty_n : IN STD_LOGIC;
        p_in_29_read : OUT STD_LOGIC;
        p_in_30_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_30_empty_n : IN STD_LOGIC;
        p_in_30_read : OUT STD_LOGIC;
        p_in_31_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_31_empty_n : IN STD_LOGIC;
        p_in_31_read : OUT STD_LOGIC;
        p_in_32_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_32_empty_n : IN STD_LOGIC;
        p_in_32_read : OUT STD_LOGIC;
        p_in_33_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_33_empty_n : IN STD_LOGIC;
        p_in_33_read : OUT STD_LOGIC;
        p_in_34_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_34_empty_n : IN STD_LOGIC;
        p_in_34_read : OUT STD_LOGIC;
        p_in_35_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_35_empty_n : IN STD_LOGIC;
        p_in_35_read : OUT STD_LOGIC;
        p_in_36_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_36_empty_n : IN STD_LOGIC;
        p_in_36_read : OUT STD_LOGIC;
        p_in_37_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_37_empty_n : IN STD_LOGIC;
        p_in_37_read : OUT STD_LOGIC;
        p_in_38_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_38_empty_n : IN STD_LOGIC;
        p_in_38_read : OUT STD_LOGIC;
        p_in_39_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_39_empty_n : IN STD_LOGIC;
        p_in_39_read : OUT STD_LOGIC;
        p_in_40_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_40_empty_n : IN STD_LOGIC;
        p_in_40_read : OUT STD_LOGIC;
        p_in_41_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_41_empty_n : IN STD_LOGIC;
        p_in_41_read : OUT STD_LOGIC;
        p_in_42_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_42_empty_n : IN STD_LOGIC;
        p_in_42_read : OUT STD_LOGIC;
        p_in_43_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_43_empty_n : IN STD_LOGIC;
        p_in_43_read : OUT STD_LOGIC;
        p_in_44_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_44_empty_n : IN STD_LOGIC;
        p_in_44_read : OUT STD_LOGIC;
        p_in_45_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_45_empty_n : IN STD_LOGIC;
        p_in_45_read : OUT STD_LOGIC;
        p_in_46_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_46_empty_n : IN STD_LOGIC;
        p_in_46_read : OUT STD_LOGIC;
        p_in_47_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_47_empty_n : IN STD_LOGIC;
        p_in_47_read : OUT STD_LOGIC;
        p_in_48_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_48_empty_n : IN STD_LOGIC;
        p_in_48_read : OUT STD_LOGIC;
        p_in_49_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_49_empty_n : IN STD_LOGIC;
        p_in_49_read : OUT STD_LOGIC;
        p_in_50_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_50_empty_n : IN STD_LOGIC;
        p_in_50_read : OUT STD_LOGIC;
        p_in_51_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_51_empty_n : IN STD_LOGIC;
        p_in_51_read : OUT STD_LOGIC;
        p_in_52_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_52_empty_n : IN STD_LOGIC;
        p_in_52_read : OUT STD_LOGIC;
        p_in_53_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_53_empty_n : IN STD_LOGIC;
        p_in_53_read : OUT STD_LOGIC;
        p_in_54_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_54_empty_n : IN STD_LOGIC;
        p_in_54_read : OUT STD_LOGIC;
        p_in_55_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_55_empty_n : IN STD_LOGIC;
        p_in_55_read : OUT STD_LOGIC;
        p_in_56_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_56_empty_n : IN STD_LOGIC;
        p_in_56_read : OUT STD_LOGIC;
        p_in_57_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_57_empty_n : IN STD_LOGIC;
        p_in_57_read : OUT STD_LOGIC;
        p_in_58_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_58_empty_n : IN STD_LOGIC;
        p_in_58_read : OUT STD_LOGIC;
        p_in_59_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_59_empty_n : IN STD_LOGIC;
        p_in_59_read : OUT STD_LOGIC;
        p_in_60_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_60_empty_n : IN STD_LOGIC;
        p_in_60_read : OUT STD_LOGIC;
        p_in_61_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_61_empty_n : IN STD_LOGIC;
        p_in_61_read : OUT STD_LOGIC;
        p_in_62_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_62_empty_n : IN STD_LOGIC;
        p_in_62_read : OUT STD_LOGIC;
        p_in_63_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_in_63_empty_n : IN STD_LOGIC;
        p_in_63_read : OUT STD_LOGIC );
    end component;


    component krnl_lstm_readVec2Stream_float_4u_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        str_in12_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        str_in12_full_n : IN STD_LOGIC;
        str_in12_write : OUT STD_LOGIC;
        p_in_offset_dout : IN STD_LOGIC_VECTOR (3 downto 0);
        p_in_offset_empty_n : IN STD_LOGIC;
        p_in_offset_read : OUT STD_LOGIC );
    end component;


    component krnl_lstm_dot_float_2u_unsigned_int_s IS
    port (
        str_in12_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        str_in12_empty_n : IN STD_LOGIC;
        str_in12_read : OUT STD_LOGIC;
        str_in23_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        str_in23_empty_n : IN STD_LOGIC;
        str_in23_read : OUT STD_LOGIC;
        p_res : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        p_res_ap_vld : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component krnl_lstm_fifo_w32_d2_S_x13 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component krnl_lstm_fifo_w4_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (3 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component krnl_lstm_fifo_w128_d2_S_x7 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component krnl_lstm_start_for_readVec2Stream_float_4u_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component krnl_lstm_start_for_readVec2Stream_float_4u_2_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component krnl_lstm_start_for_dot_float_2u_unsigned_int_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    krnl_dot_1_entry139_U0 : component krnl_lstm_krnl_dot_1_entry139
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => krnl_dot_1_entry139_U0_ap_start,
        start_full_n => krnl_dot_1_entry139_U0_start_full_n,
        ap_done => krnl_dot_1_entry139_U0_ap_done,
        ap_continue => krnl_dot_1_entry139_U0_ap_continue,
        ap_idle => krnl_dot_1_entry139_U0_ap_idle,
        ap_ready => krnl_dot_1_entry139_U0_ap_ready,
        start_out => krnl_dot_1_entry139_U0_start_out,
        start_write => krnl_dot_1_entry139_U0_start_write,
        p_read => p_read,
        p_read1 => p_read1,
        p_read2 => p_read2,
        p_read3 => p_read3,
        p_read4 => p_read4,
        p_read5 => p_read5,
        p_read6 => p_read6,
        p_read7 => p_read7,
        p_read8 => p_read8,
        p_read9 => p_read9,
        p_read10 => p_read10,
        p_read11 => p_read11,
        p_read12 => p_read12,
        p_read13 => p_read13,
        p_read14 => p_read14,
        p_read15 => p_read15,
        p_read16 => p_read16,
        p_read17 => p_read17,
        p_read18 => p_read18,
        p_read19 => p_read19,
        p_read20 => p_read20,
        p_read21 => p_read21,
        p_read22 => p_read22,
        p_read23 => p_read23,
        p_read24 => p_read24,
        p_read25 => p_read25,
        p_read26 => p_read26,
        p_read27 => p_read27,
        p_read28 => p_read28,
        p_read29 => p_read29,
        p_read30 => p_read30,
        p_read31 => p_read31,
        p_read32 => p_read32,
        p_read33 => p_read33,
        p_read34 => p_read34,
        p_read35 => p_read35,
        p_read36 => p_read36,
        p_read37 => p_read37,
        p_read38 => p_read38,
        p_read39 => p_read39,
        p_read40 => p_read40,
        p_read41 => p_read41,
        p_read42 => p_read42,
        p_read43 => p_read43,
        p_read44 => p_read44,
        p_read45 => p_read45,
        p_read46 => p_read46,
        p_read47 => p_read47,
        p_read48 => p_read48,
        p_read49 => p_read49,
        p_read50 => p_read50,
        p_read51 => p_read51,
        p_read52 => p_read52,
        p_read53 => p_read53,
        p_read54 => p_read54,
        p_read55 => p_read55,
        p_read56 => p_read56,
        p_read57 => p_read57,
        p_read58 => p_read58,
        p_read59 => p_read59,
        p_read60 => p_read60,
        p_read61 => p_read61,
        p_read62 => p_read62,
        p_read63 => p_read63,
        p_in2_offset => p_in2_offset,
        p_in1_0_out_din => krnl_dot_1_entry139_U0_p_in1_0_out_din,
        p_in1_0_out_full_n => p_in1_0_c_full_n,
        p_in1_0_out_write => krnl_dot_1_entry139_U0_p_in1_0_out_write,
        p_in1_1_out_din => krnl_dot_1_entry139_U0_p_in1_1_out_din,
        p_in1_1_out_full_n => p_in1_1_c_full_n,
        p_in1_1_out_write => krnl_dot_1_entry139_U0_p_in1_1_out_write,
        p_in1_2_out_din => krnl_dot_1_entry139_U0_p_in1_2_out_din,
        p_in1_2_out_full_n => p_in1_2_c_full_n,
        p_in1_2_out_write => krnl_dot_1_entry139_U0_p_in1_2_out_write,
        p_in1_3_out_din => krnl_dot_1_entry139_U0_p_in1_3_out_din,
        p_in1_3_out_full_n => p_in1_3_c_full_n,
        p_in1_3_out_write => krnl_dot_1_entry139_U0_p_in1_3_out_write,
        p_in1_4_out_din => krnl_dot_1_entry139_U0_p_in1_4_out_din,
        p_in1_4_out_full_n => p_in1_4_c_full_n,
        p_in1_4_out_write => krnl_dot_1_entry139_U0_p_in1_4_out_write,
        p_in1_5_out_din => krnl_dot_1_entry139_U0_p_in1_5_out_din,
        p_in1_5_out_full_n => p_in1_5_c_full_n,
        p_in1_5_out_write => krnl_dot_1_entry139_U0_p_in1_5_out_write,
        p_in1_6_out_din => krnl_dot_1_entry139_U0_p_in1_6_out_din,
        p_in1_6_out_full_n => p_in1_6_c_full_n,
        p_in1_6_out_write => krnl_dot_1_entry139_U0_p_in1_6_out_write,
        p_in1_7_out_din => krnl_dot_1_entry139_U0_p_in1_7_out_din,
        p_in1_7_out_full_n => p_in1_7_c_full_n,
        p_in1_7_out_write => krnl_dot_1_entry139_U0_p_in1_7_out_write,
        p_in1_8_out_din => krnl_dot_1_entry139_U0_p_in1_8_out_din,
        p_in1_8_out_full_n => p_in1_8_c_full_n,
        p_in1_8_out_write => krnl_dot_1_entry139_U0_p_in1_8_out_write,
        p_in1_9_out_din => krnl_dot_1_entry139_U0_p_in1_9_out_din,
        p_in1_9_out_full_n => p_in1_9_c_full_n,
        p_in1_9_out_write => krnl_dot_1_entry139_U0_p_in1_9_out_write,
        p_in1_10_out_din => krnl_dot_1_entry139_U0_p_in1_10_out_din,
        p_in1_10_out_full_n => p_in1_10_c_full_n,
        p_in1_10_out_write => krnl_dot_1_entry139_U0_p_in1_10_out_write,
        p_in1_11_out_din => krnl_dot_1_entry139_U0_p_in1_11_out_din,
        p_in1_11_out_full_n => p_in1_11_c_full_n,
        p_in1_11_out_write => krnl_dot_1_entry139_U0_p_in1_11_out_write,
        p_in1_12_out_din => krnl_dot_1_entry139_U0_p_in1_12_out_din,
        p_in1_12_out_full_n => p_in1_12_c_full_n,
        p_in1_12_out_write => krnl_dot_1_entry139_U0_p_in1_12_out_write,
        p_in1_13_out_din => krnl_dot_1_entry139_U0_p_in1_13_out_din,
        p_in1_13_out_full_n => p_in1_13_c_full_n,
        p_in1_13_out_write => krnl_dot_1_entry139_U0_p_in1_13_out_write,
        p_in1_14_out_din => krnl_dot_1_entry139_U0_p_in1_14_out_din,
        p_in1_14_out_full_n => p_in1_14_c_full_n,
        p_in1_14_out_write => krnl_dot_1_entry139_U0_p_in1_14_out_write,
        p_in1_15_out_din => krnl_dot_1_entry139_U0_p_in1_15_out_din,
        p_in1_15_out_full_n => p_in1_15_c_full_n,
        p_in1_15_out_write => krnl_dot_1_entry139_U0_p_in1_15_out_write,
        p_in1_16_out_din => krnl_dot_1_entry139_U0_p_in1_16_out_din,
        p_in1_16_out_full_n => p_in1_16_c_full_n,
        p_in1_16_out_write => krnl_dot_1_entry139_U0_p_in1_16_out_write,
        p_in1_17_out_din => krnl_dot_1_entry139_U0_p_in1_17_out_din,
        p_in1_17_out_full_n => p_in1_17_c_full_n,
        p_in1_17_out_write => krnl_dot_1_entry139_U0_p_in1_17_out_write,
        p_in1_18_out_din => krnl_dot_1_entry139_U0_p_in1_18_out_din,
        p_in1_18_out_full_n => p_in1_18_c_full_n,
        p_in1_18_out_write => krnl_dot_1_entry139_U0_p_in1_18_out_write,
        p_in1_19_out_din => krnl_dot_1_entry139_U0_p_in1_19_out_din,
        p_in1_19_out_full_n => p_in1_19_c_full_n,
        p_in1_19_out_write => krnl_dot_1_entry139_U0_p_in1_19_out_write,
        p_in1_20_out_din => krnl_dot_1_entry139_U0_p_in1_20_out_din,
        p_in1_20_out_full_n => p_in1_20_c_full_n,
        p_in1_20_out_write => krnl_dot_1_entry139_U0_p_in1_20_out_write,
        p_in1_21_out_din => krnl_dot_1_entry139_U0_p_in1_21_out_din,
        p_in1_21_out_full_n => p_in1_21_c_full_n,
        p_in1_21_out_write => krnl_dot_1_entry139_U0_p_in1_21_out_write,
        p_in1_22_out_din => krnl_dot_1_entry139_U0_p_in1_22_out_din,
        p_in1_22_out_full_n => p_in1_22_c_full_n,
        p_in1_22_out_write => krnl_dot_1_entry139_U0_p_in1_22_out_write,
        p_in1_23_out_din => krnl_dot_1_entry139_U0_p_in1_23_out_din,
        p_in1_23_out_full_n => p_in1_23_c_full_n,
        p_in1_23_out_write => krnl_dot_1_entry139_U0_p_in1_23_out_write,
        p_in1_24_out_din => krnl_dot_1_entry139_U0_p_in1_24_out_din,
        p_in1_24_out_full_n => p_in1_24_c_full_n,
        p_in1_24_out_write => krnl_dot_1_entry139_U0_p_in1_24_out_write,
        p_in1_25_out_din => krnl_dot_1_entry139_U0_p_in1_25_out_din,
        p_in1_25_out_full_n => p_in1_25_c_full_n,
        p_in1_25_out_write => krnl_dot_1_entry139_U0_p_in1_25_out_write,
        p_in1_26_out_din => krnl_dot_1_entry139_U0_p_in1_26_out_din,
        p_in1_26_out_full_n => p_in1_26_c_full_n,
        p_in1_26_out_write => krnl_dot_1_entry139_U0_p_in1_26_out_write,
        p_in1_27_out_din => krnl_dot_1_entry139_U0_p_in1_27_out_din,
        p_in1_27_out_full_n => p_in1_27_c_full_n,
        p_in1_27_out_write => krnl_dot_1_entry139_U0_p_in1_27_out_write,
        p_in1_28_out_din => krnl_dot_1_entry139_U0_p_in1_28_out_din,
        p_in1_28_out_full_n => p_in1_28_c_full_n,
        p_in1_28_out_write => krnl_dot_1_entry139_U0_p_in1_28_out_write,
        p_in1_29_out_din => krnl_dot_1_entry139_U0_p_in1_29_out_din,
        p_in1_29_out_full_n => p_in1_29_c_full_n,
        p_in1_29_out_write => krnl_dot_1_entry139_U0_p_in1_29_out_write,
        p_in1_30_out_din => krnl_dot_1_entry139_U0_p_in1_30_out_din,
        p_in1_30_out_full_n => p_in1_30_c_full_n,
        p_in1_30_out_write => krnl_dot_1_entry139_U0_p_in1_30_out_write,
        p_in1_31_out_din => krnl_dot_1_entry139_U0_p_in1_31_out_din,
        p_in1_31_out_full_n => p_in1_31_c_full_n,
        p_in1_31_out_write => krnl_dot_1_entry139_U0_p_in1_31_out_write,
        p_in1_32_out_din => krnl_dot_1_entry139_U0_p_in1_32_out_din,
        p_in1_32_out_full_n => p_in1_32_c_full_n,
        p_in1_32_out_write => krnl_dot_1_entry139_U0_p_in1_32_out_write,
        p_in1_33_out_din => krnl_dot_1_entry139_U0_p_in1_33_out_din,
        p_in1_33_out_full_n => p_in1_33_c_full_n,
        p_in1_33_out_write => krnl_dot_1_entry139_U0_p_in1_33_out_write,
        p_in1_34_out_din => krnl_dot_1_entry139_U0_p_in1_34_out_din,
        p_in1_34_out_full_n => p_in1_34_c_full_n,
        p_in1_34_out_write => krnl_dot_1_entry139_U0_p_in1_34_out_write,
        p_in1_35_out_din => krnl_dot_1_entry139_U0_p_in1_35_out_din,
        p_in1_35_out_full_n => p_in1_35_c_full_n,
        p_in1_35_out_write => krnl_dot_1_entry139_U0_p_in1_35_out_write,
        p_in1_36_out_din => krnl_dot_1_entry139_U0_p_in1_36_out_din,
        p_in1_36_out_full_n => p_in1_36_c_full_n,
        p_in1_36_out_write => krnl_dot_1_entry139_U0_p_in1_36_out_write,
        p_in1_37_out_din => krnl_dot_1_entry139_U0_p_in1_37_out_din,
        p_in1_37_out_full_n => p_in1_37_c_full_n,
        p_in1_37_out_write => krnl_dot_1_entry139_U0_p_in1_37_out_write,
        p_in1_38_out_din => krnl_dot_1_entry139_U0_p_in1_38_out_din,
        p_in1_38_out_full_n => p_in1_38_c_full_n,
        p_in1_38_out_write => krnl_dot_1_entry139_U0_p_in1_38_out_write,
        p_in1_39_out_din => krnl_dot_1_entry139_U0_p_in1_39_out_din,
        p_in1_39_out_full_n => p_in1_39_c_full_n,
        p_in1_39_out_write => krnl_dot_1_entry139_U0_p_in1_39_out_write,
        p_in1_40_out_din => krnl_dot_1_entry139_U0_p_in1_40_out_din,
        p_in1_40_out_full_n => p_in1_40_c_full_n,
        p_in1_40_out_write => krnl_dot_1_entry139_U0_p_in1_40_out_write,
        p_in1_41_out_din => krnl_dot_1_entry139_U0_p_in1_41_out_din,
        p_in1_41_out_full_n => p_in1_41_c_full_n,
        p_in1_41_out_write => krnl_dot_1_entry139_U0_p_in1_41_out_write,
        p_in1_42_out_din => krnl_dot_1_entry139_U0_p_in1_42_out_din,
        p_in1_42_out_full_n => p_in1_42_c_full_n,
        p_in1_42_out_write => krnl_dot_1_entry139_U0_p_in1_42_out_write,
        p_in1_43_out_din => krnl_dot_1_entry139_U0_p_in1_43_out_din,
        p_in1_43_out_full_n => p_in1_43_c_full_n,
        p_in1_43_out_write => krnl_dot_1_entry139_U0_p_in1_43_out_write,
        p_in1_44_out_din => krnl_dot_1_entry139_U0_p_in1_44_out_din,
        p_in1_44_out_full_n => p_in1_44_c_full_n,
        p_in1_44_out_write => krnl_dot_1_entry139_U0_p_in1_44_out_write,
        p_in1_45_out_din => krnl_dot_1_entry139_U0_p_in1_45_out_din,
        p_in1_45_out_full_n => p_in1_45_c_full_n,
        p_in1_45_out_write => krnl_dot_1_entry139_U0_p_in1_45_out_write,
        p_in1_46_out_din => krnl_dot_1_entry139_U0_p_in1_46_out_din,
        p_in1_46_out_full_n => p_in1_46_c_full_n,
        p_in1_46_out_write => krnl_dot_1_entry139_U0_p_in1_46_out_write,
        p_in1_47_out_din => krnl_dot_1_entry139_U0_p_in1_47_out_din,
        p_in1_47_out_full_n => p_in1_47_c_full_n,
        p_in1_47_out_write => krnl_dot_1_entry139_U0_p_in1_47_out_write,
        p_in1_48_out_din => krnl_dot_1_entry139_U0_p_in1_48_out_din,
        p_in1_48_out_full_n => p_in1_48_c_full_n,
        p_in1_48_out_write => krnl_dot_1_entry139_U0_p_in1_48_out_write,
        p_in1_49_out_din => krnl_dot_1_entry139_U0_p_in1_49_out_din,
        p_in1_49_out_full_n => p_in1_49_c_full_n,
        p_in1_49_out_write => krnl_dot_1_entry139_U0_p_in1_49_out_write,
        p_in1_50_out_din => krnl_dot_1_entry139_U0_p_in1_50_out_din,
        p_in1_50_out_full_n => p_in1_50_c_full_n,
        p_in1_50_out_write => krnl_dot_1_entry139_U0_p_in1_50_out_write,
        p_in1_51_out_din => krnl_dot_1_entry139_U0_p_in1_51_out_din,
        p_in1_51_out_full_n => p_in1_51_c_full_n,
        p_in1_51_out_write => krnl_dot_1_entry139_U0_p_in1_51_out_write,
        p_in1_52_out_din => krnl_dot_1_entry139_U0_p_in1_52_out_din,
        p_in1_52_out_full_n => p_in1_52_c_full_n,
        p_in1_52_out_write => krnl_dot_1_entry139_U0_p_in1_52_out_write,
        p_in1_53_out_din => krnl_dot_1_entry139_U0_p_in1_53_out_din,
        p_in1_53_out_full_n => p_in1_53_c_full_n,
        p_in1_53_out_write => krnl_dot_1_entry139_U0_p_in1_53_out_write,
        p_in1_54_out_din => krnl_dot_1_entry139_U0_p_in1_54_out_din,
        p_in1_54_out_full_n => p_in1_54_c_full_n,
        p_in1_54_out_write => krnl_dot_1_entry139_U0_p_in1_54_out_write,
        p_in1_55_out_din => krnl_dot_1_entry139_U0_p_in1_55_out_din,
        p_in1_55_out_full_n => p_in1_55_c_full_n,
        p_in1_55_out_write => krnl_dot_1_entry139_U0_p_in1_55_out_write,
        p_in1_56_out_din => krnl_dot_1_entry139_U0_p_in1_56_out_din,
        p_in1_56_out_full_n => p_in1_56_c_full_n,
        p_in1_56_out_write => krnl_dot_1_entry139_U0_p_in1_56_out_write,
        p_in1_57_out_din => krnl_dot_1_entry139_U0_p_in1_57_out_din,
        p_in1_57_out_full_n => p_in1_57_c_full_n,
        p_in1_57_out_write => krnl_dot_1_entry139_U0_p_in1_57_out_write,
        p_in1_58_out_din => krnl_dot_1_entry139_U0_p_in1_58_out_din,
        p_in1_58_out_full_n => p_in1_58_c_full_n,
        p_in1_58_out_write => krnl_dot_1_entry139_U0_p_in1_58_out_write,
        p_in1_59_out_din => krnl_dot_1_entry139_U0_p_in1_59_out_din,
        p_in1_59_out_full_n => p_in1_59_c_full_n,
        p_in1_59_out_write => krnl_dot_1_entry139_U0_p_in1_59_out_write,
        p_in1_60_out_din => krnl_dot_1_entry139_U0_p_in1_60_out_din,
        p_in1_60_out_full_n => p_in1_60_c_full_n,
        p_in1_60_out_write => krnl_dot_1_entry139_U0_p_in1_60_out_write,
        p_in1_61_out_din => krnl_dot_1_entry139_U0_p_in1_61_out_din,
        p_in1_61_out_full_n => p_in1_61_c_full_n,
        p_in1_61_out_write => krnl_dot_1_entry139_U0_p_in1_61_out_write,
        p_in1_62_out_din => krnl_dot_1_entry139_U0_p_in1_62_out_din,
        p_in1_62_out_full_n => p_in1_62_c_full_n,
        p_in1_62_out_write => krnl_dot_1_entry139_U0_p_in1_62_out_write,
        p_in1_63_out_din => krnl_dot_1_entry139_U0_p_in1_63_out_din,
        p_in1_63_out_full_n => p_in1_63_c_full_n,
        p_in1_63_out_write => krnl_dot_1_entry139_U0_p_in1_63_out_write,
        p_in2_offset_out_din => krnl_dot_1_entry139_U0_p_in2_offset_out_din,
        p_in2_offset_out_full_n => p_in2_offset_c_full_n,
        p_in2_offset_out_write => krnl_dot_1_entry139_U0_p_in2_offset_out_write);

    readVec2Stream_float_4u_U0 : component krnl_lstm_readVec2Stream_float_4u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => readVec2Stream_float_4u_U0_ap_start,
        start_full_n => start_for_dot_float_2u_unsigned_int_U0_full_n,
        ap_done => readVec2Stream_float_4u_U0_ap_done,
        ap_continue => readVec2Stream_float_4u_U0_ap_continue,
        ap_idle => readVec2Stream_float_4u_U0_ap_idle,
        ap_ready => readVec2Stream_float_4u_U0_ap_ready,
        start_out => readVec2Stream_float_4u_U0_start_out,
        start_write => readVec2Stream_float_4u_U0_start_write,
        str_in12_din => readVec2Stream_float_4u_U0_str_in12_din,
        str_in12_full_n => str_in1_full_n,
        str_in12_write => readVec2Stream_float_4u_U0_str_in12_write,
        p_in_0_dout => p_in1_0_c_dout,
        p_in_0_empty_n => p_in1_0_c_empty_n,
        p_in_0_read => readVec2Stream_float_4u_U0_p_in_0_read,
        p_in_1_dout => p_in1_1_c_dout,
        p_in_1_empty_n => p_in1_1_c_empty_n,
        p_in_1_read => readVec2Stream_float_4u_U0_p_in_1_read,
        p_in_2_dout => p_in1_2_c_dout,
        p_in_2_empty_n => p_in1_2_c_empty_n,
        p_in_2_read => readVec2Stream_float_4u_U0_p_in_2_read,
        p_in_3_dout => p_in1_3_c_dout,
        p_in_3_empty_n => p_in1_3_c_empty_n,
        p_in_3_read => readVec2Stream_float_4u_U0_p_in_3_read,
        p_in_4_dout => p_in1_4_c_dout,
        p_in_4_empty_n => p_in1_4_c_empty_n,
        p_in_4_read => readVec2Stream_float_4u_U0_p_in_4_read,
        p_in_5_dout => p_in1_5_c_dout,
        p_in_5_empty_n => p_in1_5_c_empty_n,
        p_in_5_read => readVec2Stream_float_4u_U0_p_in_5_read,
        p_in_6_dout => p_in1_6_c_dout,
        p_in_6_empty_n => p_in1_6_c_empty_n,
        p_in_6_read => readVec2Stream_float_4u_U0_p_in_6_read,
        p_in_7_dout => p_in1_7_c_dout,
        p_in_7_empty_n => p_in1_7_c_empty_n,
        p_in_7_read => readVec2Stream_float_4u_U0_p_in_7_read,
        p_in_8_dout => p_in1_8_c_dout,
        p_in_8_empty_n => p_in1_8_c_empty_n,
        p_in_8_read => readVec2Stream_float_4u_U0_p_in_8_read,
        p_in_9_dout => p_in1_9_c_dout,
        p_in_9_empty_n => p_in1_9_c_empty_n,
        p_in_9_read => readVec2Stream_float_4u_U0_p_in_9_read,
        p_in_10_dout => p_in1_10_c_dout,
        p_in_10_empty_n => p_in1_10_c_empty_n,
        p_in_10_read => readVec2Stream_float_4u_U0_p_in_10_read,
        p_in_11_dout => p_in1_11_c_dout,
        p_in_11_empty_n => p_in1_11_c_empty_n,
        p_in_11_read => readVec2Stream_float_4u_U0_p_in_11_read,
        p_in_12_dout => p_in1_12_c_dout,
        p_in_12_empty_n => p_in1_12_c_empty_n,
        p_in_12_read => readVec2Stream_float_4u_U0_p_in_12_read,
        p_in_13_dout => p_in1_13_c_dout,
        p_in_13_empty_n => p_in1_13_c_empty_n,
        p_in_13_read => readVec2Stream_float_4u_U0_p_in_13_read,
        p_in_14_dout => p_in1_14_c_dout,
        p_in_14_empty_n => p_in1_14_c_empty_n,
        p_in_14_read => readVec2Stream_float_4u_U0_p_in_14_read,
        p_in_15_dout => p_in1_15_c_dout,
        p_in_15_empty_n => p_in1_15_c_empty_n,
        p_in_15_read => readVec2Stream_float_4u_U0_p_in_15_read,
        p_in_16_dout => p_in1_16_c_dout,
        p_in_16_empty_n => p_in1_16_c_empty_n,
        p_in_16_read => readVec2Stream_float_4u_U0_p_in_16_read,
        p_in_17_dout => p_in1_17_c_dout,
        p_in_17_empty_n => p_in1_17_c_empty_n,
        p_in_17_read => readVec2Stream_float_4u_U0_p_in_17_read,
        p_in_18_dout => p_in1_18_c_dout,
        p_in_18_empty_n => p_in1_18_c_empty_n,
        p_in_18_read => readVec2Stream_float_4u_U0_p_in_18_read,
        p_in_19_dout => p_in1_19_c_dout,
        p_in_19_empty_n => p_in1_19_c_empty_n,
        p_in_19_read => readVec2Stream_float_4u_U0_p_in_19_read,
        p_in_20_dout => p_in1_20_c_dout,
        p_in_20_empty_n => p_in1_20_c_empty_n,
        p_in_20_read => readVec2Stream_float_4u_U0_p_in_20_read,
        p_in_21_dout => p_in1_21_c_dout,
        p_in_21_empty_n => p_in1_21_c_empty_n,
        p_in_21_read => readVec2Stream_float_4u_U0_p_in_21_read,
        p_in_22_dout => p_in1_22_c_dout,
        p_in_22_empty_n => p_in1_22_c_empty_n,
        p_in_22_read => readVec2Stream_float_4u_U0_p_in_22_read,
        p_in_23_dout => p_in1_23_c_dout,
        p_in_23_empty_n => p_in1_23_c_empty_n,
        p_in_23_read => readVec2Stream_float_4u_U0_p_in_23_read,
        p_in_24_dout => p_in1_24_c_dout,
        p_in_24_empty_n => p_in1_24_c_empty_n,
        p_in_24_read => readVec2Stream_float_4u_U0_p_in_24_read,
        p_in_25_dout => p_in1_25_c_dout,
        p_in_25_empty_n => p_in1_25_c_empty_n,
        p_in_25_read => readVec2Stream_float_4u_U0_p_in_25_read,
        p_in_26_dout => p_in1_26_c_dout,
        p_in_26_empty_n => p_in1_26_c_empty_n,
        p_in_26_read => readVec2Stream_float_4u_U0_p_in_26_read,
        p_in_27_dout => p_in1_27_c_dout,
        p_in_27_empty_n => p_in1_27_c_empty_n,
        p_in_27_read => readVec2Stream_float_4u_U0_p_in_27_read,
        p_in_28_dout => p_in1_28_c_dout,
        p_in_28_empty_n => p_in1_28_c_empty_n,
        p_in_28_read => readVec2Stream_float_4u_U0_p_in_28_read,
        p_in_29_dout => p_in1_29_c_dout,
        p_in_29_empty_n => p_in1_29_c_empty_n,
        p_in_29_read => readVec2Stream_float_4u_U0_p_in_29_read,
        p_in_30_dout => p_in1_30_c_dout,
        p_in_30_empty_n => p_in1_30_c_empty_n,
        p_in_30_read => readVec2Stream_float_4u_U0_p_in_30_read,
        p_in_31_dout => p_in1_31_c_dout,
        p_in_31_empty_n => p_in1_31_c_empty_n,
        p_in_31_read => readVec2Stream_float_4u_U0_p_in_31_read,
        p_in_32_dout => p_in1_32_c_dout,
        p_in_32_empty_n => p_in1_32_c_empty_n,
        p_in_32_read => readVec2Stream_float_4u_U0_p_in_32_read,
        p_in_33_dout => p_in1_33_c_dout,
        p_in_33_empty_n => p_in1_33_c_empty_n,
        p_in_33_read => readVec2Stream_float_4u_U0_p_in_33_read,
        p_in_34_dout => p_in1_34_c_dout,
        p_in_34_empty_n => p_in1_34_c_empty_n,
        p_in_34_read => readVec2Stream_float_4u_U0_p_in_34_read,
        p_in_35_dout => p_in1_35_c_dout,
        p_in_35_empty_n => p_in1_35_c_empty_n,
        p_in_35_read => readVec2Stream_float_4u_U0_p_in_35_read,
        p_in_36_dout => p_in1_36_c_dout,
        p_in_36_empty_n => p_in1_36_c_empty_n,
        p_in_36_read => readVec2Stream_float_4u_U0_p_in_36_read,
        p_in_37_dout => p_in1_37_c_dout,
        p_in_37_empty_n => p_in1_37_c_empty_n,
        p_in_37_read => readVec2Stream_float_4u_U0_p_in_37_read,
        p_in_38_dout => p_in1_38_c_dout,
        p_in_38_empty_n => p_in1_38_c_empty_n,
        p_in_38_read => readVec2Stream_float_4u_U0_p_in_38_read,
        p_in_39_dout => p_in1_39_c_dout,
        p_in_39_empty_n => p_in1_39_c_empty_n,
        p_in_39_read => readVec2Stream_float_4u_U0_p_in_39_read,
        p_in_40_dout => p_in1_40_c_dout,
        p_in_40_empty_n => p_in1_40_c_empty_n,
        p_in_40_read => readVec2Stream_float_4u_U0_p_in_40_read,
        p_in_41_dout => p_in1_41_c_dout,
        p_in_41_empty_n => p_in1_41_c_empty_n,
        p_in_41_read => readVec2Stream_float_4u_U0_p_in_41_read,
        p_in_42_dout => p_in1_42_c_dout,
        p_in_42_empty_n => p_in1_42_c_empty_n,
        p_in_42_read => readVec2Stream_float_4u_U0_p_in_42_read,
        p_in_43_dout => p_in1_43_c_dout,
        p_in_43_empty_n => p_in1_43_c_empty_n,
        p_in_43_read => readVec2Stream_float_4u_U0_p_in_43_read,
        p_in_44_dout => p_in1_44_c_dout,
        p_in_44_empty_n => p_in1_44_c_empty_n,
        p_in_44_read => readVec2Stream_float_4u_U0_p_in_44_read,
        p_in_45_dout => p_in1_45_c_dout,
        p_in_45_empty_n => p_in1_45_c_empty_n,
        p_in_45_read => readVec2Stream_float_4u_U0_p_in_45_read,
        p_in_46_dout => p_in1_46_c_dout,
        p_in_46_empty_n => p_in1_46_c_empty_n,
        p_in_46_read => readVec2Stream_float_4u_U0_p_in_46_read,
        p_in_47_dout => p_in1_47_c_dout,
        p_in_47_empty_n => p_in1_47_c_empty_n,
        p_in_47_read => readVec2Stream_float_4u_U0_p_in_47_read,
        p_in_48_dout => p_in1_48_c_dout,
        p_in_48_empty_n => p_in1_48_c_empty_n,
        p_in_48_read => readVec2Stream_float_4u_U0_p_in_48_read,
        p_in_49_dout => p_in1_49_c_dout,
        p_in_49_empty_n => p_in1_49_c_empty_n,
        p_in_49_read => readVec2Stream_float_4u_U0_p_in_49_read,
        p_in_50_dout => p_in1_50_c_dout,
        p_in_50_empty_n => p_in1_50_c_empty_n,
        p_in_50_read => readVec2Stream_float_4u_U0_p_in_50_read,
        p_in_51_dout => p_in1_51_c_dout,
        p_in_51_empty_n => p_in1_51_c_empty_n,
        p_in_51_read => readVec2Stream_float_4u_U0_p_in_51_read,
        p_in_52_dout => p_in1_52_c_dout,
        p_in_52_empty_n => p_in1_52_c_empty_n,
        p_in_52_read => readVec2Stream_float_4u_U0_p_in_52_read,
        p_in_53_dout => p_in1_53_c_dout,
        p_in_53_empty_n => p_in1_53_c_empty_n,
        p_in_53_read => readVec2Stream_float_4u_U0_p_in_53_read,
        p_in_54_dout => p_in1_54_c_dout,
        p_in_54_empty_n => p_in1_54_c_empty_n,
        p_in_54_read => readVec2Stream_float_4u_U0_p_in_54_read,
        p_in_55_dout => p_in1_55_c_dout,
        p_in_55_empty_n => p_in1_55_c_empty_n,
        p_in_55_read => readVec2Stream_float_4u_U0_p_in_55_read,
        p_in_56_dout => p_in1_56_c_dout,
        p_in_56_empty_n => p_in1_56_c_empty_n,
        p_in_56_read => readVec2Stream_float_4u_U0_p_in_56_read,
        p_in_57_dout => p_in1_57_c_dout,
        p_in_57_empty_n => p_in1_57_c_empty_n,
        p_in_57_read => readVec2Stream_float_4u_U0_p_in_57_read,
        p_in_58_dout => p_in1_58_c_dout,
        p_in_58_empty_n => p_in1_58_c_empty_n,
        p_in_58_read => readVec2Stream_float_4u_U0_p_in_58_read,
        p_in_59_dout => p_in1_59_c_dout,
        p_in_59_empty_n => p_in1_59_c_empty_n,
        p_in_59_read => readVec2Stream_float_4u_U0_p_in_59_read,
        p_in_60_dout => p_in1_60_c_dout,
        p_in_60_empty_n => p_in1_60_c_empty_n,
        p_in_60_read => readVec2Stream_float_4u_U0_p_in_60_read,
        p_in_61_dout => p_in1_61_c_dout,
        p_in_61_empty_n => p_in1_61_c_empty_n,
        p_in_61_read => readVec2Stream_float_4u_U0_p_in_61_read,
        p_in_62_dout => p_in1_62_c_dout,
        p_in_62_empty_n => p_in1_62_c_empty_n,
        p_in_62_read => readVec2Stream_float_4u_U0_p_in_62_read,
        p_in_63_dout => p_in1_63_c_dout,
        p_in_63_empty_n => p_in1_63_c_empty_n,
        p_in_63_read => readVec2Stream_float_4u_U0_p_in_63_read);

    readVec2Stream_float_4u_2_U0 : component krnl_lstm_readVec2Stream_float_4u_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => readVec2Stream_float_4u_2_U0_ap_start,
        ap_done => readVec2Stream_float_4u_2_U0_ap_done,
        ap_continue => readVec2Stream_float_4u_2_U0_ap_continue,
        ap_idle => readVec2Stream_float_4u_2_U0_ap_idle,
        ap_ready => readVec2Stream_float_4u_2_U0_ap_ready,
        str_in12_din => readVec2Stream_float_4u_2_U0_str_in12_din,
        str_in12_full_n => str_in2_full_n,
        str_in12_write => readVec2Stream_float_4u_2_U0_str_in12_write,
        p_in_offset_dout => p_in2_offset_c_dout,
        p_in_offset_empty_n => p_in2_offset_c_empty_n,
        p_in_offset_read => readVec2Stream_float_4u_2_U0_p_in_offset_read);

    dot_float_2u_unsigned_int_U0 : component krnl_lstm_dot_float_2u_unsigned_int_s
    port map (
        str_in12_dout => str_in1_dout,
        str_in12_empty_n => str_in1_empty_n,
        str_in12_read => dot_float_2u_unsigned_int_U0_str_in12_read,
        str_in23_dout => str_in2_dout,
        str_in23_empty_n => str_in2_empty_n,
        str_in23_read => dot_float_2u_unsigned_int_U0_str_in23_read,
        p_res => dot_float_2u_unsigned_int_U0_p_res,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dot_float_2u_unsigned_int_U0_ap_start,
        p_res_ap_vld => dot_float_2u_unsigned_int_U0_p_res_ap_vld,
        ap_done => dot_float_2u_unsigned_int_U0_ap_done,
        ap_ready => dot_float_2u_unsigned_int_U0_ap_ready,
        ap_idle => dot_float_2u_unsigned_int_U0_ap_idle,
        ap_continue => dot_float_2u_unsigned_int_U0_ap_continue);

    p_in1_0_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_0_out_din,
        if_full_n => p_in1_0_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_0_out_write,
        if_dout => p_in1_0_c_dout,
        if_empty_n => p_in1_0_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_0_read);

    p_in1_1_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_1_out_din,
        if_full_n => p_in1_1_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_1_out_write,
        if_dout => p_in1_1_c_dout,
        if_empty_n => p_in1_1_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_1_read);

    p_in1_2_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_2_out_din,
        if_full_n => p_in1_2_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_2_out_write,
        if_dout => p_in1_2_c_dout,
        if_empty_n => p_in1_2_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_2_read);

    p_in1_3_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_3_out_din,
        if_full_n => p_in1_3_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_3_out_write,
        if_dout => p_in1_3_c_dout,
        if_empty_n => p_in1_3_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_3_read);

    p_in1_4_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_4_out_din,
        if_full_n => p_in1_4_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_4_out_write,
        if_dout => p_in1_4_c_dout,
        if_empty_n => p_in1_4_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_4_read);

    p_in1_5_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_5_out_din,
        if_full_n => p_in1_5_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_5_out_write,
        if_dout => p_in1_5_c_dout,
        if_empty_n => p_in1_5_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_5_read);

    p_in1_6_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_6_out_din,
        if_full_n => p_in1_6_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_6_out_write,
        if_dout => p_in1_6_c_dout,
        if_empty_n => p_in1_6_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_6_read);

    p_in1_7_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_7_out_din,
        if_full_n => p_in1_7_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_7_out_write,
        if_dout => p_in1_7_c_dout,
        if_empty_n => p_in1_7_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_7_read);

    p_in1_8_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_8_out_din,
        if_full_n => p_in1_8_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_8_out_write,
        if_dout => p_in1_8_c_dout,
        if_empty_n => p_in1_8_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_8_read);

    p_in1_9_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_9_out_din,
        if_full_n => p_in1_9_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_9_out_write,
        if_dout => p_in1_9_c_dout,
        if_empty_n => p_in1_9_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_9_read);

    p_in1_10_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_10_out_din,
        if_full_n => p_in1_10_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_10_out_write,
        if_dout => p_in1_10_c_dout,
        if_empty_n => p_in1_10_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_10_read);

    p_in1_11_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_11_out_din,
        if_full_n => p_in1_11_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_11_out_write,
        if_dout => p_in1_11_c_dout,
        if_empty_n => p_in1_11_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_11_read);

    p_in1_12_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_12_out_din,
        if_full_n => p_in1_12_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_12_out_write,
        if_dout => p_in1_12_c_dout,
        if_empty_n => p_in1_12_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_12_read);

    p_in1_13_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_13_out_din,
        if_full_n => p_in1_13_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_13_out_write,
        if_dout => p_in1_13_c_dout,
        if_empty_n => p_in1_13_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_13_read);

    p_in1_14_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_14_out_din,
        if_full_n => p_in1_14_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_14_out_write,
        if_dout => p_in1_14_c_dout,
        if_empty_n => p_in1_14_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_14_read);

    p_in1_15_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_15_out_din,
        if_full_n => p_in1_15_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_15_out_write,
        if_dout => p_in1_15_c_dout,
        if_empty_n => p_in1_15_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_15_read);

    p_in1_16_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_16_out_din,
        if_full_n => p_in1_16_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_16_out_write,
        if_dout => p_in1_16_c_dout,
        if_empty_n => p_in1_16_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_16_read);

    p_in1_17_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_17_out_din,
        if_full_n => p_in1_17_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_17_out_write,
        if_dout => p_in1_17_c_dout,
        if_empty_n => p_in1_17_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_17_read);

    p_in1_18_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_18_out_din,
        if_full_n => p_in1_18_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_18_out_write,
        if_dout => p_in1_18_c_dout,
        if_empty_n => p_in1_18_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_18_read);

    p_in1_19_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_19_out_din,
        if_full_n => p_in1_19_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_19_out_write,
        if_dout => p_in1_19_c_dout,
        if_empty_n => p_in1_19_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_19_read);

    p_in1_20_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_20_out_din,
        if_full_n => p_in1_20_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_20_out_write,
        if_dout => p_in1_20_c_dout,
        if_empty_n => p_in1_20_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_20_read);

    p_in1_21_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_21_out_din,
        if_full_n => p_in1_21_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_21_out_write,
        if_dout => p_in1_21_c_dout,
        if_empty_n => p_in1_21_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_21_read);

    p_in1_22_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_22_out_din,
        if_full_n => p_in1_22_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_22_out_write,
        if_dout => p_in1_22_c_dout,
        if_empty_n => p_in1_22_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_22_read);

    p_in1_23_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_23_out_din,
        if_full_n => p_in1_23_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_23_out_write,
        if_dout => p_in1_23_c_dout,
        if_empty_n => p_in1_23_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_23_read);

    p_in1_24_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_24_out_din,
        if_full_n => p_in1_24_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_24_out_write,
        if_dout => p_in1_24_c_dout,
        if_empty_n => p_in1_24_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_24_read);

    p_in1_25_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_25_out_din,
        if_full_n => p_in1_25_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_25_out_write,
        if_dout => p_in1_25_c_dout,
        if_empty_n => p_in1_25_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_25_read);

    p_in1_26_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_26_out_din,
        if_full_n => p_in1_26_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_26_out_write,
        if_dout => p_in1_26_c_dout,
        if_empty_n => p_in1_26_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_26_read);

    p_in1_27_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_27_out_din,
        if_full_n => p_in1_27_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_27_out_write,
        if_dout => p_in1_27_c_dout,
        if_empty_n => p_in1_27_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_27_read);

    p_in1_28_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_28_out_din,
        if_full_n => p_in1_28_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_28_out_write,
        if_dout => p_in1_28_c_dout,
        if_empty_n => p_in1_28_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_28_read);

    p_in1_29_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_29_out_din,
        if_full_n => p_in1_29_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_29_out_write,
        if_dout => p_in1_29_c_dout,
        if_empty_n => p_in1_29_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_29_read);

    p_in1_30_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_30_out_din,
        if_full_n => p_in1_30_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_30_out_write,
        if_dout => p_in1_30_c_dout,
        if_empty_n => p_in1_30_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_30_read);

    p_in1_31_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_31_out_din,
        if_full_n => p_in1_31_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_31_out_write,
        if_dout => p_in1_31_c_dout,
        if_empty_n => p_in1_31_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_31_read);

    p_in1_32_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_32_out_din,
        if_full_n => p_in1_32_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_32_out_write,
        if_dout => p_in1_32_c_dout,
        if_empty_n => p_in1_32_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_32_read);

    p_in1_33_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_33_out_din,
        if_full_n => p_in1_33_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_33_out_write,
        if_dout => p_in1_33_c_dout,
        if_empty_n => p_in1_33_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_33_read);

    p_in1_34_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_34_out_din,
        if_full_n => p_in1_34_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_34_out_write,
        if_dout => p_in1_34_c_dout,
        if_empty_n => p_in1_34_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_34_read);

    p_in1_35_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_35_out_din,
        if_full_n => p_in1_35_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_35_out_write,
        if_dout => p_in1_35_c_dout,
        if_empty_n => p_in1_35_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_35_read);

    p_in1_36_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_36_out_din,
        if_full_n => p_in1_36_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_36_out_write,
        if_dout => p_in1_36_c_dout,
        if_empty_n => p_in1_36_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_36_read);

    p_in1_37_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_37_out_din,
        if_full_n => p_in1_37_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_37_out_write,
        if_dout => p_in1_37_c_dout,
        if_empty_n => p_in1_37_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_37_read);

    p_in1_38_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_38_out_din,
        if_full_n => p_in1_38_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_38_out_write,
        if_dout => p_in1_38_c_dout,
        if_empty_n => p_in1_38_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_38_read);

    p_in1_39_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_39_out_din,
        if_full_n => p_in1_39_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_39_out_write,
        if_dout => p_in1_39_c_dout,
        if_empty_n => p_in1_39_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_39_read);

    p_in1_40_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_40_out_din,
        if_full_n => p_in1_40_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_40_out_write,
        if_dout => p_in1_40_c_dout,
        if_empty_n => p_in1_40_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_40_read);

    p_in1_41_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_41_out_din,
        if_full_n => p_in1_41_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_41_out_write,
        if_dout => p_in1_41_c_dout,
        if_empty_n => p_in1_41_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_41_read);

    p_in1_42_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_42_out_din,
        if_full_n => p_in1_42_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_42_out_write,
        if_dout => p_in1_42_c_dout,
        if_empty_n => p_in1_42_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_42_read);

    p_in1_43_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_43_out_din,
        if_full_n => p_in1_43_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_43_out_write,
        if_dout => p_in1_43_c_dout,
        if_empty_n => p_in1_43_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_43_read);

    p_in1_44_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_44_out_din,
        if_full_n => p_in1_44_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_44_out_write,
        if_dout => p_in1_44_c_dout,
        if_empty_n => p_in1_44_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_44_read);

    p_in1_45_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_45_out_din,
        if_full_n => p_in1_45_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_45_out_write,
        if_dout => p_in1_45_c_dout,
        if_empty_n => p_in1_45_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_45_read);

    p_in1_46_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_46_out_din,
        if_full_n => p_in1_46_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_46_out_write,
        if_dout => p_in1_46_c_dout,
        if_empty_n => p_in1_46_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_46_read);

    p_in1_47_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_47_out_din,
        if_full_n => p_in1_47_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_47_out_write,
        if_dout => p_in1_47_c_dout,
        if_empty_n => p_in1_47_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_47_read);

    p_in1_48_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_48_out_din,
        if_full_n => p_in1_48_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_48_out_write,
        if_dout => p_in1_48_c_dout,
        if_empty_n => p_in1_48_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_48_read);

    p_in1_49_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_49_out_din,
        if_full_n => p_in1_49_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_49_out_write,
        if_dout => p_in1_49_c_dout,
        if_empty_n => p_in1_49_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_49_read);

    p_in1_50_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_50_out_din,
        if_full_n => p_in1_50_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_50_out_write,
        if_dout => p_in1_50_c_dout,
        if_empty_n => p_in1_50_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_50_read);

    p_in1_51_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_51_out_din,
        if_full_n => p_in1_51_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_51_out_write,
        if_dout => p_in1_51_c_dout,
        if_empty_n => p_in1_51_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_51_read);

    p_in1_52_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_52_out_din,
        if_full_n => p_in1_52_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_52_out_write,
        if_dout => p_in1_52_c_dout,
        if_empty_n => p_in1_52_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_52_read);

    p_in1_53_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_53_out_din,
        if_full_n => p_in1_53_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_53_out_write,
        if_dout => p_in1_53_c_dout,
        if_empty_n => p_in1_53_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_53_read);

    p_in1_54_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_54_out_din,
        if_full_n => p_in1_54_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_54_out_write,
        if_dout => p_in1_54_c_dout,
        if_empty_n => p_in1_54_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_54_read);

    p_in1_55_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_55_out_din,
        if_full_n => p_in1_55_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_55_out_write,
        if_dout => p_in1_55_c_dout,
        if_empty_n => p_in1_55_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_55_read);

    p_in1_56_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_56_out_din,
        if_full_n => p_in1_56_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_56_out_write,
        if_dout => p_in1_56_c_dout,
        if_empty_n => p_in1_56_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_56_read);

    p_in1_57_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_57_out_din,
        if_full_n => p_in1_57_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_57_out_write,
        if_dout => p_in1_57_c_dout,
        if_empty_n => p_in1_57_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_57_read);

    p_in1_58_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_58_out_din,
        if_full_n => p_in1_58_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_58_out_write,
        if_dout => p_in1_58_c_dout,
        if_empty_n => p_in1_58_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_58_read);

    p_in1_59_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_59_out_din,
        if_full_n => p_in1_59_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_59_out_write,
        if_dout => p_in1_59_c_dout,
        if_empty_n => p_in1_59_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_59_read);

    p_in1_60_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_60_out_din,
        if_full_n => p_in1_60_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_60_out_write,
        if_dout => p_in1_60_c_dout,
        if_empty_n => p_in1_60_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_60_read);

    p_in1_61_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_61_out_din,
        if_full_n => p_in1_61_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_61_out_write,
        if_dout => p_in1_61_c_dout,
        if_empty_n => p_in1_61_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_61_read);

    p_in1_62_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_62_out_din,
        if_full_n => p_in1_62_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_62_out_write,
        if_dout => p_in1_62_c_dout,
        if_empty_n => p_in1_62_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_62_read);

    p_in1_63_c_U : component krnl_lstm_fifo_w32_d2_S_x13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in1_63_out_din,
        if_full_n => p_in1_63_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in1_63_out_write,
        if_dout => p_in1_63_c_dout,
        if_empty_n => p_in1_63_c_empty_n,
        if_read => readVec2Stream_float_4u_U0_p_in_63_read);

    p_in2_offset_c_U : component krnl_lstm_fifo_w4_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => krnl_dot_1_entry139_U0_p_in2_offset_out_din,
        if_full_n => p_in2_offset_c_full_n,
        if_write => krnl_dot_1_entry139_U0_p_in2_offset_out_write,
        if_dout => p_in2_offset_c_dout,
        if_empty_n => p_in2_offset_c_empty_n,
        if_read => readVec2Stream_float_4u_2_U0_p_in_offset_read);

    str_in1_U : component krnl_lstm_fifo_w128_d2_S_x7
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => readVec2Stream_float_4u_U0_str_in12_din,
        if_full_n => str_in1_full_n,
        if_write => readVec2Stream_float_4u_U0_str_in12_write,
        if_dout => str_in1_dout,
        if_empty_n => str_in1_empty_n,
        if_read => dot_float_2u_unsigned_int_U0_str_in12_read);

    str_in2_U : component krnl_lstm_fifo_w128_d2_S_x7
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => readVec2Stream_float_4u_2_U0_str_in12_din,
        if_full_n => str_in2_full_n,
        if_write => readVec2Stream_float_4u_2_U0_str_in12_write,
        if_dout => str_in2_dout,
        if_empty_n => str_in2_empty_n,
        if_read => dot_float_2u_unsigned_int_U0_str_in23_read);

    start_for_readVec2Stream_float_4u_U0_U : component krnl_lstm_start_for_readVec2Stream_float_4u_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_readVec2Stream_float_4u_U0_din,
        if_full_n => start_for_readVec2Stream_float_4u_U0_full_n,
        if_write => krnl_dot_1_entry139_U0_start_write,
        if_dout => start_for_readVec2Stream_float_4u_U0_dout,
        if_empty_n => start_for_readVec2Stream_float_4u_U0_empty_n,
        if_read => readVec2Stream_float_4u_U0_ap_ready);

    start_for_readVec2Stream_float_4u_2_U0_U : component krnl_lstm_start_for_readVec2Stream_float_4u_2_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_readVec2Stream_float_4u_2_U0_din,
        if_full_n => start_for_readVec2Stream_float_4u_2_U0_full_n,
        if_write => krnl_dot_1_entry139_U0_start_write,
        if_dout => start_for_readVec2Stream_float_4u_2_U0_dout,
        if_empty_n => start_for_readVec2Stream_float_4u_2_U0_empty_n,
        if_read => readVec2Stream_float_4u_2_U0_ap_ready);

    start_for_dot_float_2u_unsigned_int_U0_U : component krnl_lstm_start_for_dot_float_2u_unsigned_int_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_dot_float_2u_unsigned_int_U0_din,
        if_full_n => start_for_dot_float_2u_unsigned_int_U0_full_n,
        if_write => readVec2Stream_float_4u_U0_start_write,
        if_dout => start_for_dot_float_2u_unsigned_int_U0_dout,
        if_empty_n => start_for_dot_float_2u_unsigned_int_U0_empty_n,
        if_read => dot_float_2u_unsigned_int_U0_ap_ready);




    ap_done <= dot_float_2u_unsigned_int_U0_ap_done;
    ap_idle <= (readVec2Stream_float_4u_U0_ap_idle and readVec2Stream_float_4u_2_U0_ap_idle and krnl_dot_1_entry139_U0_ap_idle and dot_float_2u_unsigned_int_U0_ap_idle);
    ap_ready <= krnl_dot_1_entry139_U0_ap_ready;
    ap_sync_continue <= ap_continue;
    ap_sync_done <= dot_float_2u_unsigned_int_U0_ap_done;
    ap_sync_ready <= krnl_dot_1_entry139_U0_ap_ready;
    dot_float_2u_unsigned_int_U0_ap_continue <= ap_continue;
    dot_float_2u_unsigned_int_U0_ap_start <= start_for_dot_float_2u_unsigned_int_U0_empty_n;
    dot_float_2u_unsigned_int_U0_start_full_n <= ap_const_logic_1;
    dot_float_2u_unsigned_int_U0_start_write <= ap_const_logic_0;
    krnl_dot_1_entry139_U0_ap_continue <= ap_const_logic_1;
    krnl_dot_1_entry139_U0_ap_start <= ap_start;
    krnl_dot_1_entry139_U0_start_full_n <= (start_for_readVec2Stream_float_4u_U0_full_n and start_for_readVec2Stream_float_4u_2_U0_full_n);
    p_output <= dot_float_2u_unsigned_int_U0_p_res;
    p_output_ap_vld <= dot_float_2u_unsigned_int_U0_p_res_ap_vld;
    readVec2Stream_float_4u_2_U0_ap_continue <= ap_const_logic_1;
    readVec2Stream_float_4u_2_U0_ap_start <= start_for_readVec2Stream_float_4u_2_U0_empty_n;
    readVec2Stream_float_4u_2_U0_start_full_n <= ap_const_logic_1;
    readVec2Stream_float_4u_2_U0_start_write <= ap_const_logic_0;
    readVec2Stream_float_4u_U0_ap_continue <= ap_const_logic_1;
    readVec2Stream_float_4u_U0_ap_start <= start_for_readVec2Stream_float_4u_U0_empty_n;
    start_for_dot_float_2u_unsigned_int_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_readVec2Stream_float_4u_2_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_readVec2Stream_float_4u_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
