 
****************************************
Report : qor
Design : s35932
Version: L-2016.03-SP5-1
Date   : Tue Mar  5 21:09:08 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          1.00
  Critical Path Slack:           4.95
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       1728
  Hierarchical Port Count:       8640
  Leaf Cell Count:               4876
  Buf/Inv Cell Count:             195
  Buf Cell Count:                 157
  Inv Cell Count:                  38
  CT Buf/Inv Cell Count:           99
  Combinational Cell Count:      3148
  Sequential Cell Count:         1728
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     9892.301134
  Noncombinational Area: 11418.182007
  Buf/Inv Area:            402.055826
  Total Buffer Area:           353.77
  Total Inverter Area:          48.29
  Macro/Black Box Area:      0.000000
  Net Area:               6149.684730
  Net XLength        :       57130.57
  Net YLength        :       60261.41
  -----------------------------------
  Cell Area:             21310.483141
  Design Area:           27460.167871
  Net Length        :       117391.98


  Design Rules
  -----------------------------------
  Total Number of Nets:          4914
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.05
  Logic Optimization:                 58.36
  Mapping Optimization:               50.74
  -----------------------------------------
  Overall Compile Time:              114.66
  Overall Compile Wall Clock Time:   115.30

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
