#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ce9150 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cdaf20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1cea450 .functor NOT 1, L_0x1d23760, C4<0>, C4<0>, C4<0>;
L_0x1d234f0 .functor XOR 1, L_0x1d23390, L_0x1d23450, C4<0>, C4<0>;
L_0x1d23650 .functor XOR 1, L_0x1d234f0, L_0x1d235b0, C4<0>, C4<0>;
v0x1d20b30_0 .net *"_ivl_10", 0 0, L_0x1d235b0;  1 drivers
v0x1d20c30_0 .net *"_ivl_12", 0 0, L_0x1d23650;  1 drivers
v0x1d20d10_0 .net *"_ivl_2", 0 0, L_0x1d232f0;  1 drivers
v0x1d20dd0_0 .net *"_ivl_4", 0 0, L_0x1d23390;  1 drivers
v0x1d20eb0_0 .net *"_ivl_6", 0 0, L_0x1d23450;  1 drivers
v0x1d20fe0_0 .net *"_ivl_8", 0 0, L_0x1d234f0;  1 drivers
v0x1d210c0_0 .net "a", 0 0, v0x1d1f060_0;  1 drivers
v0x1d21160_0 .net "b", 0 0, v0x1d1f100_0;  1 drivers
v0x1d21200_0 .net "c", 0 0, v0x1d1f1a0_0;  1 drivers
v0x1d212a0_0 .var "clk", 0 0;
v0x1d21340_0 .net "d", 0 0, v0x1d1f310_0;  1 drivers
v0x1d213e0_0 .net "out_dut", 0 0, L_0x1d231e0;  1 drivers
v0x1d21480_0 .net "out_ref", 0 0, L_0x1d22450;  1 drivers
v0x1d21520_0 .var/2u "stats1", 159 0;
v0x1d215c0_0 .var/2u "strobe", 0 0;
v0x1d21660_0 .net "tb_match", 0 0, L_0x1d23760;  1 drivers
v0x1d21720_0 .net "tb_mismatch", 0 0, L_0x1cea450;  1 drivers
v0x1d218f0_0 .net "wavedrom_enable", 0 0, v0x1d1f400_0;  1 drivers
v0x1d21990_0 .net "wavedrom_title", 511 0, v0x1d1f4a0_0;  1 drivers
L_0x1d232f0 .concat [ 1 0 0 0], L_0x1d22450;
L_0x1d23390 .concat [ 1 0 0 0], L_0x1d22450;
L_0x1d23450 .concat [ 1 0 0 0], L_0x1d231e0;
L_0x1d235b0 .concat [ 1 0 0 0], L_0x1d22450;
L_0x1d23760 .cmp/eeq 1, L_0x1d232f0, L_0x1d23650;
S_0x1cde880 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1cdaf20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1cf3550 .functor NOT 1, v0x1d1f1a0_0, C4<0>, C4<0>, C4<0>;
L_0x1cead10 .functor NOT 1, v0x1d1f100_0, C4<0>, C4<0>, C4<0>;
L_0x1d21ba0 .functor AND 1, L_0x1cf3550, L_0x1cead10, C4<1>, C4<1>;
L_0x1d21c40 .functor NOT 1, v0x1d1f310_0, C4<0>, C4<0>, C4<0>;
L_0x1d21d70 .functor NOT 1, v0x1d1f060_0, C4<0>, C4<0>, C4<0>;
L_0x1d21e70 .functor AND 1, L_0x1d21c40, L_0x1d21d70, C4<1>, C4<1>;
L_0x1d21f50 .functor OR 1, L_0x1d21ba0, L_0x1d21e70, C4<0>, C4<0>;
L_0x1d22010 .functor AND 1, v0x1d1f060_0, v0x1d1f1a0_0, C4<1>, C4<1>;
L_0x1d220d0 .functor AND 1, L_0x1d22010, v0x1d1f310_0, C4<1>, C4<1>;
L_0x1d22190 .functor OR 1, L_0x1d21f50, L_0x1d220d0, C4<0>, C4<0>;
L_0x1d22300 .functor AND 1, v0x1d1f100_0, v0x1d1f1a0_0, C4<1>, C4<1>;
L_0x1d22370 .functor AND 1, L_0x1d22300, v0x1d1f310_0, C4<1>, C4<1>;
L_0x1d22450 .functor OR 1, L_0x1d22190, L_0x1d22370, C4<0>, C4<0>;
v0x1cea6c0_0 .net *"_ivl_0", 0 0, L_0x1cf3550;  1 drivers
v0x1cea760_0 .net *"_ivl_10", 0 0, L_0x1d21e70;  1 drivers
v0x1d1d850_0 .net *"_ivl_12", 0 0, L_0x1d21f50;  1 drivers
v0x1d1d910_0 .net *"_ivl_14", 0 0, L_0x1d22010;  1 drivers
v0x1d1d9f0_0 .net *"_ivl_16", 0 0, L_0x1d220d0;  1 drivers
v0x1d1db20_0 .net *"_ivl_18", 0 0, L_0x1d22190;  1 drivers
v0x1d1dc00_0 .net *"_ivl_2", 0 0, L_0x1cead10;  1 drivers
v0x1d1dce0_0 .net *"_ivl_20", 0 0, L_0x1d22300;  1 drivers
v0x1d1ddc0_0 .net *"_ivl_22", 0 0, L_0x1d22370;  1 drivers
v0x1d1dea0_0 .net *"_ivl_4", 0 0, L_0x1d21ba0;  1 drivers
v0x1d1df80_0 .net *"_ivl_6", 0 0, L_0x1d21c40;  1 drivers
v0x1d1e060_0 .net *"_ivl_8", 0 0, L_0x1d21d70;  1 drivers
v0x1d1e140_0 .net "a", 0 0, v0x1d1f060_0;  alias, 1 drivers
v0x1d1e200_0 .net "b", 0 0, v0x1d1f100_0;  alias, 1 drivers
v0x1d1e2c0_0 .net "c", 0 0, v0x1d1f1a0_0;  alias, 1 drivers
v0x1d1e380_0 .net "d", 0 0, v0x1d1f310_0;  alias, 1 drivers
v0x1d1e440_0 .net "out", 0 0, L_0x1d22450;  alias, 1 drivers
S_0x1d1e5a0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1cdaf20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1d1f060_0 .var "a", 0 0;
v0x1d1f100_0 .var "b", 0 0;
v0x1d1f1a0_0 .var "c", 0 0;
v0x1d1f270_0 .net "clk", 0 0, v0x1d212a0_0;  1 drivers
v0x1d1f310_0 .var "d", 0 0;
v0x1d1f400_0 .var "wavedrom_enable", 0 0;
v0x1d1f4a0_0 .var "wavedrom_title", 511 0;
S_0x1d1e840 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1d1e5a0;
 .timescale -12 -12;
v0x1d1eaa0_0 .var/2s "count", 31 0;
E_0x1ced8e0/0 .event negedge, v0x1d1f270_0;
E_0x1ced8e0/1 .event posedge, v0x1d1f270_0;
E_0x1ced8e0 .event/or E_0x1ced8e0/0, E_0x1ced8e0/1;
E_0x1cedb30 .event negedge, v0x1d1f270_0;
E_0x1cd79f0 .event posedge, v0x1d1f270_0;
S_0x1d1eba0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1d1e5a0;
 .timescale -12 -12;
v0x1d1eda0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d1ee80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1d1e5a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d1f600 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1cdaf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1d225b0 .functor AND 1, v0x1d1f060_0, v0x1d1f100_0, C4<1>, C4<1>;
L_0x1d22620 .functor NOT 1, v0x1d1f1a0_0, C4<0>, C4<0>, C4<0>;
L_0x1d226b0 .functor AND 1, L_0x1d22620, v0x1d1f310_0, C4<1>, C4<1>;
L_0x1d22770 .functor NOT 1, v0x1d1f1a0_0, C4<0>, C4<0>, C4<0>;
L_0x1d22920 .functor AND 1, v0x1d1f060_0, L_0x1d22770, C4<1>, C4<1>;
L_0x1d229e0 .functor NOT 1, v0x1d1f310_0, C4<0>, C4<0>, C4<0>;
L_0x1d22ba0 .functor AND 1, L_0x1d22920, L_0x1d229e0, C4<1>, C4<1>;
L_0x1d22cb0 .functor NOT 1, v0x1d1f310_0, C4<0>, C4<0>, C4<0>;
L_0x1d22d70 .functor AND 1, v0x1d1f1a0_0, L_0x1d22cb0, C4<1>, C4<1>;
L_0x1d22e30 .functor OR 1, L_0x1d225b0, L_0x1d226b0, C4<0>, C4<0>;
L_0x1d22fa0 .functor OR 1, L_0x1d22e30, L_0x1d22ba0, C4<0>, C4<0>;
L_0x1d23060 .functor OR 1, L_0x1d22fa0, L_0x1d22d70, C4<0>, C4<0>;
L_0x1d231e0 .functor BUFZ 1, L_0x1d23060, C4<0>, C4<0>, C4<0>;
v0x1d1f8f0_0 .net *"_ivl_10", 0 0, L_0x1d229e0;  1 drivers
v0x1d1f9d0_0 .net *"_ivl_14", 0 0, L_0x1d22cb0;  1 drivers
v0x1d1fab0_0 .net *"_ivl_18", 0 0, L_0x1d22e30;  1 drivers
v0x1d1fba0_0 .net *"_ivl_2", 0 0, L_0x1d22620;  1 drivers
v0x1d1fc80_0 .net *"_ivl_20", 0 0, L_0x1d22fa0;  1 drivers
v0x1d1fdb0_0 .net *"_ivl_6", 0 0, L_0x1d22770;  1 drivers
v0x1d1fe90_0 .net *"_ivl_8", 0 0, L_0x1d22920;  1 drivers
v0x1d1ff70_0 .net "a", 0 0, v0x1d1f060_0;  alias, 1 drivers
v0x1d20060_0 .net "b", 0 0, v0x1d1f100_0;  alias, 1 drivers
v0x1d20100_0 .net "c", 0 0, v0x1d1f1a0_0;  alias, 1 drivers
v0x1d201f0_0 .net "d", 0 0, v0x1d1f310_0;  alias, 1 drivers
v0x1d202e0_0 .net "out", 0 0, L_0x1d231e0;  alias, 1 drivers
v0x1d203a0_0 .net "w1", 0 0, L_0x1d225b0;  1 drivers
v0x1d20460_0 .net "w2", 0 0, L_0x1d226b0;  1 drivers
v0x1d20520_0 .net "w3", 0 0, L_0x1d22ba0;  1 drivers
v0x1d205e0_0 .net "w4", 0 0, L_0x1d22d70;  1 drivers
v0x1d206a0_0 .net "w5", 0 0, L_0x1d23060;  1 drivers
S_0x1d20910 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1cdaf20;
 .timescale -12 -12;
E_0x1ced680 .event anyedge, v0x1d215c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d215c0_0;
    %nor/r;
    %assign/vec4 v0x1d215c0_0, 0;
    %wait E_0x1ced680;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d1e5a0;
T_3 ;
    %fork t_1, S_0x1d1e840;
    %jmp t_0;
    .scope S_0x1d1e840;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d1eaa0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d1f310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1f1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1f100_0, 0;
    %assign/vec4 v0x1d1f060_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cd79f0;
    %load/vec4 v0x1d1eaa0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1d1eaa0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d1f310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1f1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1f100_0, 0;
    %assign/vec4 v0x1d1f060_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1cedb30;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d1ee80;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ced8e0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1d1f060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1f100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1f1a0_0, 0;
    %assign/vec4 v0x1d1f310_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1d1e5a0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1cdaf20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d212a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d215c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1cdaf20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d212a0_0;
    %inv;
    %store/vec4 v0x1d212a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1cdaf20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d1f270_0, v0x1d21720_0, v0x1d210c0_0, v0x1d21160_0, v0x1d21200_0, v0x1d21340_0, v0x1d21480_0, v0x1d213e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1cdaf20;
T_7 ;
    %load/vec4 v0x1d21520_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d21520_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d21520_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d21520_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d21520_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d21520_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d21520_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1cdaf20;
T_8 ;
    %wait E_0x1ced8e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d21520_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d21520_0, 4, 32;
    %load/vec4 v0x1d21660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d21520_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d21520_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d21520_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d21520_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d21480_0;
    %load/vec4 v0x1d21480_0;
    %load/vec4 v0x1d213e0_0;
    %xor;
    %load/vec4 v0x1d21480_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d21520_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d21520_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d21520_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d21520_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/kmap2/iter0/response13/top_module.sv";
