<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/tallguydesi/Documents/GitHub/FPGA_Audio_Streaming_Tang_Nano_9K/impl/gwsynthesis/USART.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/tallguydesi/Documents/GitHub/FPGA_Audio_Streaming_Tang_Nano_9K/src/tangnano9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Aug  2 01:08:37 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>670</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>302</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>666.667</td>
<td>1.500
<td>0.000</td>
<td>333.333</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>111.111</td>
<td>9.000
<td>0.000</td>
<td>55.556</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>109.950(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>1.500(MHz)</td>
<td>48.444(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>27.479</td>
<td>driver_inst/bit_count_2_s0/Q</td>
<td>fifo_buffer/count_8_s1/D</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.138</td>
<td>8.991</td>
</tr>
<tr>
<td>2</td>
<td>27.536</td>
<td>driver_inst/bit_count_2_s0/Q</td>
<td>fifo_buffer/count_7_s1/D</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.138</td>
<td>8.934</td>
</tr>
<tr>
<td>3</td>
<td>27.593</td>
<td>driver_inst/bit_count_2_s0/Q</td>
<td>fifo_buffer/count_6_s1/D</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.138</td>
<td>8.877</td>
</tr>
<tr>
<td>4</td>
<td>27.650</td>
<td>driver_inst/bit_count_2_s0/Q</td>
<td>fifo_buffer/count_5_s1/D</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.138</td>
<td>8.820</td>
</tr>
<tr>
<td>5</td>
<td>27.707</td>
<td>driver_inst/bit_count_2_s0/Q</td>
<td>fifo_buffer/count_4_s1/D</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.138</td>
<td>8.763</td>
</tr>
<tr>
<td>6</td>
<td>27.764</td>
<td>driver_inst/bit_count_2_s0/Q</td>
<td>fifo_buffer/count_3_s1/D</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.138</td>
<td>8.706</td>
</tr>
<tr>
<td>7</td>
<td>27.821</td>
<td>driver_inst/bit_count_2_s0/Q</td>
<td>fifo_buffer/count_2_s1/D</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.138</td>
<td>8.649</td>
</tr>
<tr>
<td>8</td>
<td>27.878</td>
<td>driver_inst/bit_count_2_s0/Q</td>
<td>fifo_buffer/count_1_s1/D</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.138</td>
<td>8.592</td>
</tr>
<tr>
<td>9</td>
<td>27.935</td>
<td>driver_inst/bit_count_2_s0/Q</td>
<td>fifo_buffer/count_0_s1/D</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.138</td>
<td>8.535</td>
</tr>
<tr>
<td>10</td>
<td>27.942</td>
<td>uart_inst/rxCounter_1_s1/Q</td>
<td>uart_inst/rxCounter_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.695</td>
</tr>
<tr>
<td>11</td>
<td>28.152</td>
<td>uart_inst/rxCounter_1_s1/Q</td>
<td>uart_inst/rxCounter_8_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.485</td>
</tr>
<tr>
<td>12</td>
<td>28.271</td>
<td>driver_inst/bit_count_2_s0/Q</td>
<td>fifo_buffer/count_0_s1/CE</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.138</td>
<td>8.555</td>
</tr>
<tr>
<td>13</td>
<td>28.271</td>
<td>driver_inst/bit_count_2_s0/Q</td>
<td>fifo_buffer/count_1_s1/CE</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.138</td>
<td>8.555</td>
</tr>
<tr>
<td>14</td>
<td>28.271</td>
<td>driver_inst/bit_count_2_s0/Q</td>
<td>fifo_buffer/count_2_s1/CE</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.138</td>
<td>8.555</td>
</tr>
<tr>
<td>15</td>
<td>28.271</td>
<td>driver_inst/bit_count_2_s0/Q</td>
<td>fifo_buffer/count_3_s1/CE</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.138</td>
<td>8.555</td>
</tr>
<tr>
<td>16</td>
<td>28.271</td>
<td>driver_inst/bit_count_2_s0/Q</td>
<td>fifo_buffer/count_4_s1/CE</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.138</td>
<td>8.555</td>
</tr>
<tr>
<td>17</td>
<td>28.276</td>
<td>driver_inst/bit_count_2_s0/Q</td>
<td>fifo_buffer/count_5_s1/CE</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.138</td>
<td>8.550</td>
</tr>
<tr>
<td>18</td>
<td>28.276</td>
<td>driver_inst/bit_count_2_s0/Q</td>
<td>fifo_buffer/count_6_s1/CE</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.138</td>
<td>8.550</td>
</tr>
<tr>
<td>19</td>
<td>28.276</td>
<td>driver_inst/bit_count_2_s0/Q</td>
<td>fifo_buffer/count_7_s1/CE</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.138</td>
<td>8.550</td>
</tr>
<tr>
<td>20</td>
<td>28.276</td>
<td>driver_inst/bit_count_2_s0/Q</td>
<td>fifo_buffer/count_8_s1/CE</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.138</td>
<td>8.550</td>
</tr>
<tr>
<td>21</td>
<td>28.458</td>
<td>uart_inst/rxCounter_1_s1/Q</td>
<td>uart_inst/rxCounter_11_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.179</td>
</tr>
<tr>
<td>22</td>
<td>28.552</td>
<td>uart_inst/rxCounter_1_s1/Q</td>
<td>uart_inst/rxCounter_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.085</td>
</tr>
<tr>
<td>23</td>
<td>28.552</td>
<td>uart_inst/rxCounter_1_s1/Q</td>
<td>uart_inst/rxCounter_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.085</td>
</tr>
<tr>
<td>24</td>
<td>28.664</td>
<td>uart_inst/rxCounter_1_s1/Q</td>
<td>uart_inst/rxCounter_9_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>7.973</td>
</tr>
<tr>
<td>25</td>
<td>28.671</td>
<td>uart_inst/rxCounter_1_s1/Q</td>
<td>uart_inst/rxCounter_6_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>7.966</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.590</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/sample_8_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.874</td>
</tr>
<tr>
<td>2</td>
<td>0.590</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/sample_4_s0/RESET</td>
<td>clk:[R]</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.241</td>
<td>1.874</td>
</tr>
<tr>
<td>3</td>
<td>0.594</td>
<td>uart_inst/temp_data_8_s13/Q</td>
<td>uart_inst/temp_data_8_s7/AD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.606</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>uart_inst/rxBitNumber_2_s1/Q</td>
<td>uart_inst/rxBitNumber_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>uart_inst/rxCounter_12_s1/Q</td>
<td>uart_inst/rxCounter_12_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>driver_inst/ws_s1/Q</td>
<td>driver_inst/ws_s1/D</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>driver_inst/mute_state_s2/Q</td>
<td>driver_inst/mute_state_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>fifo_buffer/wr_ptr_0_s3/Q</td>
<td>fifo_buffer/wr_ptr_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>fifo_buffer/rd_ptr_0_s0/Q</td>
<td>fifo_buffer/rd_ptr_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>uart_inst/temp_data_8_s13/Q</td>
<td>uart_inst/temp_data_8_s13/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>uart_inst/rxBitNumber_0_s1/Q</td>
<td>uart_inst/rxBitNumber_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.710</td>
<td>uart_inst/rxCounter_1_s1/Q</td>
<td>uart_inst/rxCounter_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>13</td>
<td>0.710</td>
<td>uart_inst/rxCounter_5_s1/Q</td>
<td>uart_inst/rxCounter_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>14</td>
<td>0.710</td>
<td>uart_inst/rxCounter_9_s1/Q</td>
<td>uart_inst/rxCounter_9_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>15</td>
<td>0.714</td>
<td>uart_inst/rxState_1_s2/Q</td>
<td>uart_inst/rxState_1_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>16</td>
<td>0.715</td>
<td>driver_inst/bit_count_0_s0/Q</td>
<td>driver_inst/bit_count_0_s0/D</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>17</td>
<td>0.730</td>
<td>fifo_buffer/wr_ptr_6_s0/Q</td>
<td>fifo_buffer/wr_ptr_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>18</td>
<td>0.730</td>
<td>fifo_buffer/wr_ptr_2_s0/Q</td>
<td>fifo_buffer/wr_ptr_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>19</td>
<td>0.730</td>
<td>fifo_buffer/rd_ptr_6_s0/Q</td>
<td>fifo_buffer/rd_ptr_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>20</td>
<td>0.730</td>
<td>fifo_buffer/rd_ptr_2_s0/Q</td>
<td>fifo_buffer/rd_ptr_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>21</td>
<td>0.732</td>
<td>driver_inst/bit_count_2_s0/Q</td>
<td>driver_inst/bit_count_2_s0/D</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>22</td>
<td>0.795</td>
<td>uart_inst/data_in_7_s0/Q</td>
<td>fifo_buffer/fifo_fifo_0_0_s/DI[7]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.881</td>
</tr>
<tr>
<td>23</td>
<td>0.795</td>
<td>uart_inst/data_in_5_s0/Q</td>
<td>fifo_buffer/fifo_fifo_0_0_s/DI[5]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.881</td>
</tr>
<tr>
<td>24</td>
<td>0.822</td>
<td>uart_inst/byte_buf_4_s0/Q</td>
<td>uart_inst/temp_data_8_s7/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>25</td>
<td>0.851</td>
<td>uart_inst/byte_buf_3_s0/Q</td>
<td>uart_inst/temp_data_8_s5/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.863</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>uart_inst/shift_reg_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>uart_inst/shift_reg_6_s0</td>
</tr>
<tr>
<td>3</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>uart_inst/shift_reg_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>uart_inst/byte_buf_7_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>uart_inst/temp_data_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>uart_inst/rxState_2_s4</td>
</tr>
<tr>
<td>7</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>fifo_buffer/rd_ptr_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>fifo_buffer/rd_ptr_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>uart_inst/data_in_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>15.130</td>
<td>16.380</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>fifo_buffer/rd_ptr_5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/count_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.417</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][B]</td>
<td>driver_inst/sample_tick_Z_s0/I1</td>
</tr>
<tr>
<td>6.516</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C34[3][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s0/F</td>
</tr>
<tr>
<td>7.342</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>driver_inst/sample_tick_Z_s/I3</td>
</tr>
<tr>
<td>8.164</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s/F</td>
</tr>
<tr>
<td>9.319</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>fifo_buffer/n46_s0/I3</td>
</tr>
<tr>
<td>9.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n46_s0/F</td>
</tr>
<tr>
<td>12.583</td>
<td>2.638</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>fifo_buffer/n44_1_s/CIN</td>
</tr>
<tr>
<td>12.640</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n44_1_s/COUT</td>
</tr>
<tr>
<td>12.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[1][A]</td>
<td>fifo_buffer/n43_1_s/CIN</td>
</tr>
<tr>
<td>12.697</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n43_1_s/COUT</td>
</tr>
<tr>
<td>12.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[1][B]</td>
<td>fifo_buffer/n42_1_s/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n42_1_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td>fifo_buffer/n41_1_s/CIN</td>
</tr>
<tr>
<td>12.811</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n41_1_s/COUT</td>
</tr>
<tr>
<td>12.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[2][B]</td>
<td>fifo_buffer/n40_1_s/CIN</td>
</tr>
<tr>
<td>12.868</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n40_1_s/COUT</td>
</tr>
<tr>
<td>12.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C29[0][A]</td>
<td>fifo_buffer/n39_1_s/CIN</td>
</tr>
<tr>
<td>12.925</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n39_1_s/COUT</td>
</tr>
<tr>
<td>12.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C29[0][B]</td>
<td>fifo_buffer/n38_1_s/CIN</td>
</tr>
<tr>
<td>12.982</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n38_1_s/COUT</td>
</tr>
<tr>
<td>12.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C29[1][A]</td>
<td>fifo_buffer/n37_1_s/CIN</td>
</tr>
<tr>
<td>13.039</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n37_1_s/COUT</td>
</tr>
<tr>
<td>13.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C29[1][B]</td>
<td>fifo_buffer/n36_1_s/CIN</td>
</tr>
<tr>
<td>13.602</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n36_1_s/SUM</td>
</tr>
<tr>
<td>13.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td style=" font-weight:bold;">fifo_buffer/count_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>fifo_buffer/count_8_s1/CLK</td>
</tr>
<tr>
<td>41.481</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_buffer/count_8_s1</td>
</tr>
<tr>
<td>41.081</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>fifo_buffer/count_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.566, 39.664%; route: 4.966, 55.238%; tC2Q: 0.458, 5.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.417</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][B]</td>
<td>driver_inst/sample_tick_Z_s0/I1</td>
</tr>
<tr>
<td>6.516</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C34[3][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s0/F</td>
</tr>
<tr>
<td>7.342</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>driver_inst/sample_tick_Z_s/I3</td>
</tr>
<tr>
<td>8.164</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s/F</td>
</tr>
<tr>
<td>9.319</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>fifo_buffer/n46_s0/I3</td>
</tr>
<tr>
<td>9.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n46_s0/F</td>
</tr>
<tr>
<td>12.583</td>
<td>2.638</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>fifo_buffer/n44_1_s/CIN</td>
</tr>
<tr>
<td>12.640</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n44_1_s/COUT</td>
</tr>
<tr>
<td>12.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[1][A]</td>
<td>fifo_buffer/n43_1_s/CIN</td>
</tr>
<tr>
<td>12.697</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n43_1_s/COUT</td>
</tr>
<tr>
<td>12.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[1][B]</td>
<td>fifo_buffer/n42_1_s/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n42_1_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td>fifo_buffer/n41_1_s/CIN</td>
</tr>
<tr>
<td>12.811</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n41_1_s/COUT</td>
</tr>
<tr>
<td>12.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[2][B]</td>
<td>fifo_buffer/n40_1_s/CIN</td>
</tr>
<tr>
<td>12.868</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n40_1_s/COUT</td>
</tr>
<tr>
<td>12.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C29[0][A]</td>
<td>fifo_buffer/n39_1_s/CIN</td>
</tr>
<tr>
<td>12.925</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n39_1_s/COUT</td>
</tr>
<tr>
<td>12.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C29[0][B]</td>
<td>fifo_buffer/n38_1_s/CIN</td>
</tr>
<tr>
<td>12.982</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n38_1_s/COUT</td>
</tr>
<tr>
<td>12.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C29[1][A]</td>
<td>fifo_buffer/n37_1_s/CIN</td>
</tr>
<tr>
<td>13.545</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n37_1_s/SUM</td>
</tr>
<tr>
<td>13.545</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" font-weight:bold;">fifo_buffer/count_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>fifo_buffer/count_7_s1/CLK</td>
</tr>
<tr>
<td>41.481</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_buffer/count_7_s1</td>
</tr>
<tr>
<td>41.081</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>fifo_buffer/count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.509, 39.279%; route: 4.966, 55.591%; tC2Q: 0.458, 5.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.417</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][B]</td>
<td>driver_inst/sample_tick_Z_s0/I1</td>
</tr>
<tr>
<td>6.516</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C34[3][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s0/F</td>
</tr>
<tr>
<td>7.342</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>driver_inst/sample_tick_Z_s/I3</td>
</tr>
<tr>
<td>8.164</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s/F</td>
</tr>
<tr>
<td>9.319</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>fifo_buffer/n46_s0/I3</td>
</tr>
<tr>
<td>9.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n46_s0/F</td>
</tr>
<tr>
<td>12.583</td>
<td>2.638</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>fifo_buffer/n44_1_s/CIN</td>
</tr>
<tr>
<td>12.640</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n44_1_s/COUT</td>
</tr>
<tr>
<td>12.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[1][A]</td>
<td>fifo_buffer/n43_1_s/CIN</td>
</tr>
<tr>
<td>12.697</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n43_1_s/COUT</td>
</tr>
<tr>
<td>12.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[1][B]</td>
<td>fifo_buffer/n42_1_s/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n42_1_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td>fifo_buffer/n41_1_s/CIN</td>
</tr>
<tr>
<td>12.811</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n41_1_s/COUT</td>
</tr>
<tr>
<td>12.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[2][B]</td>
<td>fifo_buffer/n40_1_s/CIN</td>
</tr>
<tr>
<td>12.868</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n40_1_s/COUT</td>
</tr>
<tr>
<td>12.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C29[0][A]</td>
<td>fifo_buffer/n39_1_s/CIN</td>
</tr>
<tr>
<td>12.925</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n39_1_s/COUT</td>
</tr>
<tr>
<td>12.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C29[0][B]</td>
<td>fifo_buffer/n38_1_s/CIN</td>
</tr>
<tr>
<td>13.488</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n38_1_s/SUM</td>
</tr>
<tr>
<td>13.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td style=" font-weight:bold;">fifo_buffer/count_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>fifo_buffer/count_6_s1/CLK</td>
</tr>
<tr>
<td>41.481</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_buffer/count_6_s1</td>
</tr>
<tr>
<td>41.081</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>fifo_buffer/count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.452, 38.889%; route: 4.966, 55.948%; tC2Q: 0.458, 5.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.417</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][B]</td>
<td>driver_inst/sample_tick_Z_s0/I1</td>
</tr>
<tr>
<td>6.516</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C34[3][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s0/F</td>
</tr>
<tr>
<td>7.342</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>driver_inst/sample_tick_Z_s/I3</td>
</tr>
<tr>
<td>8.164</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s/F</td>
</tr>
<tr>
<td>9.319</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>fifo_buffer/n46_s0/I3</td>
</tr>
<tr>
<td>9.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n46_s0/F</td>
</tr>
<tr>
<td>12.583</td>
<td>2.638</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>fifo_buffer/n44_1_s/CIN</td>
</tr>
<tr>
<td>12.640</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n44_1_s/COUT</td>
</tr>
<tr>
<td>12.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[1][A]</td>
<td>fifo_buffer/n43_1_s/CIN</td>
</tr>
<tr>
<td>12.697</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n43_1_s/COUT</td>
</tr>
<tr>
<td>12.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[1][B]</td>
<td>fifo_buffer/n42_1_s/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n42_1_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td>fifo_buffer/n41_1_s/CIN</td>
</tr>
<tr>
<td>12.811</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n41_1_s/COUT</td>
</tr>
<tr>
<td>12.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[2][B]</td>
<td>fifo_buffer/n40_1_s/CIN</td>
</tr>
<tr>
<td>12.868</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n40_1_s/COUT</td>
</tr>
<tr>
<td>12.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C29[0][A]</td>
<td>fifo_buffer/n39_1_s/CIN</td>
</tr>
<tr>
<td>13.431</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n39_1_s/SUM</td>
</tr>
<tr>
<td>13.431</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" font-weight:bold;">fifo_buffer/count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>fifo_buffer/count_5_s1/CLK</td>
</tr>
<tr>
<td>41.481</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_buffer/count_5_s1</td>
</tr>
<tr>
<td>41.081</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>fifo_buffer/count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.395, 38.494%; route: 4.966, 56.309%; tC2Q: 0.458, 5.197%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.417</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][B]</td>
<td>driver_inst/sample_tick_Z_s0/I1</td>
</tr>
<tr>
<td>6.516</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C34[3][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s0/F</td>
</tr>
<tr>
<td>7.342</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>driver_inst/sample_tick_Z_s/I3</td>
</tr>
<tr>
<td>8.164</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s/F</td>
</tr>
<tr>
<td>9.319</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>fifo_buffer/n46_s0/I3</td>
</tr>
<tr>
<td>9.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n46_s0/F</td>
</tr>
<tr>
<td>12.583</td>
<td>2.638</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>fifo_buffer/n44_1_s/CIN</td>
</tr>
<tr>
<td>12.640</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n44_1_s/COUT</td>
</tr>
<tr>
<td>12.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[1][A]</td>
<td>fifo_buffer/n43_1_s/CIN</td>
</tr>
<tr>
<td>12.697</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n43_1_s/COUT</td>
</tr>
<tr>
<td>12.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[1][B]</td>
<td>fifo_buffer/n42_1_s/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n42_1_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td>fifo_buffer/n41_1_s/CIN</td>
</tr>
<tr>
<td>12.811</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n41_1_s/COUT</td>
</tr>
<tr>
<td>12.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[2][B]</td>
<td>fifo_buffer/n40_1_s/CIN</td>
</tr>
<tr>
<td>13.374</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n40_1_s/SUM</td>
</tr>
<tr>
<td>13.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">fifo_buffer/count_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>fifo_buffer/count_4_s1/CLK</td>
</tr>
<tr>
<td>41.481</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_buffer/count_4_s1</td>
</tr>
<tr>
<td>41.081</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>fifo_buffer/count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.338, 38.094%; route: 4.966, 56.676%; tC2Q: 0.458, 5.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.417</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][B]</td>
<td>driver_inst/sample_tick_Z_s0/I1</td>
</tr>
<tr>
<td>6.516</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C34[3][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s0/F</td>
</tr>
<tr>
<td>7.342</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>driver_inst/sample_tick_Z_s/I3</td>
</tr>
<tr>
<td>8.164</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s/F</td>
</tr>
<tr>
<td>9.319</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>fifo_buffer/n46_s0/I3</td>
</tr>
<tr>
<td>9.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n46_s0/F</td>
</tr>
<tr>
<td>12.583</td>
<td>2.638</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>fifo_buffer/n44_1_s/CIN</td>
</tr>
<tr>
<td>12.640</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n44_1_s/COUT</td>
</tr>
<tr>
<td>12.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[1][A]</td>
<td>fifo_buffer/n43_1_s/CIN</td>
</tr>
<tr>
<td>12.697</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n43_1_s/COUT</td>
</tr>
<tr>
<td>12.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[1][B]</td>
<td>fifo_buffer/n42_1_s/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n42_1_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td>fifo_buffer/n41_1_s/CIN</td>
</tr>
<tr>
<td>13.317</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n41_1_s/SUM</td>
</tr>
<tr>
<td>13.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" font-weight:bold;">fifo_buffer/count_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>fifo_buffer/count_3_s1/CLK</td>
</tr>
<tr>
<td>41.481</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_buffer/count_3_s1</td>
</tr>
<tr>
<td>41.081</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>fifo_buffer/count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.281, 37.688%; route: 4.966, 57.047%; tC2Q: 0.458, 5.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.417</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][B]</td>
<td>driver_inst/sample_tick_Z_s0/I1</td>
</tr>
<tr>
<td>6.516</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C34[3][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s0/F</td>
</tr>
<tr>
<td>7.342</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>driver_inst/sample_tick_Z_s/I3</td>
</tr>
<tr>
<td>8.164</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s/F</td>
</tr>
<tr>
<td>9.319</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>fifo_buffer/n46_s0/I3</td>
</tr>
<tr>
<td>9.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n46_s0/F</td>
</tr>
<tr>
<td>12.583</td>
<td>2.638</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>fifo_buffer/n44_1_s/CIN</td>
</tr>
<tr>
<td>12.640</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n44_1_s/COUT</td>
</tr>
<tr>
<td>12.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[1][A]</td>
<td>fifo_buffer/n43_1_s/CIN</td>
</tr>
<tr>
<td>12.697</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n43_1_s/COUT</td>
</tr>
<tr>
<td>12.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[1][B]</td>
<td>fifo_buffer/n42_1_s/CIN</td>
</tr>
<tr>
<td>13.260</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n42_1_s/SUM</td>
</tr>
<tr>
<td>13.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">fifo_buffer/count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>fifo_buffer/count_2_s1/CLK</td>
</tr>
<tr>
<td>41.481</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_buffer/count_2_s1</td>
</tr>
<tr>
<td>41.081</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>fifo_buffer/count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.224, 37.278%; route: 4.966, 57.423%; tC2Q: 0.458, 5.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.417</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][B]</td>
<td>driver_inst/sample_tick_Z_s0/I1</td>
</tr>
<tr>
<td>6.516</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C34[3][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s0/F</td>
</tr>
<tr>
<td>7.342</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>driver_inst/sample_tick_Z_s/I3</td>
</tr>
<tr>
<td>8.164</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s/F</td>
</tr>
<tr>
<td>9.319</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>fifo_buffer/n46_s0/I3</td>
</tr>
<tr>
<td>9.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n46_s0/F</td>
</tr>
<tr>
<td>12.583</td>
<td>2.638</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>fifo_buffer/n44_1_s/CIN</td>
</tr>
<tr>
<td>12.640</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n44_1_s/COUT</td>
</tr>
<tr>
<td>12.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[1][A]</td>
<td>fifo_buffer/n43_1_s/CIN</td>
</tr>
<tr>
<td>13.203</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n43_1_s/SUM</td>
</tr>
<tr>
<td>13.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">fifo_buffer/count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>fifo_buffer/count_1_s1/CLK</td>
</tr>
<tr>
<td>41.481</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_buffer/count_1_s1</td>
</tr>
<tr>
<td>41.081</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>fifo_buffer/count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.167, 36.862%; route: 4.966, 57.804%; tC2Q: 0.458, 5.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.417</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][B]</td>
<td>driver_inst/sample_tick_Z_s0/I1</td>
</tr>
<tr>
<td>6.516</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C34[3][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s0/F</td>
</tr>
<tr>
<td>7.342</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>driver_inst/sample_tick_Z_s/I3</td>
</tr>
<tr>
<td>8.164</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s/F</td>
</tr>
<tr>
<td>9.319</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>fifo_buffer/n46_s0/I3</td>
</tr>
<tr>
<td>9.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n46_s0/F</td>
</tr>
<tr>
<td>12.583</td>
<td>2.638</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>fifo_buffer/n44_1_s/CIN</td>
</tr>
<tr>
<td>13.146</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n44_1_s/SUM</td>
</tr>
<tr>
<td>13.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" font-weight:bold;">fifo_buffer/count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>fifo_buffer/count_0_s1/CLK</td>
</tr>
<tr>
<td>41.481</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_buffer/count_0_s1</td>
</tr>
<tr>
<td>41.081</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>fifo_buffer/count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.110, 36.440%; route: 4.966, 58.190%; tC2Q: 0.458, 5.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/rxCounter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>uart_inst/rxCounter_1_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_1_s1/Q</td>
</tr>
<tr>
<td>6.716</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>uart_inst/n268_s12/I1</td>
</tr>
<tr>
<td>7.742</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n268_s12/F</td>
</tr>
<tr>
<td>8.167</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>uart_inst/n249_s17/I3</td>
</tr>
<tr>
<td>9.266</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n249_s17/F</td>
</tr>
<tr>
<td>9.277</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>uart_inst/n250_s17/I0</td>
</tr>
<tr>
<td>10.309</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">uart_inst/n250_s17/F</td>
</tr>
<tr>
<td>12.137</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>uart_inst/n274_s11/I1</td>
</tr>
<tr>
<td>13.169</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n274_s11/F</td>
</tr>
<tr>
<td>13.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>uart_inst/rxCounter_1_s1/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>uart_inst/rxCounter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.189, 48.177%; route: 4.048, 46.552%; tC2Q: 0.458, 5.271%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/rxCounter_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>uart_inst/rxCounter_1_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_1_s1/Q</td>
</tr>
<tr>
<td>6.716</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>uart_inst/n268_s12/I1</td>
</tr>
<tr>
<td>7.742</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n268_s12/F</td>
</tr>
<tr>
<td>8.167</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>uart_inst/n249_s17/I3</td>
</tr>
<tr>
<td>9.266</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n249_s17/F</td>
</tr>
<tr>
<td>9.277</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>uart_inst/n250_s17/I0</td>
</tr>
<tr>
<td>10.309</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">uart_inst/n250_s17/F</td>
</tr>
<tr>
<td>12.137</td>
<td>1.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td>uart_inst/n260_s11/I1</td>
</tr>
<tr>
<td>12.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n260_s11/F</td>
</tr>
<tr>
<td>12.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td>uart_inst/rxCounter_8_s1/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15[2][B]</td>
<td>uart_inst/rxCounter_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 46.894%; route: 4.048, 47.704%; tC2Q: 0.458, 5.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.437</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.417</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][B]</td>
<td>driver_inst/sample_tick_Z_s0/I1</td>
</tr>
<tr>
<td>6.516</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C34[3][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s0/F</td>
</tr>
<tr>
<td>7.342</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>driver_inst/sample_tick_Z_s/I3</td>
</tr>
<tr>
<td>8.164</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s/F</td>
</tr>
<tr>
<td>9.319</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>fifo_buffer/n46_s0/I3</td>
</tr>
<tr>
<td>9.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n46_s0/F</td>
</tr>
<tr>
<td>11.746</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>fifo_buffer/count_8_s4/I2</td>
</tr>
<tr>
<td>12.371</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/count_8_s4/F</td>
</tr>
<tr>
<td>13.166</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" font-weight:bold;">fifo_buffer/count_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>fifo_buffer/count_0_s1/CLK</td>
</tr>
<tr>
<td>41.481</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_buffer/count_0_s1</td>
</tr>
<tr>
<td>41.437</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>fifo_buffer/count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.172, 37.077%; route: 4.925, 57.565%; tC2Q: 0.458, 5.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.437</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.417</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][B]</td>
<td>driver_inst/sample_tick_Z_s0/I1</td>
</tr>
<tr>
<td>6.516</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C34[3][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s0/F</td>
</tr>
<tr>
<td>7.342</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>driver_inst/sample_tick_Z_s/I3</td>
</tr>
<tr>
<td>8.164</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s/F</td>
</tr>
<tr>
<td>9.319</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>fifo_buffer/n46_s0/I3</td>
</tr>
<tr>
<td>9.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n46_s0/F</td>
</tr>
<tr>
<td>11.746</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>fifo_buffer/count_8_s4/I2</td>
</tr>
<tr>
<td>12.371</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/count_8_s4/F</td>
</tr>
<tr>
<td>13.166</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">fifo_buffer/count_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>fifo_buffer/count_1_s1/CLK</td>
</tr>
<tr>
<td>41.481</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_buffer/count_1_s1</td>
</tr>
<tr>
<td>41.437</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>fifo_buffer/count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.172, 37.077%; route: 4.925, 57.565%; tC2Q: 0.458, 5.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.437</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.417</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][B]</td>
<td>driver_inst/sample_tick_Z_s0/I1</td>
</tr>
<tr>
<td>6.516</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C34[3][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s0/F</td>
</tr>
<tr>
<td>7.342</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>driver_inst/sample_tick_Z_s/I3</td>
</tr>
<tr>
<td>8.164</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s/F</td>
</tr>
<tr>
<td>9.319</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>fifo_buffer/n46_s0/I3</td>
</tr>
<tr>
<td>9.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n46_s0/F</td>
</tr>
<tr>
<td>11.746</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>fifo_buffer/count_8_s4/I2</td>
</tr>
<tr>
<td>12.371</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/count_8_s4/F</td>
</tr>
<tr>
<td>13.166</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">fifo_buffer/count_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>fifo_buffer/count_2_s1/CLK</td>
</tr>
<tr>
<td>41.481</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_buffer/count_2_s1</td>
</tr>
<tr>
<td>41.437</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>fifo_buffer/count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.172, 37.077%; route: 4.925, 57.565%; tC2Q: 0.458, 5.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.437</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.417</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][B]</td>
<td>driver_inst/sample_tick_Z_s0/I1</td>
</tr>
<tr>
<td>6.516</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C34[3][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s0/F</td>
</tr>
<tr>
<td>7.342</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>driver_inst/sample_tick_Z_s/I3</td>
</tr>
<tr>
<td>8.164</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s/F</td>
</tr>
<tr>
<td>9.319</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>fifo_buffer/n46_s0/I3</td>
</tr>
<tr>
<td>9.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n46_s0/F</td>
</tr>
<tr>
<td>11.746</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>fifo_buffer/count_8_s4/I2</td>
</tr>
<tr>
<td>12.371</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/count_8_s4/F</td>
</tr>
<tr>
<td>13.166</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" font-weight:bold;">fifo_buffer/count_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>fifo_buffer/count_3_s1/CLK</td>
</tr>
<tr>
<td>41.481</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_buffer/count_3_s1</td>
</tr>
<tr>
<td>41.437</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>fifo_buffer/count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.172, 37.077%; route: 4.925, 57.565%; tC2Q: 0.458, 5.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.437</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.417</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][B]</td>
<td>driver_inst/sample_tick_Z_s0/I1</td>
</tr>
<tr>
<td>6.516</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C34[3][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s0/F</td>
</tr>
<tr>
<td>7.342</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>driver_inst/sample_tick_Z_s/I3</td>
</tr>
<tr>
<td>8.164</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s/F</td>
</tr>
<tr>
<td>9.319</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>fifo_buffer/n46_s0/I3</td>
</tr>
<tr>
<td>9.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n46_s0/F</td>
</tr>
<tr>
<td>11.746</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>fifo_buffer/count_8_s4/I2</td>
</tr>
<tr>
<td>12.371</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/count_8_s4/F</td>
</tr>
<tr>
<td>13.166</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">fifo_buffer/count_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>fifo_buffer/count_4_s1/CLK</td>
</tr>
<tr>
<td>41.481</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_buffer/count_4_s1</td>
</tr>
<tr>
<td>41.437</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>fifo_buffer/count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.172, 37.077%; route: 4.925, 57.565%; tC2Q: 0.458, 5.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.437</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.417</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][B]</td>
<td>driver_inst/sample_tick_Z_s0/I1</td>
</tr>
<tr>
<td>6.516</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C34[3][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s0/F</td>
</tr>
<tr>
<td>7.342</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>driver_inst/sample_tick_Z_s/I3</td>
</tr>
<tr>
<td>8.164</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s/F</td>
</tr>
<tr>
<td>9.319</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>fifo_buffer/n46_s0/I3</td>
</tr>
<tr>
<td>9.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n46_s0/F</td>
</tr>
<tr>
<td>11.746</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>fifo_buffer/count_8_s4/I2</td>
</tr>
<tr>
<td>12.371</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/count_8_s4/F</td>
</tr>
<tr>
<td>13.162</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" font-weight:bold;">fifo_buffer/count_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>fifo_buffer/count_5_s1/CLK</td>
</tr>
<tr>
<td>41.481</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_buffer/count_5_s1</td>
</tr>
<tr>
<td>41.437</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>fifo_buffer/count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.172, 37.097%; route: 4.920, 57.542%; tC2Q: 0.458, 5.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.437</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.417</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][B]</td>
<td>driver_inst/sample_tick_Z_s0/I1</td>
</tr>
<tr>
<td>6.516</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C34[3][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s0/F</td>
</tr>
<tr>
<td>7.342</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>driver_inst/sample_tick_Z_s/I3</td>
</tr>
<tr>
<td>8.164</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s/F</td>
</tr>
<tr>
<td>9.319</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>fifo_buffer/n46_s0/I3</td>
</tr>
<tr>
<td>9.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n46_s0/F</td>
</tr>
<tr>
<td>11.746</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>fifo_buffer/count_8_s4/I2</td>
</tr>
<tr>
<td>12.371</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/count_8_s4/F</td>
</tr>
<tr>
<td>13.162</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td style=" font-weight:bold;">fifo_buffer/count_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>fifo_buffer/count_6_s1/CLK</td>
</tr>
<tr>
<td>41.481</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_buffer/count_6_s1</td>
</tr>
<tr>
<td>41.437</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>fifo_buffer/count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.172, 37.097%; route: 4.920, 57.542%; tC2Q: 0.458, 5.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.437</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.417</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][B]</td>
<td>driver_inst/sample_tick_Z_s0/I1</td>
</tr>
<tr>
<td>6.516</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C34[3][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s0/F</td>
</tr>
<tr>
<td>7.342</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>driver_inst/sample_tick_Z_s/I3</td>
</tr>
<tr>
<td>8.164</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s/F</td>
</tr>
<tr>
<td>9.319</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>fifo_buffer/n46_s0/I3</td>
</tr>
<tr>
<td>9.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n46_s0/F</td>
</tr>
<tr>
<td>11.746</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>fifo_buffer/count_8_s4/I2</td>
</tr>
<tr>
<td>12.371</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/count_8_s4/F</td>
</tr>
<tr>
<td>13.162</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" font-weight:bold;">fifo_buffer/count_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>fifo_buffer/count_7_s1/CLK</td>
</tr>
<tr>
<td>41.481</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_buffer/count_7_s1</td>
</tr>
<tr>
<td>41.437</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>fifo_buffer/count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.172, 37.097%; route: 4.920, 57.542%; tC2Q: 0.458, 5.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.437</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/count_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.611</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.070</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>5.417</td>
<td>0.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][B]</td>
<td>driver_inst/sample_tick_Z_s0/I1</td>
</tr>
<tr>
<td>6.516</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C34[3][B]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s0/F</td>
</tr>
<tr>
<td>7.342</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>driver_inst/sample_tick_Z_s/I3</td>
</tr>
<tr>
<td>8.164</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/sample_tick_Z_s/F</td>
</tr>
<tr>
<td>9.319</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][B]</td>
<td>fifo_buffer/n46_s0/I3</td>
</tr>
<tr>
<td>9.945</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R15C28[3][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/n46_s0/F</td>
</tr>
<tr>
<td>11.746</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>fifo_buffer/count_8_s4/I2</td>
</tr>
<tr>
<td>12.371</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">fifo_buffer/count_8_s4/F</td>
</tr>
<tr>
<td>13.162</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td style=" font-weight:bold;">fifo_buffer/count_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>fifo_buffer/count_8_s1/CLK</td>
</tr>
<tr>
<td>41.481</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fifo_buffer/count_8_s1</td>
</tr>
<tr>
<td>41.437</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>fifo_buffer/count_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.172, 37.097%; route: 4.920, 57.542%; tC2Q: 0.458, 5.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/rxCounter_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>uart_inst/rxCounter_1_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_1_s1/Q</td>
</tr>
<tr>
<td>6.716</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>uart_inst/n268_s12/I1</td>
</tr>
<tr>
<td>7.742</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n268_s12/F</td>
</tr>
<tr>
<td>8.167</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>uart_inst/n249_s17/I3</td>
</tr>
<tr>
<td>9.266</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n249_s17/F</td>
</tr>
<tr>
<td>9.277</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>uart_inst/n250_s17/I0</td>
</tr>
<tr>
<td>10.309</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">uart_inst/n250_s17/F</td>
</tr>
<tr>
<td>11.620</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>uart_inst/n254_s11/I1</td>
</tr>
<tr>
<td>12.652</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td style=" background: #97FFFF;">uart_inst/n254_s11/F</td>
</tr>
<tr>
<td>12.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>uart_inst/rxCounter_11_s1/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16[2][A]</td>
<td>uart_inst/rxCounter_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.189, 51.219%; route: 3.531, 43.177%; tC2Q: 0.458, 5.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>uart_inst/rxCounter_1_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_1_s1/Q</td>
</tr>
<tr>
<td>6.716</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>uart_inst/n268_s12/I1</td>
</tr>
<tr>
<td>7.742</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n268_s12/F</td>
</tr>
<tr>
<td>8.167</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>uart_inst/n249_s17/I3</td>
</tr>
<tr>
<td>9.266</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n249_s17/F</td>
</tr>
<tr>
<td>9.277</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>uart_inst/n250_s17/I0</td>
</tr>
<tr>
<td>10.309</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">uart_inst/n250_s17/F</td>
</tr>
<tr>
<td>11.460</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>uart_inst/n266_s11/I1</td>
</tr>
<tr>
<td>12.559</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n266_s11/F</td>
</tr>
<tr>
<td>12.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.256, 52.640%; route: 3.371, 41.691%; tC2Q: 0.458, 5.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/rxCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>uart_inst/rxCounter_1_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_1_s1/Q</td>
</tr>
<tr>
<td>6.716</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>uart_inst/n268_s12/I1</td>
</tr>
<tr>
<td>7.742</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n268_s12/F</td>
</tr>
<tr>
<td>8.167</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>uart_inst/n249_s17/I3</td>
</tr>
<tr>
<td>9.266</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n249_s17/F</td>
</tr>
<tr>
<td>9.277</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>uart_inst/n250_s17/I0</td>
</tr>
<tr>
<td>10.309</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">uart_inst/n250_s17/F</td>
</tr>
<tr>
<td>11.460</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>uart_inst/n276_s11/I0</td>
</tr>
<tr>
<td>12.559</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n276_s11/F</td>
</tr>
<tr>
<td>12.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>uart_inst/rxCounter_0_s1/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>uart_inst/rxCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.256, 52.640%; route: 3.371, 41.691%; tC2Q: 0.458, 5.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/rxCounter_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>uart_inst/rxCounter_1_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_1_s1/Q</td>
</tr>
<tr>
<td>6.716</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>uart_inst/n268_s12/I1</td>
</tr>
<tr>
<td>7.742</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n268_s12/F</td>
</tr>
<tr>
<td>8.167</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>uart_inst/n249_s17/I3</td>
</tr>
<tr>
<td>9.266</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n249_s17/F</td>
</tr>
<tr>
<td>9.277</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>uart_inst/n250_s17/I0</td>
</tr>
<tr>
<td>10.309</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">uart_inst/n250_s17/F</td>
</tr>
<tr>
<td>11.625</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>uart_inst/n258_s11/I1</td>
</tr>
<tr>
<td>12.447</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n258_s11/F</td>
</tr>
<tr>
<td>12.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>uart_inst/rxCounter_9_s1/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>uart_inst/rxCounter_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 49.905%; route: 3.536, 44.346%; tC2Q: 0.458, 5.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/rxCounter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>uart_inst/rxCounter_1_s1/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_1_s1/Q</td>
</tr>
<tr>
<td>6.716</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>uart_inst/n268_s12/I1</td>
</tr>
<tr>
<td>7.742</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">uart_inst/n268_s12/F</td>
</tr>
<tr>
<td>8.167</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>uart_inst/n249_s17/I3</td>
</tr>
<tr>
<td>9.266</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">uart_inst/n249_s17/F</td>
</tr>
<tr>
<td>9.277</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>uart_inst/n250_s17/I0</td>
</tr>
<tr>
<td>10.309</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">uart_inst/n250_s17/F</td>
</tr>
<tr>
<td>11.618</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>uart_inst/n264_s11/I1</td>
</tr>
<tr>
<td>12.440</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">uart_inst/n264_s11/F</td>
</tr>
<tr>
<td>12.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.511</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>uart_inst/rxCounter_6_s1/CLK</td>
</tr>
<tr>
<td>41.111</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>uart_inst/rxCounter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 49.948%; route: 3.529, 44.299%; tC2Q: 0.458, 5.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>671.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>671.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/sample_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>669.793</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>669.978</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>670.311</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>670.884</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>driver_inst/n22_s1/I0</td>
</tr>
<tr>
<td>671.610</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n22_s1/F</td>
</tr>
<tr>
<td>671.851</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" font-weight:bold;">driver_inst/sample_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>671.034</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>671.219</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>driver_inst/sample_8_s0/CLK</td>
</tr>
<tr>
<td>671.249</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/sample_8_s0</td>
</tr>
<tr>
<td>671.261</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>driver_inst/sample_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 38.748%; route: 0.814, 43.461%; tC2Q: 0.333, 17.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>671.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>671.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/sample_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>669.793</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>669.978</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>670.311</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>670.884</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>driver_inst/n22_s1/I0</td>
</tr>
<tr>
<td>671.610</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">driver_inst/n22_s1/F</td>
</tr>
<tr>
<td>671.851</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">driver_inst/sample_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>666.667</td>
<td>666.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>666.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>671.034</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>671.219</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>driver_inst/sample_4_s0/CLK</td>
</tr>
<tr>
<td>671.249</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/sample_4_s0</td>
</tr>
<tr>
<td>671.261</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>driver_inst/sample_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 38.748%; route: 0.814, 43.461%; tC2Q: 0.333, 17.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/temp_data_8_s13</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/temp_data_8_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_inst/temp_data_8_s13/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">uart_inst/temp_data_8_s13/Q</td>
</tr>
<tr>
<td>3.917</td>
<td>0.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19</td>
<td style=" font-weight:bold;">uart_inst/temp_data_8_s7/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19</td>
<td>uart_inst/temp_data_8_s7/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19</td>
<td>uart_inst/temp_data_8_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.273, 45.009%; tC2Q: 0.333, 54.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxBitNumber_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/rxBitNumber_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>uart_inst/rxBitNumber_2_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">uart_inst/rxBitNumber_2_s1/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>uart_inst/n278_s13/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n278_s13/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">uart_inst/rxBitNumber_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>uart_inst/rxBitNumber_2_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>uart_inst/rxBitNumber_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/rxCounter_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>uart_inst/rxCounter_12_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C18[1][A]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_12_s1/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>uart_inst/n252_s12/I3</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n252_s12/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>uart_inst/rxCounter_12_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>uart_inst/rxCounter_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>338.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>337.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/ws_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/ws_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>337.701</td>
<td>4.367</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>337.896</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>driver_inst/ws_s1/CLK</td>
</tr>
<tr>
<td>338.229</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R16C31[0][A]</td>
<td style=" font-weight:bold;">driver_inst/ws_s1/Q</td>
</tr>
<tr>
<td>338.232</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>driver_inst/n101_s2/I0</td>
</tr>
<tr>
<td>338.604</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n101_s2/F</td>
</tr>
<tr>
<td>338.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" font-weight:bold;">driver_inst/ws_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>333.333</td>
<td>333.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>333.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>337.701</td>
<td>4.367</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>337.896</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>driver_inst/ws_s1/CLK</td>
</tr>
<tr>
<td>337.896</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>driver_inst/ws_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/mute_state_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>driver_inst/n17_s3/I2</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n17_s3/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">driver_inst/mute_state_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>driver_inst/mute_state_s2/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>driver_inst/mute_state_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_buffer/wr_ptr_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/wr_ptr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>fifo_buffer/wr_ptr_0_s3/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">fifo_buffer/wr_ptr_0_s3/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>fifo_buffer/n16_s3/I2</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n16_s3/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">fifo_buffer/wr_ptr_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>fifo_buffer/wr_ptr_0_s3/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>fifo_buffer/wr_ptr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_buffer/rd_ptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/rd_ptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>fifo_buffer/rd_ptr_0_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">fifo_buffer/rd_ptr_0_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>fifo_buffer/n71_s2/I0</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n71_s2/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">fifo_buffer/rd_ptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>fifo_buffer/rd_ptr_0_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>fifo_buffer/rd_ptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/temp_data_8_s13</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/temp_data_8_s13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_inst/temp_data_8_s13/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">uart_inst/temp_data_8_s13/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_inst/temp_data_8_s15/I3</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/temp_data_8_s15/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">uart_inst/temp_data_8_s13/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_inst/temp_data_8_s13/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>uart_inst/temp_data_8_s13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxBitNumber_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/rxBitNumber_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>uart_inst/rxBitNumber_0_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">uart_inst/rxBitNumber_0_s1/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>uart_inst/n282_s8/I2</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n282_s8/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">uart_inst/rxBitNumber_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>uart_inst/rxBitNumber_0_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>uart_inst/rxBitNumber_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/rxCounter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>uart_inst/rxCounter_1_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_1_s1/Q</td>
</tr>
<tr>
<td>3.649</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>uart_inst/n274_s11/I3</td>
</tr>
<tr>
<td>4.021</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n274_s11/F</td>
</tr>
<tr>
<td>4.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>uart_inst/rxCounter_1_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>uart_inst/rxCounter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C17[1][A]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_5_s1/Q</td>
</tr>
<tr>
<td>3.649</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>uart_inst/n266_s11/I3</td>
</tr>
<tr>
<td>4.021</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">uart_inst/n266_s11/F</td>
</tr>
<tr>
<td>4.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>uart_inst/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>uart_inst/rxCounter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxCounter_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/rxCounter_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>uart_inst/rxCounter_9_s1/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_9_s1/Q</td>
</tr>
<tr>
<td>3.649</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>uart_inst/n258_s11/I3</td>
</tr>
<tr>
<td>4.021</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n258_s11/F</td>
</tr>
<tr>
<td>4.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">uart_inst/rxCounter_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>uart_inst/rxCounter_9_s1/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>uart_inst/rxCounter_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/rxState_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/rxState_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>uart_inst/rxState_1_s2/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">uart_inst/rxState_1_s2/Q</td>
</tr>
<tr>
<td>3.653</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>uart_inst/n249_s15/I2</td>
</tr>
<tr>
<td>4.025</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">uart_inst/n249_s15/F</td>
</tr>
<tr>
<td>4.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">uart_inst/rxState_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>uart_inst/rxState_1_s2/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>uart_inst/rxState_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/bit_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>driver_inst/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_0_s0/Q</td>
</tr>
<tr>
<td>4.895</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>driver_inst/n80_s2/I0</td>
</tr>
<tr>
<td>5.267</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" background: #97FFFF;">driver_inst/n80_s2/F</td>
</tr>
<tr>
<td>5.267</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>driver_inst/bit_count_0_s0/CLK</td>
</tr>
<tr>
<td>4.552</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>driver_inst/bit_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.044%; route: 0.009, 1.321%; tC2Q: 0.333, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_buffer/wr_ptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/wr_ptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>fifo_buffer/wr_ptr_6_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">fifo_buffer/wr_ptr_6_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>fifo_buffer/n10_s/I1</td>
</tr>
<tr>
<td>4.041</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n10_s/SUM</td>
</tr>
<tr>
<td>4.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">fifo_buffer/wr_ptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>fifo_buffer/wr_ptr_6_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>fifo_buffer/wr_ptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_buffer/wr_ptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/wr_ptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>fifo_buffer/wr_ptr_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">fifo_buffer/wr_ptr_2_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>fifo_buffer/n14_s/I1</td>
</tr>
<tr>
<td>4.041</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n14_s/SUM</td>
</tr>
<tr>
<td>4.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">fifo_buffer/wr_ptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>fifo_buffer/wr_ptr_2_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>fifo_buffer/wr_ptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_buffer/rd_ptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/rd_ptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>fifo_buffer/rd_ptr_6_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">fifo_buffer/rd_ptr_6_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td>fifo_buffer/n65_s/I1</td>
</tr>
<tr>
<td>4.041</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n65_s/SUM</td>
</tr>
<tr>
<td>4.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">fifo_buffer/rd_ptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>fifo_buffer/rd_ptr_6_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>fifo_buffer/rd_ptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>fifo_buffer/rd_ptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/rd_ptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>fifo_buffer/rd_ptr_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">fifo_buffer/rd_ptr_2_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C28[1][A]</td>
<td>fifo_buffer/n69_s/I1</td>
</tr>
<tr>
<td>4.041</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">fifo_buffer/n69_s/SUM</td>
</tr>
<tr>
<td>4.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">fifo_buffer/rd_ptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>fifo_buffer/rd_ptr_2_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>fifo_buffer/rd_ptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">From</td>
<td>driver_inst/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>driver_inst/bit_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_2_s0/Q</td>
</tr>
<tr>
<td>4.890</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C34[1][A]</td>
<td>driver_inst/n78_s/I1</td>
</tr>
<tr>
<td>5.284</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">driver_inst/n78_s/SUM</td>
</tr>
<tr>
<td>5.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">driver_inst/bit_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.367</td>
<td>4.367</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>driver_inst/CLK_27_TO_1499K/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>4.552</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/bit_count_2_s0/CLK</td>
</tr>
<tr>
<td>4.552</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>driver_inst/bit_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/data_in_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/fifo_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>uart_inst/data_in_7_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">uart_inst/data_in_7_s0/Q</td>
</tr>
<tr>
<td>4.192</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">fifo_buffer/fifo_fifo_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>fifo_buffer/fifo_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.397</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>fifo_buffer/fifo_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.548, 62.168%; tC2Q: 0.333, 37.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/data_in_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fifo_buffer/fifo_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>uart_inst/data_in_5_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" font-weight:bold;">uart_inst/data_in_5_s0/Q</td>
</tr>
<tr>
<td>4.192</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">fifo_buffer/fifo_fifo_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>fifo_buffer/fifo_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.397</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>fifo_buffer/fifo_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.548, 62.168%; tC2Q: 0.333, 37.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/byte_buf_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/temp_data_8_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>uart_inst/byte_buf_4_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td style=" font-weight:bold;">uart_inst/byte_buf_4_s0/Q</td>
</tr>
<tr>
<td>4.146</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19</td>
<td style=" font-weight:bold;">uart_inst/temp_data_8_s7/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19</td>
<td>uart_inst/temp_data_8_s7/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19</td>
<td>uart_inst/temp_data_8_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_inst/byte_buf_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_inst/temp_data_8_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>uart_inst/byte_buf_3_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">uart_inst/byte_buf_3_s0/Q</td>
</tr>
<tr>
<td>4.174</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19</td>
<td style=" font-weight:bold;">uart_inst/temp_data_8_s5/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19</td>
<td>uart_inst/temp_data_8_s5/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19</td>
<td>uart_inst/temp_data_8_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.530, 61.384%; tC2Q: 0.333, 38.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_inst/shift_reg_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/shift_reg_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/shift_reg_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_inst/shift_reg_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/shift_reg_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/shift_reg_6_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_inst/shift_reg_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/shift_reg_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/shift_reg_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_inst/byte_buf_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/byte_buf_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/byte_buf_7_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_inst/temp_data_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/temp_data_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/temp_data_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_inst/rxState_2_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/rxState_2_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/rxState_2_s4/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_buffer/rd_ptr_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_buffer/rd_ptr_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_buffer/rd_ptr_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_buffer/rd_ptr_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_buffer/rd_ptr_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_buffer/rd_ptr_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_inst/data_in_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>uart_inst/data_in_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>uart_inst/data_in_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.130</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.380</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fifo_buffer/rd_ptr_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>fifo_buffer/rd_ptr_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.659</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.854</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>fifo_buffer/rd_ptr_5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>87</td>
<td>clk_d</td>
<td>27.942</td>
<td>0.262</td>
</tr>
<tr>
<td>25</td>
<td>bck_d</td>
<td>27.479</td>
<td>0.661</td>
</tr>
<tr>
<td>20</td>
<td>bit_count[0]</td>
<td>29.430</td>
<td>0.888</td>
</tr>
<tr>
<td>17</td>
<td>rxState[2]</td>
<td>30.762</td>
<td>1.331</td>
</tr>
<tr>
<td>17</td>
<td>n21_3</td>
<td>659.899</td>
<td>1.309</td>
</tr>
<tr>
<td>16</td>
<td>n22_4</td>
<td>34.004</td>
<td>0.847</td>
</tr>
<tr>
<td>15</td>
<td>n250_24</td>
<td>31.667</td>
<td>1.326</td>
</tr>
<tr>
<td>15</td>
<td>bit_count[1]</td>
<td>27.680</td>
<td>1.335</td>
</tr>
<tr>
<td>15</td>
<td>rxState[1]</td>
<td>31.089</td>
<td>0.850</td>
</tr>
<tr>
<td>15</td>
<td>rxState[0]</td>
<td>30.612</td>
<td>0.835</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C23</td>
<td>80.56%</td>
</tr>
<tr>
<td>R14C30</td>
<td>80.56%</td>
</tr>
<tr>
<td>R15C23</td>
<td>76.39%</td>
</tr>
<tr>
<td>R14C29</td>
<td>76.39%</td>
</tr>
<tr>
<td>R14C16</td>
<td>72.22%</td>
</tr>
<tr>
<td>R14C34</td>
<td>69.44%</td>
</tr>
<tr>
<td>R15C28</td>
<td>68.06%</td>
</tr>
<tr>
<td>R15C18</td>
<td>66.67%</td>
</tr>
<tr>
<td>R15C20</td>
<td>66.67%</td>
</tr>
<tr>
<td>R16C28</td>
<td>65.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
