[1]we	[1]we_acceptance_mask_0
[1]reset_mode	[1]we_acceptance_mask_0
[1]CLOCK_DIVIDER_REG_3.data_out	[1]clock_divider
[1]CLOCK_DIVIDER_REG_LOW.data_out	[1]clock_divider
[1]mode	[1]reset_mode
[1]we_acceptance_mask_0	[1]ACCEPTANCE_MASK_REG0.we
[1]cs	[1]we_acceptance_mask_0
[1]addr	[1]we_acceptance_mask_0
[1]ACCEPTANCE_MASK_REG0.we	ACCEPTANCE_MASK_REG0.data_out
[1]clock_divider	[1]extended_mode
[1]ACCEPTANCE_MASK_REG0.data_in	ACCEPTANCE_MASK_REG0.data_out
ACCEPTANCE_MASK_REG0.data_out	acceptance_mask_0
[1]extended_mode	[1]we_acceptance_mask_0
[1]MODE_REG0.data_out	[1]mode
[1]CLOCK_DIVIDER_REG_7.data_out	[1]clock_divider
[1]data_in	[1]ACCEPTANCE_MASK_REG0.data_in