<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: cpu/minor/dyn_inst.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_6d80b100e20d800875bfc40847a35c08.html">minor</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dyn_inst.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="minor_2dyn__inst_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2013-2014, 2016,2018 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Andrew Bardsley</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="minor_2dyn__inst_8hh.html">cpu/minor/dyn_inst.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &lt;iomanip&gt;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;sstream&gt;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;arch/isa.hh&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;arch/registers.hh&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2minor_2trace_8hh.html">cpu/minor/trace.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="reg__class_8hh.html">cpu/reg_class.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;debug/MinorExecute.hh&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;enums/OpClass.hh&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceMinor.html">Minor</a></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;{</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keyword">const</span> <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="classMinor_1_1InstId.html#a165f0e5f36cea147fa0447c0eefcf41b">InstId::firstStreamSeqNum</a>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword">const</span> <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="classMinor_1_1InstId.html#ab22d84cb50eedc6f2cf3e72b61830f0b">InstId::firstPredictionSeqNum</a>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">const</span> <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="classMinor_1_1InstId.html#a39e4daf4b0916f978048bbed3e55c43b">InstId::firstLineSeqNum</a>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keyword">const</span> <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="classMinor_1_1InstId.html#a954cad6f863629861d49a4adc0a13e42">InstId::firstFetchSeqNum</a>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="keyword">const</span> <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="classMinor_1_1InstId.html#aa2624cb5cbcdc56ba5eb0e4b1b0d7aa1">InstId::firstExecSeqNum</a>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;std::ostream &amp;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="namespaceMinor.html#a1a80620114def7129ab86df0f4c330e4">   63</a></span>&#160;<a class="code" href="namespaceMinor.html#a1a80620114def7129ab86df0f4c330e4">operator &lt;&lt;</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>, <span class="keyword">const</span> <a class="code" href="classMinor_1_1InstId.html">InstId</a> &amp;<span class="keywordtype">id</span>)</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;{</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    os &lt;&lt; <span class="keywordtype">id</span>.threadId &lt;&lt; <span class="charliteral">&#39;/&#39;</span> &lt;&lt; <span class="keywordtype">id</span>.streamSeqNum &lt;&lt; <span class="charliteral">&#39;.&#39;</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        &lt;&lt; <span class="keywordtype">id</span>.predictionSeqNum &lt;&lt; <span class="charliteral">&#39;/&#39;</span> &lt;&lt; <span class="keywordtype">id</span>.lineSeqNum;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="comment">/* Not all structures have fetch and exec sequence numbers */</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordflow">if</span> (<span class="keywordtype">id</span>.fetchSeqNum != 0) {</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        os &lt;&lt; <span class="charliteral">&#39;/&#39;</span> &lt;&lt; <span class="keywordtype">id</span>.fetchSeqNum;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        <span class="keywordflow">if</span> (<span class="keywordtype">id</span>.execSeqNum != 0)</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;            os &lt;&lt; <span class="charliteral">&#39;.&#39;</span> &lt;&lt; <span class="keywordtype">id</span>.execSeqNum;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    }</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;}</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<a class="code" href="classRefCountingPtr.html">MinorDynInstPtr</a> <a class="code" href="classMinor_1_1MinorDynInst.html#ad71c1f15463e0e842e5c5a6638a580cf">MinorDynInst::bubbleInst</a> = NULL;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classMinor_1_1MinorDynInst.html#a45a248c6f411359c9b5407a8ea9c02e8">   81</a></span>&#160;<a class="code" href="classMinor_1_1MinorDynInst.html#a45a248c6f411359c9b5407a8ea9c02e8">MinorDynInst::init</a>()</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;{</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classMinor_1_1MinorDynInst.html#ad71c1f15463e0e842e5c5a6638a580cf">bubbleInst</a>) {</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        <a class="code" href="classMinor_1_1MinorDynInst.html#ad71c1f15463e0e842e5c5a6638a580cf">bubbleInst</a> = <span class="keyword">new</span> <a class="code" href="classMinor_1_1MinorDynInst.html#a420be03ab4031689c8c36e727eacf050">MinorDynInst</a>();</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        assert(<a class="code" href="classMinor_1_1MinorDynInst.html#ad71c1f15463e0e842e5c5a6638a580cf">bubbleInst</a>-&gt;isBubble());</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <span class="comment">/* Make bubbleInst immortal */</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        <a class="code" href="classMinor_1_1MinorDynInst.html#ad71c1f15463e0e842e5c5a6638a580cf">bubbleInst</a>-&gt;incref();</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    }</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;}</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="classMinor_1_1MinorDynInst.html#ac32048b24d410a13b8e8798c7aa965c7">   92</a></span>&#160;<a class="code" href="classMinor_1_1MinorDynInst.html#ac32048b24d410a13b8e8798c7aa965c7">MinorDynInst::isLastOpInInst</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    assert(<a class="code" href="classMinor_1_1MinorDynInst.html#adebb81c5776f743689b973c4f5b22363">staticInst</a>);</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="keywordflow">return</span> !(<a class="code" href="classMinor_1_1MinorDynInst.html#adebb81c5776f743689b973c4f5b22363">staticInst</a>-&gt;<a class="code" href="classStaticInst.html#a0b24c76e188c3d64e3024c3217247856">isMicroop</a>() &amp;&amp; !<a class="code" href="classMinor_1_1MinorDynInst.html#adebb81c5776f743689b973c4f5b22363">staticInst</a>-&gt;<a class="code" href="classStaticInst.html#a18e7b6deb3d16ae3a8a807422c937a55">isLastMicroop</a>());</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;}</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classMinor_1_1MinorDynInst.html#a8b8f2e248160839a9884a9bd46076bca">   99</a></span>&#160;<a class="code" href="classMinor_1_1MinorDynInst.html#a8b8f2e248160839a9884a9bd46076bca">MinorDynInst::isNoCostInst</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1MinorDynInst.html#adc55cdcf9f7c6588bb27eddb4c7fe38e">isInst</a>() &amp;&amp; <a class="code" href="classMinor_1_1MinorDynInst.html#adebb81c5776f743689b973c4f5b22363">staticInst</a>-&gt;<a class="code" href="classStaticInst.html#a2a5ea985628d51e96ef597b94411e0bd">opClass</a>() == No_OpClass;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;}</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classMinor_1_1MinorDynInst.html#a87b210559668eaed8cf3e2a626f8062b">  105</a></span>&#160;<a class="code" href="classMinor_1_1MinorDynInst.html#a87b210559668eaed8cf3e2a626f8062b">MinorDynInst::reportData</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classMinor_1_1MinorDynInst.html#a24e835fa495026ca63ffec43ee9cc07e">isBubble</a>())</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        os &lt;&lt; <span class="stringliteral">&quot;-&quot;</span>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classMinor_1_1MinorDynInst.html#a24029f3cd1835928d572737a548a824e">isFault</a>())</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        os &lt;&lt; <span class="stringliteral">&quot;F;&quot;</span> &lt;&lt; <a class="code" href="classMinor_1_1MinorDynInst.html#a614470c7cc0e95d1cc46ad0ae1ca7104">id</a>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classMinor_1_1MinorDynInst.html#a18d0762d399d4a3f89853ba8c7ad599c">translationFault</a> != <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>)</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        os &lt;&lt; <span class="stringliteral">&quot;TF;&quot;</span> &lt;&lt; <a class="code" href="classMinor_1_1MinorDynInst.html#a614470c7cc0e95d1cc46ad0ae1ca7104">id</a>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        os &lt;&lt; <a class="code" href="classMinor_1_1MinorDynInst.html#a614470c7cc0e95d1cc46ad0ae1ca7104">id</a>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;}</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;std::ostream &amp;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="namespaceMinor.html#a8a55b30eb6abe95e751092b7b295b1ca">  118</a></span>&#160;<a class="code" href="namespaceMinor.html#a1a80620114def7129ab86df0f4c330e4">operator &lt;&lt;</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>, <span class="keyword">const</span> <a class="code" href="classMinor_1_1MinorDynInst.html">MinorDynInst</a> &amp;inst)</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;{</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    os &lt;&lt; inst.<a class="code" href="classMinor_1_1MinorDynInst.html#a614470c7cc0e95d1cc46ad0ae1ca7104">id</a> &lt;&lt; <span class="stringliteral">&quot; pc: 0x&quot;</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        &lt;&lt; std::hex &lt;&lt; inst.<a class="code" href="classMinor_1_1MinorDynInst.html#aee2ea3d4ea9abc892b7f58647f759d5a">pc</a>.instAddr() &lt;&lt; std::dec &lt;&lt; <span class="stringliteral">&quot; (&quot;</span>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordflow">if</span> (inst.<a class="code" href="classMinor_1_1MinorDynInst.html#a24029f3cd1835928d572737a548a824e">isFault</a>())</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        os &lt;&lt; <span class="stringliteral">&quot;fault: \&quot;&quot;</span> &lt;&lt; inst.<a class="code" href="classMinor_1_1MinorDynInst.html#a89d1bda4bbc10d10ab892f6d09b206ec">fault</a>-&gt;name() &lt;&lt; <span class="charliteral">&#39;&quot;&#39;</span>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (inst.<a class="code" href="classMinor_1_1MinorDynInst.html#a18d0762d399d4a3f89853ba8c7ad599c">translationFault</a> != <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>)</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        os &lt;&lt; <span class="stringliteral">&quot;translation fault: \&quot;&quot;</span> &lt;&lt; inst.<a class="code" href="classMinor_1_1MinorDynInst.html#a18d0762d399d4a3f89853ba8c7ad599c">translationFault</a>-&gt;name() &lt;&lt; <span class="charliteral">&#39;&quot;&#39;</span>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (inst.<a class="code" href="classMinor_1_1MinorDynInst.html#adebb81c5776f743689b973c4f5b22363">staticInst</a>)</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        os &lt;&lt; inst.<a class="code" href="classMinor_1_1MinorDynInst.html#adebb81c5776f743689b973c4f5b22363">staticInst</a>-&gt;<a class="code" href="classStaticInst.html#a31d9a6bf6e8f9d6d1000bce82d28d8ca">getName</a>();</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        os &lt;&lt; <span class="stringliteral">&quot;bubble&quot;</span>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    os &lt;&lt; <span class="charliteral">&#39;)&#39;</span>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;}</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="namespaceMinor.html#a2be44349084b55c026d94a930ad1063c">  140</a></span>&#160;<a class="code" href="namespaceMinor.html#a2be44349084b55c026d94a930ad1063c">printRegName</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>, <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;{</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keywordflow">switch</span> (reg.<a class="code" href="classRegId.html#a485e48f4eb0ffeabc56071195c1790a5">classValue</a>())</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    {</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39">MiscRegClass</a>:</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        {</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;            <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> misc_reg = reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>();</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        <span class="comment">/* This is an ugly test because not all archs. have miscRegName */</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#if THE_ISA == ARM_ISA</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;            os &lt;&lt; <span class="charliteral">&#39;m&#39;</span> &lt;&lt; misc_reg &lt;&lt; <span class="charliteral">&#39;(&#39;</span> &lt;&lt; <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">TheISA::miscRegName</a>[misc_reg] &lt;&lt;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                <span class="charliteral">&#39;)&#39;</span>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;            os &lt;&lt; <span class="charliteral">&#39;n&#39;</span> &lt;&lt; misc_reg;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        }</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e">FloatRegClass</a>:</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        os &lt;&lt; &#39;f&#39; &lt;&lt; static_cast&lt;unsigned int&gt;(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7">VecRegClass</a>:</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        os &lt;&lt; &#39;v&#39; &lt;&lt; static_cast&lt;unsigned int&gt;(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ad44428f9f9b2e4bcbf75ae2163a0f349">VecElemClass</a>:</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        os &lt;&lt; &#39;v&#39; &lt;&lt; static_cast&lt;unsigned int&gt;(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>()) &lt;&lt; <span class="charliteral">&#39;[&#39;</span> &lt;&lt;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;              static_cast&lt;unsigned int&gt;(reg.<a class="code" href="classRegId.html#ac1357d22f686243d905133156c08adf5">elemIndex</a>()) &lt;&lt; <span class="charliteral">&#39;]&#39;</span>;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c">IntRegClass</a>:</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        <span class="keywordflow">if</span> (reg.<a class="code" href="classRegId.html#ad8988200bc6a9fb0e6d306f07fc58208">isZeroReg</a>()) {</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            os &lt;&lt; <span class="charliteral">&#39;z&#39;</span>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;            os &lt;&lt; &#39;r&#39; &lt;&lt; static_cast&lt;unsigned int&gt;(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        }</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a432484d211463d83c5bd364df83f82c2">CCRegClass</a>:</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        os &lt;&lt; &#39;c&#39; &lt;&lt; static_cast&lt;unsigned int&gt;(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unknown register class: %d&quot;</span>, (<span class="keywordtype">int</span>)reg.<a class="code" href="classRegId.html#a485e48f4eb0ffeabc56071195c1790a5">classValue</a>());</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    }</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;}</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="classMinor_1_1MinorDynInst.html#a5a7db2e262aeb94aa2d9fa03af05502b">  183</a></span>&#160;<a class="code" href="classMinor_1_1MinorDynInst.html#a5a7db2e262aeb94aa2d9fa03af05502b">MinorDynInst::minorTraceInst</a>(<span class="keyword">const</span> <a class="code" href="classNamed.html">Named</a> &amp;named_object)<span class="keyword"> const</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classMinor_1_1MinorDynInst.html#a24029f3cd1835928d572737a548a824e">isFault</a>()) {</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        <a class="code" href="cpu_2minor_2trace_8hh.html#adb7867a362b50e9c451bc0021c539a67">MINORINST</a>(&amp;named_object, <span class="stringliteral">&quot;id=F;%s addr=0x%x fault=\&quot;%s\&quot;\n&quot;</span>,</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;            <span class="keywordtype">id</span>, <a class="code" href="classMinor_1_1MinorDynInst.html#aee2ea3d4ea9abc892b7f58647f759d5a">pc</a>.instAddr(), <a class="code" href="classMinor_1_1MinorDynInst.html#a89d1bda4bbc10d10ab892f6d09b206ec">fault</a>-&gt;name());</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> num_src_regs = <a class="code" href="classMinor_1_1MinorDynInst.html#adebb81c5776f743689b973c4f5b22363">staticInst</a>-&gt;<a class="code" href="classStaticInst.html#a35d8e7517d7826b3ba6988dc6f6ec663">numSrcRegs</a>();</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> num_dest_regs = <a class="code" href="classMinor_1_1MinorDynInst.html#adebb81c5776f743689b973c4f5b22363">staticInst</a>-&gt;<a class="code" href="classStaticInst.html#a00777dee9811b02022022d0339b7154f">numDestRegs</a>();</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        std::ostringstream regs_str;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        <span class="comment">/* Format lists of src and dest registers for microops and</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">         *  &#39;full&#39; instructions */</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classMinor_1_1MinorDynInst.html#adebb81c5776f743689b973c4f5b22363">staticInst</a>-&gt;<a class="code" href="classStaticInst.html#a8ae4ca6f854599f3c618a003494333ec">isMacroop</a>()) {</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;            regs_str &lt;&lt; <span class="stringliteral">&quot; srcRegs=&quot;</span>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;            <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> src_reg = 0;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;            <span class="keywordflow">while</span> (src_reg &lt; num_src_regs) {</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                <a class="code" href="namespaceMinor.html#a2be44349084b55c026d94a930ad1063c">printRegName</a>(regs_str, <a class="code" href="classMinor_1_1MinorDynInst.html#adebb81c5776f743689b973c4f5b22363">staticInst</a>-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(src_reg));</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                src_reg++;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                <span class="keywordflow">if</span> (src_reg != num_src_regs)</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                    regs_str &lt;&lt; <span class="charliteral">&#39;,&#39;</span>;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;            }</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;            regs_str &lt;&lt; <span class="stringliteral">&quot; destRegs=&quot;</span>;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;            <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> dest_reg = 0;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;            <span class="keywordflow">while</span> (dest_reg &lt; num_dest_regs) {</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                <a class="code" href="namespaceMinor.html#a2be44349084b55c026d94a930ad1063c">printRegName</a>(regs_str, <a class="code" href="classMinor_1_1MinorDynInst.html#adebb81c5776f743689b973c4f5b22363">staticInst</a>-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(dest_reg));</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                dest_reg++;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                <span class="keywordflow">if</span> (dest_reg != num_dest_regs)</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                    regs_str &lt;&lt; <span class="charliteral">&#39;,&#39;</span>;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;            }</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#if THE_ISA == ARM_ISA</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;            regs_str &lt;&lt; <span class="stringliteral">&quot; extMachInst=&quot;</span> &lt;&lt; std::hex &lt;&lt; std::setw(16)</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                &lt;&lt; std::setfill(<span class="charliteral">&#39;0&#39;</span>) &lt;&lt; <a class="code" href="classMinor_1_1MinorDynInst.html#adebb81c5776f743689b973c4f5b22363">staticInst</a>-&gt;<a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a> &lt;&lt; std::dec;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        }</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        std::ostringstream flags;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        <a class="code" href="classMinor_1_1MinorDynInst.html#adebb81c5776f743689b973c4f5b22363">staticInst</a>-&gt;<a class="code" href="classStaticInst.html#ad54e50392d3cb0e68da113010f4f9edd">printFlags</a>(flags, <span class="stringliteral">&quot; &quot;</span>);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        <a class="code" href="cpu_2minor_2trace_8hh.html#adb7867a362b50e9c451bc0021c539a67">MINORINST</a>(&amp;named_object, <span class="stringliteral">&quot;id=%s addr=0x%x inst=\&quot;%s\&quot; class=%s&quot;</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;            <span class="stringliteral">&quot; flags=\&quot;%s\&quot;%s%s\n&quot;</span>,</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;            <span class="keywordtype">id</span>, <a class="code" href="classMinor_1_1MinorDynInst.html#aee2ea3d4ea9abc892b7f58647f759d5a">pc</a>.instAddr(),</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;            (<a class="code" href="classMinor_1_1MinorDynInst.html#adebb81c5776f743689b973c4f5b22363">staticInst</a>-&gt;<a class="code" href="classStaticInst.html#a2a5ea985628d51e96ef597b94411e0bd">opClass</a>() == No_OpClass ?</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                <span class="stringliteral">&quot;(invalid)&quot;</span> : <a class="code" href="classMinor_1_1MinorDynInst.html#adebb81c5776f743689b973c4f5b22363">staticInst</a>-&gt;<a class="code" href="classStaticInst.html#a609c53af4b2c119921c02751d41ca338">disassemble</a>(0,NULL)),</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;            Enums::OpClassStrings[<a class="code" href="classMinor_1_1MinorDynInst.html#adebb81c5776f743689b973c4f5b22363">staticInst</a>-&gt;<a class="code" href="classStaticInst.html#a2a5ea985628d51e96ef597b94411e0bd">opClass</a>()],</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;            flags.str(),</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;            regs_str.str(),</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;            (<a class="code" href="classMinor_1_1MinorDynInst.html#aa57659ef9d30162ddcf10fcb0f3963ac">predictedTaken</a> ? <span class="stringliteral">&quot; predictedTaken&quot;</span> : <span class="stringliteral">&quot;&quot;</span>));</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    }</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;}</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="classMinor_1_1MinorDynInst.html#a6c78d5535da83700d15c68b8a94ceb08">  240</a></span>&#160;<a class="code" href="classMinor_1_1MinorDynInst.html#a6c78d5535da83700d15c68b8a94ceb08">MinorDynInst::~MinorDynInst</a>()</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;{</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classMinor_1_1MinorDynInst.html#a7e75c15b5d8d7e95c515325e371491a0">traceData</a>)</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        <span class="keyword">delete</span> <a class="code" href="classMinor_1_1MinorDynInst.html#a7e75c15b5d8d7e95c515325e371491a0">traceData</a>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;}</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;}</div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="namespaceMinor_html_a1a80620114def7129ab86df0f4c330e4"><div class="ttname"><a href="namespaceMinor.html#a1a80620114def7129ab86df0f4c330e4">Minor::operator&lt;&lt;</a></div><div class="ttdeci">std::ostream &amp; operator&lt;&lt;(std::ostream &amp;os, const InstId &amp;id)</div><div class="ttdoc">Print this id in the usual slash-separated format expected by MinorTrace. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8cc_source.html#l00063">dyn_inst.cc:63</a></div></div>
<div class="ttc" id="classStaticInst_html_a35d8e7517d7826b3ba6988dc6f6ec663"><div class="ttname"><a href="classStaticInst.html#a35d8e7517d7826b3ba6988dc6f6ec663">StaticInst::numSrcRegs</a></div><div class="ttdeci">int8_t numSrcRegs() const</div><div class="ttdoc">Number of source registers. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00133">static_inst.hh:133</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c9f38e48611db30642897e93a05104c"><div class="ttname"><a href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">X86ISA::reg</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; reg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00089">types.hh:89</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a9a8e39bac375fb9c112b3741e3928fb8"><div class="ttname"><a href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a></div><div class="ttdeci">decltype(nullptr) constexpr NoFault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00245">types.hh:245</a></div></div>
<div class="ttc" id="classMinor_1_1InstId_html_ab22d84cb50eedc6f2cf3e72b61830f0b"><div class="ttname"><a href="classMinor_1_1InstId.html#ab22d84cb50eedc6f2cf3e72b61830f0b">Minor::InstId::firstPredictionSeqNum</a></div><div class="ttdeci">static const InstSeqNum firstPredictionSeqNum</div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8hh_source.html#l00076">dyn_inst.hh:76</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e">FloatRegClass</a></div><div class="ttdoc">Floating-point register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00058">reg_class.hh:58</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39">MiscRegClass</a></div><div class="ttdoc">Control (misc) register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00065">reg_class.hh:65</a></div></div>
<div class="ttc" id="classStaticInst_html_a8ae4ca6f854599f3c618a003494333ec"><div class="ttname"><a href="classStaticInst.html#a8ae4ca6f854599f3c618a003494333ec">StaticInst::isMacroop</a></div><div class="ttdeci">bool isMacroop() const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00196">static_inst.hh:196</a></div></div>
<div class="ttc" id="classMinor_1_1MinorDynInst_html_a89d1bda4bbc10d10ab892f6d09b206ec"><div class="ttname"><a href="classMinor_1_1MinorDynInst.html#a89d1bda4bbc10d10ab892f6d09b206ec">Minor::MinorDynInst::fault</a></div><div class="ttdeci">Fault fault</div><div class="ttdoc">This is actually a fault masquerading as an instruction. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8hh_source.html#l00176">dyn_inst.hh:176</a></div></div>
<div class="ttc" id="classStaticInst_html_a609c53af4b2c119921c02751d41ca338"><div class="ttname"><a href="classStaticInst.html#a609c53af4b2c119921c02751d41ca338">StaticInst::disassemble</a></div><div class="ttdeci">virtual const std::string &amp; disassemble(Addr pc, const SymbolTable *symtab=0) const</div><div class="ttdoc">Return string representation of disassembled instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8cc_source.html#l00123">static_inst.cc:123</a></div></div>
<div class="ttc" id="classStaticInst_html_a00777dee9811b02022022d0339b7154f"><div class="ttname"><a href="classStaticInst.html#a00777dee9811b02022022d0339b7154f">StaticInst::numDestRegs</a></div><div class="ttdeci">int8_t numDestRegs() const</div><div class="ttdoc">Number of destination registers. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00135">static_inst.hh:135</a></div></div>
<div class="ttc" id="cpu_2base_8hh_html"><div class="ttname"><a href="cpu_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="classMinor_1_1MinorDynInst_html_a87b210559668eaed8cf3e2a626f8062b"><div class="ttname"><a href="classMinor_1_1MinorDynInst.html#a87b210559668eaed8cf3e2a626f8062b">Minor::MinorDynInst::reportData</a></div><div class="ttdeci">void reportData(std::ostream &amp;os) const</div><div class="ttdoc">ReportIF interface. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8cc_source.html#l00105">dyn_inst.cc:105</a></div></div>
<div class="ttc" id="classMinor_1_1InstId_html"><div class="ttname"><a href="classMinor_1_1InstId.html">Minor::InstId</a></div><div class="ttdoc">Id for lines and instructions. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8hh_source.html#l00070">dyn_inst.hh:70</a></div></div>
<div class="ttc" id="classStaticInst_html_a68494cbff467222c4911b6587a009cfa"><div class="ttname"><a href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">StaticInst::srcRegIdx</a></div><div class="ttdeci">const RegId &amp; srcRegIdx(int i) const</div><div class="ttdoc">Return logical index (architectural reg num) of i&amp;#39;th source reg. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00220">static_inst.hh:220</a></div></div>
<div class="ttc" id="classStaticInst_html_a31d9a6bf6e8f9d6d1000bce82d28d8ca"><div class="ttname"><a href="classStaticInst.html#a31d9a6bf6e8f9d6d1000bce82d28d8ca">StaticInst::getName</a></div><div class="ttdeci">std::string getName()</div><div class="ttdoc">Return name of machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00336">static_inst.hh:336</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a86b05be1092b70a38660616b2b7e6793"><div class="ttname"><a href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">ArmISA::miscRegName</a></div><div class="ttdeci">const char *const miscRegName[]</div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l01003">miscregs.hh:1003</a></div></div>
<div class="ttc" id="namespaceMinor_html"><div class="ttname"><a href="namespaceMinor.html">Minor</a></div><div class="ttdoc">Minor contains all the definitions within the MinorCPU apart from the CPU class itself. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2activity_8cc_source.html#l00046">activity.cc:46</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; MinorDynInst &gt;</a></div></div>
<div class="ttc" id="classMinor_1_1MinorDynInst_html_a420be03ab4031689c8c36e727eacf050"><div class="ttname"><a href="classMinor_1_1MinorDynInst.html#a420be03ab4031689c8c36e727eacf050">Minor::MinorDynInst::MinorDynInst</a></div><div class="ttdeci">MinorDynInst(InstId id_=InstId(), Fault fault_=NoFault)</div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8hh_source.html#l00235">dyn_inst.hh:235</a></div></div>
<div class="ttc" id="classMinor_1_1MinorDynInst_html_a18d0762d399d4a3f89853ba8c7ad599c"><div class="ttname"><a href="classMinor_1_1MinorDynInst.html#a18d0762d399d4a3f89853ba8c7ad599c">Minor::MinorDynInst::translationFault</a></div><div class="ttdeci">Fault translationFault</div><div class="ttdoc">Translation fault in case of a mem ref. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8hh_source.html#l00198">dyn_inst.hh:198</a></div></div>
<div class="ttc" id="cpu_2minor_2trace_8hh_html"><div class="ttname"><a href="cpu_2minor_2trace_8hh.html">trace.hh</a></div><div class="ttdoc">This file contains miscellaneous classes and functions for formatting general trace information and a...</div></div>
<div class="ttc" id="namespaceX86ISA_html_aea9fbab71662ba06cf536e05edfaaad1"><div class="ttname"><a href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">X86ISA::os</a></div><div class="ttdeci">Bitfield&lt; 17 &gt; os</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00805">misc.hh:805</a></div></div>
<div class="ttc" id="classMinor_1_1MinorDynInst_html_aa57659ef9d30162ddcf10fcb0f3963ac"><div class="ttname"><a href="classMinor_1_1MinorDynInst.html#aa57659ef9d30162ddcf10fcb0f3963ac">Minor::MinorDynInst::predictedTaken</a></div><div class="ttdeci">bool predictedTaken</div><div class="ttdoc">This instruction was predicted to change control flow and the following instructions will have a newe...</div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8hh_source.html#l00184">dyn_inst.hh:184</a></div></div>
<div class="ttc" id="classMinor_1_1MinorDynInst_html_a24029f3cd1835928d572737a548a824e"><div class="ttname"><a href="classMinor_1_1MinorDynInst.html#a24029f3cd1835928d572737a548a824e">Minor::MinorDynInst::isFault</a></div><div class="ttdeci">bool isFault() const</div><div class="ttdoc">Is this a fault rather than instruction. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8hh_source.html#l00253">dyn_inst.hh:253</a></div></div>
<div class="ttc" id="classNamed_html"><div class="ttname"><a href="classNamed.html">Named</a></div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00143">trace.hh:143</a></div></div>
<div class="ttc" id="classRegId_html_ac1357d22f686243d905133156c08adf5"><div class="ttname"><a href="classRegId.html#ac1357d22f686243d905133156c08adf5">RegId::elemIndex</a></div><div class="ttdeci">const RegIndex &amp; elemIndex() const</div><div class="ttdoc">Elem accessor. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00204">reg_class.hh:204</a></div></div>
<div class="ttc" id="classMinor_1_1InstId_html_aa2624cb5cbcdc56ba5eb0e4b1b0d7aa1"><div class="ttname"><a href="classMinor_1_1InstId.html#aa2624cb5cbcdc56ba5eb0e4b1b0d7aa1">Minor::InstId::firstExecSeqNum</a></div><div class="ttdeci">static const InstSeqNum firstExecSeqNum</div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8hh_source.html#l00079">dyn_inst.hh:79</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0ad44428f9f9b2e4bcbf75ae2163a0f349"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ad44428f9f9b2e4bcbf75ae2163a0f349">VecElemClass</a></div><div class="ttdoc">Vector Register Native Elem lane. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00062">reg_class.hh:62</a></div></div>
<div class="ttc" id="classStaticInst_html_ad2f509501cc362e01bc189bc49566761"><div class="ttname"><a href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">StaticInst::machInst</a></div><div class="ttdeci">const ExtMachInst machInst</div><div class="ttdoc">The binary machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00229">static_inst.hh:229</a></div></div>
<div class="ttc" id="classMinor_1_1InstId_html_a954cad6f863629861d49a4adc0a13e42"><div class="ttname"><a href="classMinor_1_1InstId.html#a954cad6f863629861d49a4adc0a13e42">Minor::InstId::firstFetchSeqNum</a></div><div class="ttdeci">static const InstSeqNum firstFetchSeqNum</div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8hh_source.html#l00078">dyn_inst.hh:78</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html_a69329e1d929a534ff51be6cf8216b69a"><div class="ttname"><a href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a></div><div class="ttdeci">uint16_t RegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00042">types.hh:42</a></div></div>
<div class="ttc" id="namespaceMinor_html_a2be44349084b55c026d94a930ad1063c"><div class="ttname"><a href="namespaceMinor.html#a2be44349084b55c026d94a930ad1063c">Minor::printRegName</a></div><div class="ttdeci">static void printRegName(std::ostream &amp;os, const RegId &amp;reg)</div><div class="ttdoc">Print a register in the form r&lt;n&gt;, f&lt;n&gt;, m&lt;n&gt;(&lt;name&gt;), z for integer, float, misc and zero registers ...</div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8cc_source.html#l00140">dyn_inst.cc:140</a></div></div>
<div class="ttc" id="classMinor_1_1MinorDynInst_html_a614470c7cc0e95d1cc46ad0ae1ca7104"><div class="ttname"><a href="classMinor_1_1MinorDynInst.html#a614470c7cc0e95d1cc46ad0ae1ca7104">Minor::MinorDynInst::id</a></div><div class="ttdeci">InstId id</div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8hh_source.html#l00167">dyn_inst.hh:167</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0a432484d211463d83c5bd364df83f82c2"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a432484d211463d83c5bd364df83f82c2">CCRegClass</a></div><div class="ttdoc">Condition-code register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00064">reg_class.hh:64</a></div></div>
<div class="ttc" id="inst__seq_8hh_html_a258d93d98edaedee089435c19ea2ea2e"><div class="ttname"><a href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a></div><div class="ttdeci">uint64_t InstSeqNum</div><div class="ttdef"><b>Definition:</b> <a href="inst__seq_8hh_source.html#l00040">inst_seq.hh:40</a></div></div>
<div class="ttc" id="classMinor_1_1MinorDynInst_html_a45a248c6f411359c9b5407a8ea9c02e8"><div class="ttname"><a href="classMinor_1_1MinorDynInst.html#a45a248c6f411359c9b5407a8ea9c02e8">Minor::MinorDynInst::init</a></div><div class="ttdeci">static void init()</div><div class="ttdoc">Initialise the class. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8cc_source.html#l00081">dyn_inst.cc:81</a></div></div>
<div class="ttc" id="classMinor_1_1MinorDynInst_html_ad71c1f15463e0e842e5c5a6638a580cf"><div class="ttname"><a href="classMinor_1_1MinorDynInst.html#ad71c1f15463e0e842e5c5a6638a580cf">Minor::MinorDynInst::bubbleInst</a></div><div class="ttdeci">static MinorDynInstPtr bubbleInst</div><div class="ttdoc">A prototypical bubble instruction. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8hh_source.html#l00162">dyn_inst.hh:162</a></div></div>
<div class="ttc" id="classMinor_1_1MinorDynInst_html_a6c78d5535da83700d15c68b8a94ceb08"><div class="ttname"><a href="classMinor_1_1MinorDynInst.html#a6c78d5535da83700d15c68b8a94ceb08">Minor::MinorDynInst::~MinorDynInst</a></div><div class="ttdeci">~MinorDynInst()</div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8cc_source.html#l00240">dyn_inst.cc:240</a></div></div>
<div class="ttc" id="classStaticInst_html_a2a5ea985628d51e96ef597b94411e0bd"><div class="ttname"><a href="classStaticInst.html#a2a5ea985628d51e96ef597b94411e0bd">StaticInst::opClass</a></div><div class="ttdeci">OpClass opClass() const</div><div class="ttdoc">Operation class. Used to select appropriate function unit in issue. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00211">static_inst.hh:211</a></div></div>
<div class="ttc" id="classMinor_1_1MinorDynInst_html_a8b8f2e248160839a9884a9bd46076bca"><div class="ttname"><a href="classMinor_1_1MinorDynInst.html#a8b8f2e248160839a9884a9bd46076bca">Minor::MinorDynInst::isNoCostInst</a></div><div class="ttdeci">bool isNoCostInst() const</div><div class="ttdoc">Is this an instruction that can be executed `for free&amp;#39; and needn&amp;#39;t spend time in an FU...</div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8cc_source.html#l00099">dyn_inst.cc:99</a></div></div>
<div class="ttc" id="cpu_2minor_2trace_8hh_html_adb7867a362b50e9c451bc0021c539a67"><div class="ttname"><a href="cpu_2minor_2trace_8hh.html#adb7867a362b50e9c451bc0021c539a67">MINORINST</a></div><div class="ttdeci">#define MINORINST(sim_object,...)</div><div class="ttdoc">DPRINTFN for MinorTrace MinorInst line reporting. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2minor_2trace_8hh_source.html#l00066">trace.hh:66</a></div></div>
<div class="ttc" id="classMinor_1_1MinorDynInst_html"><div class="ttname"><a href="classMinor_1_1MinorDynInst.html">Minor::MinorDynInst</a></div><div class="ttdoc">Dynamic instruction for Minor. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8hh_source.html#l00157">dyn_inst.hh:157</a></div></div>
<div class="ttc" id="classStaticInst_html_ad54e50392d3cb0e68da113010f4f9edd"><div class="ttname"><a href="classStaticInst.html#ad54e50392d3cb0e68da113010f4f9edd">StaticInst::printFlags</a></div><div class="ttdeci">void printFlags(std::ostream &amp;outs, const std::string &amp;separator) const</div><div class="ttdoc">Print a separator separated list of this instruction&amp;#39;s set flag names on the given stream...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8cc_source.html#l00132">static_inst.cc:132</a></div></div>
<div class="ttc" id="classMinor_1_1MinorDynInst_html_aee2ea3d4ea9abc892b7f58647f759d5a"><div class="ttname"><a href="classMinor_1_1MinorDynInst.html#aee2ea3d4ea9abc892b7f58647f759d5a">Minor::MinorDynInst::pc</a></div><div class="ttdeci">TheISA::PCState pc</div><div class="ttdoc">The fetch address of this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8hh_source.html#l00173">dyn_inst.hh:173</a></div></div>
<div class="ttc" id="classMinor_1_1MinorDynInst_html_adc55cdcf9f7c6588bb27eddb4c7fe38e"><div class="ttname"><a href="classMinor_1_1MinorDynInst.html#adc55cdcf9f7c6588bb27eddb4c7fe38e">Minor::MinorDynInst::isInst</a></div><div class="ttdeci">bool isInst() const</div><div class="ttdoc">Is this a real instruction. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8hh_source.html#l00256">dyn_inst.hh:256</a></div></div>
<div class="ttc" id="classRegId_html_a485e48f4eb0ffeabc56071195c1790a5"><div class="ttname"><a href="classRegId.html#a485e48f4eb0ffeabc56071195c1790a5">RegId::classValue</a></div><div class="ttdeci">const RegClass &amp; classValue() const</div><div class="ttdoc">Class accessor. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00206">reg_class.hh:206</a></div></div>
<div class="ttc" id="minor_2dyn__inst_8hh_html"><div class="ttname"><a href="minor_2dyn__inst_8hh.html">dyn_inst.hh</a></div><div class="ttdoc">The dynamic instruction and instruction/line id (sequence numbers) definition for Minor...</div></div>
<div class="ttc" id="classMinor_1_1MinorDynInst_html_a5a7db2e262aeb94aa2d9fa03af05502b"><div class="ttname"><a href="classMinor_1_1MinorDynInst.html#a5a7db2e262aeb94aa2d9fa03af05502b">Minor::MinorDynInst::minorTraceInst</a></div><div class="ttdeci">void minorTraceInst(const Named &amp;named_object) const</div><div class="ttdoc">Print (possibly verbose) instruction information for MinorTrace using the given Named object&amp;#39;s name...</div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8cc_source.html#l00183">dyn_inst.cc:183</a></div></div>
<div class="ttc" id="classMinor_1_1MinorDynInst_html_adebb81c5776f743689b973c4f5b22363"><div class="ttname"><a href="classMinor_1_1MinorDynInst.html#adebb81c5776f743689b973c4f5b22363">Minor::MinorDynInst::staticInst</a></div><div class="ttdeci">StaticInstPtr staticInst</div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8hh_source.html#l00165">dyn_inst.hh:165</a></div></div>
<div class="ttc" id="classRegId_html_a71f999a53a753d40eb936374cc6cc844"><div class="ttname"><a href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">RegId::index</a></div><div class="ttdeci">const RegIndex &amp; index() const</div><div class="ttdoc">Index accessors. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00179">reg_class.hh:179</a></div></div>
<div class="ttc" id="reg__class_8hh_html"><div class="ttname"><a href="reg__class_8hh.html">reg_class.hh</a></div></div>
<div class="ttc" id="classStaticInst_html_a0b9c8811a17861a0986b300777326564"><div class="ttname"><a href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">StaticInst::destRegIdx</a></div><div class="ttdeci">const RegId &amp; destRegIdx(int i) const</div><div class="ttdoc">Return logical index (architectural reg num) of i&amp;#39;th destination reg. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00216">static_inst.hh:216</a></div></div>
<div class="ttc" id="classRegId_html"><div class="ttname"><a href="classRegId.html">RegId</a></div><div class="ttdoc">Register ID: describe an architectural register with its class and index. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00079">reg_class.hh:79</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c">IntRegClass</a></div><div class="ttdoc">Integer register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00057">reg_class.hh:57</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7">VecRegClass</a></div><div class="ttdoc">Vector Register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00060">reg_class.hh:60</a></div></div>
<div class="ttc" id="classMinor_1_1InstId_html_a39e4daf4b0916f978048bbed3e55c43b"><div class="ttname"><a href="classMinor_1_1InstId.html#a39e4daf4b0916f978048bbed3e55c43b">Minor::InstId::firstLineSeqNum</a></div><div class="ttdeci">static const InstSeqNum firstLineSeqNum</div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8hh_source.html#l00077">dyn_inst.hh:77</a></div></div>
<div class="ttc" id="classMinor_1_1MinorDynInst_html_a24e835fa495026ca63ffec43ee9cc07e"><div class="ttname"><a href="classMinor_1_1MinorDynInst.html#a24e835fa495026ca63ffec43ee9cc07e">Minor::MinorDynInst::isBubble</a></div><div class="ttdeci">bool isBubble() const</div><div class="ttdoc">The BubbleIF interface. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8hh_source.html#l00247">dyn_inst.hh:247</a></div></div>
<div class="ttc" id="classRegId_html_ad8988200bc6a9fb0e6d306f07fc58208"><div class="ttname"><a href="classRegId.html#ad8988200bc6a9fb0e6d306f07fc58208">RegId::isZeroReg</a></div><div class="ttdeci">bool isZeroReg() const</div><div class="ttdoc">Check if this is the zero register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00141">reg_class.hh:141</a></div></div>
<div class="ttc" id="classStaticInst_html_a0b24c76e188c3d64e3024c3217247856"><div class="ttname"><a href="classStaticInst.html#a0b24c76e188c3d64e3024c3217247856">StaticInst::isMicroop</a></div><div class="ttdeci">bool isMicroop() const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00197">static_inst.hh:197</a></div></div>
<div class="ttc" id="classMinor_1_1MinorDynInst_html_ac32048b24d410a13b8e8798c7aa965c7"><div class="ttname"><a href="classMinor_1_1MinorDynInst.html#ac32048b24d410a13b8e8798c7aa965c7">Minor::MinorDynInst::isLastOpInInst</a></div><div class="ttdeci">bool isLastOpInInst() const</div><div class="ttdoc">Assuming this is not a fault, is this instruction either a whole instruction or the last microop from...</div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8cc_source.html#l00092">dyn_inst.cc:92</a></div></div>
<div class="ttc" id="classStaticInst_html_a18e7b6deb3d16ae3a8a807422c937a55"><div class="ttname"><a href="classStaticInst.html#a18e7b6deb3d16ae3a8a807422c937a55">StaticInst::isLastMicroop</a></div><div class="ttdeci">bool isLastMicroop() const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00199">static_inst.hh:199</a></div></div>
<div class="ttc" id="classMinor_1_1MinorDynInst_html_a7e75c15b5d8d7e95c515325e371491a0"><div class="ttname"><a href="classMinor_1_1MinorDynInst.html#a7e75c15b5d8d7e95c515325e371491a0">Minor::MinorDynInst::traceData</a></div><div class="ttdeci">Trace::InstRecord * traceData</div><div class="ttdoc">Trace information for this instruction&amp;#39;s execution. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8hh_source.html#l00170">dyn_inst.hh:170</a></div></div>
<div class="ttc" id="classMinor_1_1InstId_html_a165f0e5f36cea147fa0447c0eefcf41b"><div class="ttname"><a href="classMinor_1_1InstId.html#a165f0e5f36cea147fa0447c0eefcf41b">Minor::InstId::firstStreamSeqNum</a></div><div class="ttdeci">static const InstSeqNum firstStreamSeqNum</div><div class="ttdoc">First sequence numbers to use in initialisation of the pipeline and to be expected on the first line/...</div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8hh_source.html#l00075">dyn_inst.hh:75</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:07 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
