# AES Encryption & Decryption in Verilog

## Overview

This project implements an **AES (Advanced Encryption Standard) encryption and decryption** core in Verilog. It supports multiple key lengths (128-bit, 192-bit, and 256-bit) and provides both encryption and decryption functionality.

## Features

- Supports **AES-128, AES-192, and AES-256** key sizes
- Implements both **encryption and decryption**

## Contributors:
**Ali Yehia** : MixColumns.v, SubBytes.v, Encryption.v

**Ahmed Seddik** : KeyExpansion.v, AES_encrypt.v

**Amira Khaled** : SubByte.v & InvSubByte.v, AES_decrypt.v

**Sahar Sallam** : AddRoundKey, ShiftRows.v, AES_decrypt.v