Analysis & Synthesis report for CPU
Fri Feb 23 01:14:44 2018
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri Feb 23 01:14:44 2018          ;
; Quartus II 64-Bit Version   ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name               ; CPU                                        ;
; Top-level Entity Name       ; CPU                                        ;
; Family                      ; Cyclone V                                  ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                  ;
; Total registers             ; N/A until Partition Merge                  ;
; Total pins                  ; N/A until Partition Merge                  ;
; Total virtual pins          ; N/A until Partition Merge                  ;
; Total block memory bits     ; N/A until Partition Merge                  ;
; Total PLLs                  ; N/A until Partition Merge                  ;
; Total DLLs                  ; N/A until Partition Merge                  ;
+-----------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; CPU                ; CPU                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Fri Feb 23 01:14:42 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file regstim.sv
    Info (12023): Found entity 1: regstim
Info (12021): Found 1 design units, including 1 entities, in source file alustim.sv
    Info (12023): Found entity 1: alustim
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile
Info (12021): Found 4 design units, including 4 entities, in source file multiplex.sv
    Info (12023): Found entity 1: multiplex
    Info (12023): Found entity 2: mux32to1
    Info (12023): Found entity 3: mux4to1
    Info (12023): Found entity 4: mux2to1other
Info (12021): Found 4 design units, including 4 entities, in source file math.sv
    Info (12023): Found entity 1: mult
    Info (12023): Found entity 2: shifter
    Info (12023): Found entity 3: shifter_testbench
    Info (12023): Found entity 4: mult_testbench
Info (12021): Found 2 design units, including 2 entities, in source file instructmem.sv
    Info (12023): Found entity 1: instructmem
    Info (12023): Found entity 2: instructmem_testbench
Info (12021): Found 2 design units, including 2 entities, in source file datamem.sv
    Info (12023): Found entity 1: datamem
    Info (12023): Found entity 2: datamem_testbench
Info (12021): Found 3 design units, including 3 entities, in source file submodules.v
    Info (12023): Found entity 1: signExtend
    Info (12023): Found entity 2: lsl
    Info (12023): Found entity 3: signExtend0
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.v
    Info (12023): Found entity 1: programCounter
Info (12021): Found 1 design units, including 1 entities, in source file mux5to1.v
    Info (12023): Found entity 1: mux5to1
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v
    Info (12023): Found entity 1: mux2to1
Info (12021): Found 4 design units, including 4 entities, in source file gatelogic.v
    Info (12023): Found entity 1: zero
    Info (12023): Found entity 2: bitAND
    Info (12023): Found entity 3: bitOR
    Info (12023): Found entity 4: bitXOR
Info (12021): Found 1 design units, including 1 entities, in source file d_ff.v
    Info (12023): Found entity 1: D_FF
Info (12021): Found 3 design units, including 3 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder
    Info (12023): Found entity 2: decoder3to8
    Info (12023): Found entity 3: decoder2to4
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control
Info (12021): Found 2 design units, including 2 entities, in source file arithmetic.v
    Info (12023): Found entity 1: arithmetic
    Info (12023): Found entity 2: adder
Info (12021): Found 1 design units, including 1 entities, in source file alucontrol.v
    Info (12023): Found entity 1: ALUcontrol
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 2 entities, in source file cpu.sv
    Info (12023): Found entity 1: CPU
    Info (12023): Found entity 2: CPU_testbench
Info (12021): Found 5 design units, including 5 entities, in source file regforwarding.sv
    Info (12023): Found entity 1: regIdIf
    Info (12023): Found entity 2: regExId
    Info (12023): Found entity 3: regExMem
    Info (12023): Found entity 4: regMemWb
    Info (12023): Found entity 5: pipeFF
Info (12021): Found 1 design units, including 1 entities, in source file forwardunit.sv
    Info (12023): Found entity 1: forwardUnit
Info (12021): Found 1 design units, including 1 entities, in source file hazard.sv
    Info (12023): Found entity 1: hazard
Info (12021): Found 1 design units, including 1 entities, in source file controlmux.sv
    Info (12023): Found entity 1: controlMUX
Info (12021): Found 1 design units, including 1 entities, in source file datamux.sv
    Info (12023): Found entity 1: dataMUX
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Info (12128): Elaborating entity "mux2to1" for hierarchy "mux2to1:sel2"
Info (12128): Elaborating entity "lsl" for hierarchy "lsl:shift"
Info (12128): Elaborating entity "hazard" for hierarchy "hazard:safe"
Info (12128): Elaborating entity "control" for hierarchy "control:signals"
Warning (10240): Verilog HDL Always Construct warning at control.v(25): inferring latch(es) for variable "B", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "B" at control.v(37)
Info (12128): Elaborating entity "ALUcontrol" for hierarchy "ALUcontrol:signal"
Warning (10240): Verilog HDL Always Construct warning at ALUcontrol.v(10): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at ALUcontrol.v(10)
Info (10041): Inferred latch for "out[1]" at ALUcontrol.v(10)
Info (10041): Inferred latch for "out[2]" at ALUcontrol.v(10)
Info (10041): Inferred latch for "out[3]" at ALUcontrol.v(10)
Info (12128): Elaborating entity "controlMUX" for hierarchy "controlMUX:stall0"
Info (12128): Elaborating entity "programCounter" for hierarchy "programCounter:grabAddr"
Info (12128): Elaborating entity "alu" for hierarchy "programCounter:grabAddr|alu:pc4"
Info (12128): Elaborating entity "bitAND" for hierarchy "programCounter:grabAddr|alu:pc4|bitAND:ANDbit"
Info (12128): Elaborating entity "bitOR" for hierarchy "programCounter:grabAddr|alu:pc4|bitOR:ORbit"
Info (12128): Elaborating entity "bitXOR" for hierarchy "programCounter:grabAddr|alu:pc4|bitXOR:XORbit"
Info (12128): Elaborating entity "mult" for hierarchy "programCounter:grabAddr|alu:pc4|mult:multiply"
Info (12128): Elaborating entity "shifter" for hierarchy "programCounter:grabAddr|alu:pc4|shifter:lsl"
Info (12128): Elaborating entity "arithmetic" for hierarchy "programCounter:grabAddr|alu:pc4|arithmetic:ADDorSUB"
Info (12128): Elaborating entity "adder" for hierarchy "programCounter:grabAddr|alu:pc4|arithmetic:ADDorSUB|adder:arith[0].add"
Info (12128): Elaborating entity "mux5to1" for hierarchy "programCounter:grabAddr|alu:pc4|mux5to1:choose"
Warning (10240): Verilog HDL Always Construct warning at mux5to1.v(22): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[1]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[2]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[3]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[4]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[5]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[6]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[7]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[8]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[9]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[10]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[11]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[12]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[13]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[14]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[15]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[16]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[17]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[18]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[19]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[20]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[21]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[22]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[23]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[24]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[25]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[26]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[27]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[28]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[29]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[30]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[31]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[32]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[33]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[34]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[35]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[36]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[37]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[38]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[39]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[40]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[41]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[42]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[43]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[44]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[45]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[46]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[47]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[48]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[49]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[50]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[51]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[52]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[53]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[54]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[55]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[56]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[57]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[58]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[59]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[60]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[61]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[62]" at mux5to1.v(22)
Info (10041): Inferred latch for "out[63]" at mux5to1.v(22)
Info (12128): Elaborating entity "zero" for hierarchy "programCounter:grabAddr|alu:pc4|zero:check"
Info (12128): Elaborating entity "instructmem" for hierarchy "instructmem:instruc"
Warning (10175): Verilog HDL warning at instructmem.sv(28): ignoring unsupported system task
Error (10170): Verilog HDL syntax error at test01_AddiB.arm(25) near text _ File: C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/benchmarks/test01_AddiB.arm Line: 25
Info (10648): Verilog HDL Display System Task info at instructmem.sv(47): Running benchmark: 
Error (12152): Can't elaborate user hierarchy "instructmem:instruc" File: C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.sv Line: 78
Info (144001): Generated suppressed messages file C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings
    Error: Peak virtual memory: 634 megabytes
    Error: Processing ended: Fri Feb 23 01:14:44 2018
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ivanz/Documents/GitHub/CSEE469/lab4/CPU.map.smsg.


