// Seed: 1494083333
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  module_3(
      id_1, id_1, id_5
  );
endmodule
module module_1 (
    input  tri0  id_0,
    output wand  id_1,
    input  tri0  id_2,
    output wire  id_3,
    input  uwire id_4,
    output tri0  id_5,
    input  wand  id_6
);
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8
  );
endmodule
module module_2 ();
  wire id_1;
  module_0(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4, id_5;
  wire id_6 = id_6;
  assign id_5 = id_2;
  wire id_7;
endmodule
