#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 20:00:34 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Fri Nov 22 11:14:35 2024
# Process ID: 3684
# Current directory: D:/Projects/prj/AMD/image_processing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17112 D:\Projects\prj\AMD\image_processing\image_processing.xpr
# Log file: D:/Projects/prj/AMD/image_processing/vivado.log
# Journal file: D:/Projects/prj/AMD/image_processing\vivado.jou
# Running On: C88, OS: Windows, CPU Frequency: 3793 MHz, CPU Physical cores: 16, Host memory: 33618 MB
#-----------------------------------------------------------
start_gui
open_project D:/Projects/prj/AMD/image_processing/image_processing.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/AMD/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/AMD/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/AMD/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/AMD/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/AMD/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/AMD/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/AMD/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/AMD/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/AMD/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/AMD/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Projects/prj/AMD/image_processing/image_processing.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/AMD/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2344.773 ; gain = 282.156
update_compile_order -fileset sources_1
open_bd_design {D:/Projects/prj/AMD/image_processing/image_processing.srcs/sources_1/bd/bd_1/bd_1.bd}
Reading block design file <D:/Projects/prj/AMD/image_processing/image_processing.srcs/sources_1/bd/bd_1/bd_1.bd>...
Successfully read diagram <bd_1> from block design file <D:/Projects/prj/AMD/image_processing/image_processing.srcs/sources_1/bd/bd_1/bd_1.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list \
  CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} \
  CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \
] [get_bd_cells processing_system7_0]
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells processing_system7_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property -dict [list \
  CONFIG.c_include_mm2s {1} \
  CONFIG.c_include_s2mm {0} \
] [get_bd_cells axi_dma_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4040_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 512M ]>.
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/axi_dma_0/M_AXI_SG} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_SG]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_SG' at <0x0000_0000 [ 512M ]>.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
file mkdir D:/Projects/prj/AMD/image_processing/image_processing.srcs/sources_1/new
close [ open D:/Projects/prj/AMD/image_processing/image_processing.srcs/sources_1/new/image_process.v w ]
add_files D:/Projects/prj/AMD/image_processing/image_processing.srcs/sources_1/new/image_process.v
update_compile_order -fileset sources_1
startgroup
set_property -dict [list \
  CONFIG.c_include_s2mm {0} \
  CONFIG.c_include_sg {0} \
] [get_bd_cells axi_dma_0]
WARNING: [BD 41-1684] Pin /axi_dma_0/m_axi_sg_aclk is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_SG]
endgroup
startgroup
set_property -dict [list \
  CONFIG.NUM_MI {1} \
  CONFIG.NUM_SI {1} \
] [get_bd_cells axi_mem_intercon]
endgroup
startgroup
set_property -dict [list \
  CONFIG.c_include_s2mm {0} \
  CONFIG.c_micro_dma {0} \
] [get_bd_cells axi_dma_0]
endgroup
create_bd_cell -type module -reference image_process image_process_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'video_stream_i' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'video_stream_o' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'video_stream_i'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'video_stream_tready_i' and definition port 'TREADY'.
WARNING: [IP_Flow 19-3480] master: Portmap direction mismatched between component port 'video_stream_tready_o' and definition port 'TREADY'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
connect_bd_intf_net [get_bd_intf_pins image_process_0/video_stream_i] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_net [get_bd_pins image_process_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins image_process_0/areset_n] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
save_bd_design
Wrote  : <D:\Projects\prj\AMD\image_processing\image_processing.srcs\sources_1\bd\bd_1\bd_1.bd> 
Wrote  : <D:/Projects/prj/AMD/image_processing/image_processing.srcs/sources_1/bd/bd_1/ui/bd_61a9d0d4.ui> 
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_dma_0_M_AXI_MM2S] [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_0
endgroup
set_property -dict [list \
  CONFIG.c_include_s2mm {0} \
  CONFIG.c_m_axis_mm2s_tdata_width {24} \
  CONFIG.c_mm2s_linebuffer_depth {2048} \
  CONFIG.c_mm2s_max_burst_length {64} \
] [get_bd_cells axi_vdma_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/axi_vdma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_vdma_0/M_AXI_MM2S]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_vdma_0/Data_MM2S' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_vdma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_vdma_0/S_AXI_LITE]
Slave segment '/axi_vdma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4300_0000 [ 64K ]>.
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.2 v_tc_0
endgroup
set_property -dict [list CONFIG.C_S_AXIS_VIDEO_DATA_WIDTH.VALUE_SRC PROPAGATED] [get_bd_cells v_axi4s_vid_out_0]
set_property -dict [list \
  CONFIG.C_ADDR_WIDTH {11} \
  CONFIG.C_HAS_ASYNC_CLK {1} \
] [get_bd_cells v_axi4s_vid_out_0]
set_property -dict [list \
  CONFIG.HAS_AXI4_LITE {false} \
  CONFIG.VIDEO_MODE {480p} \
  CONFIG.enable_detection {false} \
] [get_bd_cells v_tc_0]
connect_bd_intf_net [get_bd_intf_pins image_process_0/video_stream_o] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_intf_net [get_bd_intf_pins v_tc_0/vtiming_out] [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins v_axi4s_vid_out_0/aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins v_tc_0/clk]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
create_bd_cell: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3063.980 ; gain = 75.168
endgroup
set_property location {2 275 79} [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC PROPAGATED] [get_bd_cells clk_wiz_0]
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {319.783} \
  CONFIG.CLKOUT1_PHASE_ERROR {246.739} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25.175} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {36.375} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {36.125} \
  CONFIG.MMCM_DIVCLK_DIVIDE {4} \
  CONFIG.USE_RESET {false} \
] [get_bd_cells clk_wiz_0]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins v_tc_0/clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins v_tc_0/clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aresetn] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_50M]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
set_property location {4 1193 -307} [get_bd_cells proc_sys_reset_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins proc_sys_reset_0/ext_reset_in]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins v_axi4s_vid_out_0/vid_io_out_ce]
connect_bd_net [get_bd_pins v_tc_0/clken] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vtg_ce] [get_bd_pins v_tc_0/gen_clken]
connect_bd_net [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins ps7_0_axi_periph/S00_ARESETN]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {2 351 -802} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins v_axi4s_vid_out_0/aclken]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property -dict [list \
  CONFIG.C_OPERATION {not} \
  CONFIG.C_SIZE {1} \
] [get_bd_cells util_vector_logic_0]
set_property location {3 839 80} [get_bd_cells util_vector_logic_0]
set_property location {0.5 -53 -115} [get_bd_cells clk_wiz_0]
set_property location {2 289 -120} [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins util_vector_logic_0/Op1] [get_bd_pins clk_wiz_0/locked]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins v_axi4s_vid_out_0/vid_io_out_reset]
set_property  ip_repo_paths  D:/AMD/vivado-library-master/ip/rgb2dvi [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AMD/vivado-library-master/ip/rgb2dvi'.
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
open_bd_design {D:/Projects/prj/AMD/image_processing/image_processing.srcs/sources_1/bd/bd_1/bd_1.bd}
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2dvi:1.4 rgb2dvi_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
endgroup
set_property location {3 901 -307} [get_bd_cells rgb2dvi_0]
delete_bd_objs [get_bd_cells rgb2dvi_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2dvi:1.4 rgb2dvi_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
endgroup
set_property location {3 756 -293} [get_bd_cells rgb2dvi_0]
set_property location {5.5 1884 -790} [get_bd_cells rgb2dvi_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2dvi:1.4 rgb2dvi_1
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
endgroup
delete_bd_objs [get_bd_cells rgb2dvi_1]
startgroup
set_property CONFIG.VIDEO_MODE {720p} [get_bd_cells v_tc_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {245.495} \
  CONFIG.CLKOUT1_PHASE_ERROR {245.344} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {74.25} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {37.125} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.500} \
] [get_bd_cells clk_wiz_0]
endgroup
set_property location {7 1892 -562} [get_bd_cells rgb2dvi_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rgb2dvi_0/PixelClk]
connect_bd_intf_net [get_bd_intf_pins rgb2dvi_0/RGB] [get_bd_intf_pins v_axi4s_vid_out_0/vid_io_out]
delete_bd_objs [get_bd_intf_nets v_axi4s_vid_out_0_vid_io_out]
save_bd_design
Wrote  : <D:\Projects\prj\AMD\image_processing\image_processing.srcs\sources_1\bd\bd_1\bd_1.bd> 
Wrote  : <D:/Projects/prj/AMD/image_processing/image_processing.srcs/sources_1/bd/bd_1/ui/bd_61a9d0d4.ui> 
connect_bd_intf_net [get_bd_intf_pins v_axi4s_vid_out_0/vid_io_out] [get_bd_intf_pins rgb2dvi_0/RGB]
save_bd_design
Wrote  : <D:\Projects\prj\AMD\image_processing\image_processing.srcs\sources_1\bd\bd_1\bd_1.bd> 
Wrote  : <D:/Projects/prj/AMD/image_processing/image_processing.srcs/sources_1/bd/bd_1/ui/bd_61a9d0d4.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 24 20:59:26 2024...
