////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//                                                                                                                    //
//ANTIKERNEL v0.1                                                                                                     //
//                                                                                                                    //
//Copyright (c) 2012-2016 Andrew D. Zonenberg                                                                         //
//All rights reserved.                                                                                                //
//                                                                                                                    //
//Redistribution and use in source and binary forms, with or without modification, are permitted provided that the    //
//following conditions are met:                                                                                       //
//                                                                                                                    //
//   * Redistributions of source code must retain the above copyright notice, this list of conditions, and the        //
//     following disclaimer.                                                                                          //
//                                                                                                                    //
//   * Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the      //
//     following disclaimer in the documentation and/or other materials provided with the distribution.               //
//                                                                                                                    //
//   * Neither the name of the author nor the names of any contributors may be used to endorse or promote products    //
//     derived from this software without specific prior written permission.                                          //
//                                                                                                                    //
//THIS SOFTWARE IS PROVIDED BY THE AUTHORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED  //
//TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL//
//THE AUTHORS BE HELD LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES       //
//(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR      //
//BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT//
//(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE      //
//POSSIBILITY OF SUCH DAMAGE.                                                                                         //
//                                                                                                                    //
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

// @file
// @author Andrew D. Zonenberg
// @brief NocGen script for generating JtagSocketServer

// Top-level module name
top JtagSocketServerTestBitstream

//Pre-shared HMAC key for the name server to allow writing
namesrvr_key "ThisIsALongAndComplicatedPassword"

// Clock generation
pll MainClockPLL
	inclk clkin
	outclk clk_noc		freq 100M duty 0.5 phase 0.0
	outclk clk_25mhz	freq  25M duty 0.5 phase 0.0
	outclk clk_125mhz	freq 125M duty 0.5 phase 0.0
endpll

//Floorplan sysinfo so it's somewhat near the DNA port
floorplan sysinfo				SLICE_X0Y96:SLICE_X7Y125

//Debug controller has to be in one clock region and PAR is derpy
floorplan debug_controller		CLOCKREGION_X0Y5:CLOCKREGION_X0Y5

//Put infrastructure router in a sane place (not split in two)
floorplan rpc_router_8000_14	CLOCKREGION_X0Y5:CLOCKREGION_X0Y5

//ICMP
node icmp ICMPv6OffloadEngine

	//Keep out of the awkward upper right corner by the SERDES
	floorplan 					CLOCKREGION_X1Y6:CLOCKREGION_X1Y6

	parameter IPV6_HOST				[[node_ipv6_addr]]

	rpc
	dma	
endnode

//MAC address generator
node macgen DieSerialMacGenerator
	rpc
endnode

// The IP offload core
node ipv6 IPv6OffloadEngine

	//IP/MAC logic has to be somewhat near the IOBs
	floorplan 						CLOCKREGION_X1Y4:CLOCKREGION_X1Y6

	parameter PHY_CHIPSET			"88E1111"
	parameter PHY_INTERFACE			"RGMII"
	parameter PHY_MD_ADDR			7
	
	//Forward packets to the appropriate handler
	parameter ICMP_HOST			[[node_icmp_addr]]
	parameter TCP_HOST			[[node_tcp_addr]]
	
	clock   	clk_25mhz		port clk_25mhz
	clock   	clk_125mhz		port clk_125mhz
	clock		eth0_rxc		port xmii_rxc
	
	input	1 	eth0_rx_ctl		port xmii_rx_ctl
	input	4 	eth0_rxd		port xmii_rxd
	
	output	1 	eth0_tx_ctl		port xmii_tx_ctl
	output	1 	eth0_txc		port xmii_txc
	output	4 	eth0_txd		port xmii_txd
	
	inout	1	eth0_mdio		port mgmt_mdio
	output	1	eth0_mdc		port mgmt_mdc
	
	output	1	eth0_reset_n	port reset_n
	
	//Don't need output clock
	nc							port clkout

	//Tie off unused baseX ports
	constant	1'b0				port sfp_refclk
	constant	1'b0				port sfp_rx_p
	constant	1'b0				port sfp_rx_n
	nc								port sfp_tx_p
	nc								port sfp_tx_n
	nc								port gmii_rxc

	rpc
	dma
endnode

//The actual TCP offload engine
node tcp TCPOffloadEngine

	//Bottom right
	floorplan 						CLOCKREGION_X1Y0:CLOCKREGION_X1Y2

	parameter IPV6_HOST				[[node_ipv6_addr]]
	parameter BASE_PORT				16'd50100
	
	parameter SOCKET_COUNT			2
	parameter SOCKET_TIMEOUT_MS		15000
	parameter RETRANSMIT_TIMEOUT_MS	25

	rpc
	dma
	
endnode

//The JTAG controller
node jtag JtagSocketServer
	rpc
	dma
	
	//Bottom left
	floorplan 						SLICE_X0Y2:SLICE_X29Y79
	
	parameter BASE_PORT				16'd50100
	parameter CHANNEL_COUNT			2	//1 is not legal for now due to 0-bit signals not being possible
	
	parameter TX_FLUSH_TIME			500	//time, in us, to wait before flushing tx fifo, even if not empty
	
	output	2	cpld_jtag_tck			port jtag_tck
	output	2	cpld_jtag_tms			port jtag_tms
	output	2	cpld_jtag_tdi			port jtag_tdi
	input	2	cpld_jtag_tdo			port jtag_tdo

endnode

