#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Jan 18 03:16:26 2023
# Process ID: 83641
# Current directory: /sim2/akashl/ember-fpga
# Command line: vivado ember-genesys2.xpr
# Log file: /sim2/akashl/ember-fpga/vivado.log
# Journal file: /sim2/akashl/ember-fpga/vivado.jou
# Running On: r7cad-tsmc40r, OS: Linux, CPU Frequency: 2249.998 MHz, CPU Physical cores: 32, Host memory: 811430 MB
#-----------------------------------------------------------
start_gui
open_project ember-genesys2.xpr
update_compile_order -fileset sources_1
open_bd_design {/sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ember_fpga.bd}
update_module_reference ember_fpga_rram_top_0_0
update_files -from_files /sim2/akashl/emblem-digital/rtl/rram_top.v -to_files /sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/rtl/rram_top.v -filesets [get_filesets *]
update_module_reference ember_fpga_rram_top_0_0
update_files -from_files /sim2/akashl/emblem-digital/rtl/rram_top.v -to_files /sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/rtl/rram_top.v -filesets [get_filesets *]
update_module_reference ember_fpga_rram_top_0_0
update_files -from_files /sim2/akashl/ember-fpga/Genesys2_EMBER.xdc -to_files /sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/ember-fpga/Genesys2_H.xdc -filesets [get_filesets *]
startgroup
make_bd_pins_external  [get_bd_pins rram_top_0/set_rst]
endgroup
undo
save_bd_design
startgroup
make_bd_pins_external  [get_bd_pins rram_top_0/rram_busy]
endgroup
set_property name rram_busy [get_bd_ports rram_busy_0]
startgroup
make_bd_pins_external  [get_bd_pins rram_top_0/miso]
endgroup
set_property name miso [get_bd_ports miso_0]
save_bd_design
update_module_reference ember_fpga_rram_top_0_0
update_files -from_files /sim2/akashl/emblem-digital/rtl/rram_top.v -to_files /sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/imports/rtl/rram_top.v -filesets [get_filesets *]
update_module_reference ember_fpga_rram_top_0_0
startgroup
make_bd_pins_external  [get_bd_pins rram_top_0/rst_n]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins rram_top_0/sclk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins rram_top_0/sc]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins rram_top_0/mosi]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins rram_top_0/mclk_pause]
endgroup
set_property name mclk_pause_in [get_bd_ports mclk_pause_0]
set_property name rst_n [get_bd_ports rst_n_0]
set_property name sclk [get_bd_ports sclk_0]
set_property name sc [get_bd_ports sc_0]
set_property name mosi [get_bd_ports mosi_0]
set_property name rst_n_in [get_bd_ports rst_n]
set_property name sclk_in [get_bd_ports sclk]
set_property name sc_in [get_bd_ports sc]
set_property name mosi_in [get_bd_ports mosi]
save_bd_design
file mkdir /sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/new
close [ open /sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/new/EMBER_Timing.xdc w ]
add_files -fileset constrs_1 /sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/new/EMBER_Timing.xdc
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT5_USED {true} CONFIG.CLKOUT6_USED {true} CONFIG.CLKOUT7_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {80.000} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {66.66667} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {50} CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {25} CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {10} CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {8} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {8.000} CONFIG.MMCM_CLKOUT1_DIVIDE {10} CONFIG.MMCM_CLKOUT2_DIVIDE {12} CONFIG.MMCM_CLKOUT3_DIVIDE {16} CONFIG.MMCM_CLKOUT4_DIVIDE {32} CONFIG.MMCM_CLKOUT5_DIVIDE {80} CONFIG.MMCM_CLKOUT6_DIVIDE {100} CONFIG.NUM_OUT_CLKS {7} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {144.719} CONFIG.CLKOUT1_PHASE_ERROR {114.212} CONFIG.CLKOUT2_JITTER {151.652} CONFIG.CLKOUT2_PHASE_ERROR {114.212} CONFIG.CLKOUT3_JITTER {157.646} CONFIG.CLKOUT3_PHASE_ERROR {114.212} CONFIG.CLKOUT4_JITTER {167.017} CONFIG.CLKOUT4_PHASE_ERROR {114.212} CONFIG.CLKOUT5_JITTER {191.696} CONFIG.CLKOUT5_PHASE_ERROR {114.212} CONFIG.CLKOUT6_JITTER {229.362} CONFIG.CLKOUT6_PHASE_ERROR {114.212} CONFIG.CLKOUT7_JITTER {239.501} CONFIG.CLKOUT7_PHASE_ERROR {114.212}] [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_ports rst_n_in] [get_bd_pins clk_wiz_0/resetn]
save_bd_design
connect_bd_net [get_bd_ports sclk_in] [get_bd_pins clk_wiz_0/clk_in1]
startgroup
set_property -dict [list CONFIG.CLKOUT7_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {120.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {100.000} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {80} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {66.66667} CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {50} CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {25} CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {10} CONFIG.MMCM_CLKFBOUT_MULT_F {12.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.MMCM_CLKOUT1_DIVIDE {12} CONFIG.MMCM_CLKOUT2_DIVIDE {15} CONFIG.MMCM_CLKOUT3_DIVIDE {18} CONFIG.MMCM_CLKOUT4_DIVIDE {24} CONFIG.MMCM_CLKOUT5_DIVIDE {48} CONFIG.MMCM_CLKOUT6_DIVIDE {120} CONFIG.NUM_OUT_CLKS {7} CONFIG.CLKOUT1_JITTER {112.035} CONFIG.CLKOUT1_PHASE_ERROR {87.180} CONFIG.CLKOUT2_JITTER {115.831} CONFIG.CLKOUT2_PHASE_ERROR {87.180} CONFIG.CLKOUT3_JITTER {120.663} CONFIG.CLKOUT3_PHASE_ERROR {87.180} CONFIG.CLKOUT4_JITTER {125.094} CONFIG.CLKOUT4_PHASE_ERROR {87.180} CONFIG.CLKOUT5_JITTER {132.683} CONFIG.CLKOUT5_PHASE_ERROR {87.180} CONFIG.CLKOUT6_JITTER {154.057} CONFIG.CLKOUT6_PHASE_ERROR {87.180} CONFIG.CLKOUT7_JITTER {188.586} CONFIG.CLKOUT7_PHASE_ERROR {87.180}] [get_bd_cells clk_wiz_0]
endgroup
delete_bd_objs [get_bd_nets sclk_0_1]
connect_bd_net [get_bd_ports sclk_in] [get_bd_pins rram_top_0/sclk]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_in1]
endgroup
set_property name sysclk_p [get_bd_nets clk_in1_0_1]
set_property CONFIG.FREQ_HZ 120000000 [get_bd_ports clk_in1_0]
startgroup
endgroup
set_property name sysclk_p [get_bd_ports clk_in1_0]
file mkdir /sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/new
close [ open /sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/new/clk_mux.v w ]
add_files /sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/new/clk_mux.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference clk_mux clk_mux_0
set_property location {2.5 452 396} [get_bd_cells clk_mux_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins clk_mux_0/clk_1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins clk_mux_0/clk_2]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out3] [get_bd_pins clk_mux_0/clk_3]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out4] [get_bd_pins clk_mux_0/clk_4]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out5] [get_bd_pins clk_mux_0/clk_5]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out6] [get_bd_pins clk_mux_0/clk_6]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out7] [get_bd_pins clk_mux_0/clk_7]
connect_bd_net [get_bd_ports sclk_in] [get_bd_pins clk_mux_0/sclk]
disconnect_bd_net /sclk_in_1 [get_bd_pins rram_top_0/sclk]
startgroup
connect_bd_net [get_bd_pins clk_mux_0/clk_out] [get_bd_pins rram_top_0/sclk]
endgroup
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins clk_mux_0/clk_sel]
endgroup
set_property name sw [get_bd_nets clk_sel_0_1]
set_property name sw [get_bd_ports clk_sel_0]
regenerate_bd_layout
save_bd_design
launch_runs synth_1 -jobs 48
wait_on_run synth_1
