vendor_name = ModelSim
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/VGA_generator.vhd
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/pll2.vhd
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/pll1.vhd
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_8.vhd
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_32.vhd
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_16.vhd
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMCore2.vhd
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/RAMCore2.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/pll1_altpll.v
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/pll2_altpll.v
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/altsyncram_glq3.tdf
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/decode_ira.tdf
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/mux_ulb.tdf
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/altsyncram_hlq3.tdf
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/decode_dra.tdf
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/mux_plb.tdf
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/altsyncram_6lq3.tdf
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/decode_ara.tdf
source_file = 1, C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/db/mux_mlb.tdf
design_name = RAMCore2
instance = comp, \VGA_R[0]~output\, VGA_R[0]~output, RAMCore2, 1
instance = comp, \VGA_R[1]~output\, VGA_R[1]~output, RAMCore2, 1
instance = comp, \VGA_R[2]~output\, VGA_R[2]~output, RAMCore2, 1
instance = comp, \VGA_R[3]~output\, VGA_R[3]~output, RAMCore2, 1
instance = comp, \VGA_G[0]~output\, VGA_G[0]~output, RAMCore2, 1
instance = comp, \VGA_G[1]~output\, VGA_G[1]~output, RAMCore2, 1
instance = comp, \VGA_G[2]~output\, VGA_G[2]~output, RAMCore2, 1
instance = comp, \VGA_G[3]~output\, VGA_G[3]~output, RAMCore2, 1
instance = comp, \VGA_B[0]~output\, VGA_B[0]~output, RAMCore2, 1
instance = comp, \VGA_B[1]~output\, VGA_B[1]~output, RAMCore2, 1
instance = comp, \VGA_B[2]~output\, VGA_B[2]~output, RAMCore2, 1
instance = comp, \VGA_B[3]~output\, VGA_B[3]~output, RAMCore2, 1
instance = comp, \VGA_HS~output\, VGA_HS~output, RAMCore2, 1
instance = comp, \VGA_VS~output\, VGA_VS~output, RAMCore2, 1
instance = comp, \SW[0]~input\, SW[0]~input, RAMCore2, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, RAMCore2, 1
instance = comp, \CLK25|altpll_component|auto_generated|pll1\, CLK25|altpll_component|auto_generated|pll1, RAMCore2, 1
instance = comp, \CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, CLK25|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, RAMCore2, 1
instance = comp, \VGA_controller|Add0~0\, VGA_controller|Add0~0, RAMCore2, 1
instance = comp, \SW[2]~input\, SW[2]~input, RAMCore2, 1
instance = comp, \VGA_controller|h_count[0]\, VGA_controller|h_count[0], RAMCore2, 1
instance = comp, \VGA_controller|Add0~2\, VGA_controller|Add0~2, RAMCore2, 1
instance = comp, \VGA_controller|h_count[1]\, VGA_controller|h_count[1], RAMCore2, 1
instance = comp, \VGA_controller|Add0~4\, VGA_controller|Add0~4, RAMCore2, 1
instance = comp, \VGA_controller|h_count[2]\, VGA_controller|h_count[2], RAMCore2, 1
instance = comp, \VGA_controller|Add0~6\, VGA_controller|Add0~6, RAMCore2, 1
instance = comp, \VGA_controller|h_count[3]\, VGA_controller|h_count[3], RAMCore2, 1
instance = comp, \VGA_controller|Add0~8\, VGA_controller|Add0~8, RAMCore2, 1
instance = comp, \VGA_controller|h_count[4]\, VGA_controller|h_count[4], RAMCore2, 1
instance = comp, \VGA_controller|Add0~10\, VGA_controller|Add0~10, RAMCore2, 1
instance = comp, \VGA_controller|Equal0~2\, VGA_controller|Equal0~2, RAMCore2, 1
instance = comp, \VGA_controller|Equal0~0\, VGA_controller|Equal0~0, RAMCore2, 1
instance = comp, \VGA_controller|Equal0~3\, VGA_controller|Equal0~3, RAMCore2, 1
instance = comp, \VGA_controller|h_count~0\, VGA_controller|h_count~0, RAMCore2, 1
instance = comp, \VGA_controller|h_count[5]\, VGA_controller|h_count[5], RAMCore2, 1
instance = comp, \VGA_controller|Add0~12\, VGA_controller|Add0~12, RAMCore2, 1
instance = comp, \VGA_controller|h_count[6]\, VGA_controller|h_count[6], RAMCore2, 1
instance = comp, \VGA_controller|Add0~14\, VGA_controller|Add0~14, RAMCore2, 1
instance = comp, \VGA_controller|h_count[7]\, VGA_controller|h_count[7], RAMCore2, 1
instance = comp, \VGA_controller|Add0~16\, VGA_controller|Add0~16, RAMCore2, 1
instance = comp, \VGA_controller|h_count~1\, VGA_controller|h_count~1, RAMCore2, 1
instance = comp, \VGA_controller|h_count[8]\, VGA_controller|h_count[8], RAMCore2, 1
instance = comp, \VGA_controller|Add0~18\, VGA_controller|Add0~18, RAMCore2, 1
instance = comp, \VGA_controller|h_count~2\, VGA_controller|h_count~2, RAMCore2, 1
instance = comp, \VGA_controller|h_count[9]\, VGA_controller|h_count[9], RAMCore2, 1
instance = comp, \VGA_controller|LessThan6~0\, VGA_controller|LessThan6~0, RAMCore2, 1
instance = comp, \VGA_controller|video_on_h\, VGA_controller|video_on_h, RAMCore2, 1
instance = comp, \SW[1]~input\, SW[1]~input, RAMCore2, 1
instance = comp, \VGA_controller|Add1~0\, VGA_controller|Add1~0, RAMCore2, 1
instance = comp, \VGA_controller|Add1~23\, VGA_controller|Add1~23, RAMCore2, 1
instance = comp, \VGA_controller|v_count[9]~0\, VGA_controller|v_count[9]~0, RAMCore2, 1
instance = comp, \VGA_controller|Equal0~1\, VGA_controller|Equal0~1, RAMCore2, 1
instance = comp, \VGA_controller|v_count[9]~2\, VGA_controller|v_count[9]~2, RAMCore2, 1
instance = comp, \VGA_controller|v_count[0]\, VGA_controller|v_count[0], RAMCore2, 1
instance = comp, \VGA_controller|Add1~2\, VGA_controller|Add1~2, RAMCore2, 1
instance = comp, \VGA_controller|Add1~21\, VGA_controller|Add1~21, RAMCore2, 1
instance = comp, \VGA_controller|v_count[1]\, VGA_controller|v_count[1], RAMCore2, 1
instance = comp, \VGA_controller|Add1~4\, VGA_controller|Add1~4, RAMCore2, 1
instance = comp, \VGA_controller|Add1~22\, VGA_controller|Add1~22, RAMCore2, 1
instance = comp, \VGA_controller|v_count[2]\, VGA_controller|v_count[2], RAMCore2, 1
instance = comp, \VGA_controller|v_count[4]~1\, VGA_controller|v_count[4]~1, RAMCore2, 1
instance = comp, \VGA_controller|Add1~6\, VGA_controller|Add1~6, RAMCore2, 1
instance = comp, \VGA_controller|Add1~8\, VGA_controller|Add1~8, RAMCore2, 1
instance = comp, \VGA_controller|v_count[4]~6\, VGA_controller|v_count[4]~6, RAMCore2, 1
instance = comp, \VGA_controller|v_count[4]\, VGA_controller|v_count[4], RAMCore2, 1
instance = comp, \VGA_controller|Add1~10\, VGA_controller|Add1~10, RAMCore2, 1
instance = comp, \VGA_controller|v_count[5]~7\, VGA_controller|v_count[5]~7, RAMCore2, 1
instance = comp, \VGA_controller|v_count[5]\, VGA_controller|v_count[5], RAMCore2, 1
instance = comp, \VGA_controller|process_0~0\, VGA_controller|process_0~0, RAMCore2, 1
instance = comp, \VGA_controller|Add1~12\, VGA_controller|Add1~12, RAMCore2, 1
instance = comp, \VGA_controller|v_count[6]~5\, VGA_controller|v_count[6]~5, RAMCore2, 1
instance = comp, \VGA_controller|v_count[6]\, VGA_controller|v_count[6], RAMCore2, 1
instance = comp, \VGA_controller|Add1~14\, VGA_controller|Add1~14, RAMCore2, 1
instance = comp, \VGA_controller|v_count[7]~8\, VGA_controller|v_count[7]~8, RAMCore2, 1
instance = comp, \VGA_controller|v_count[7]\, VGA_controller|v_count[7], RAMCore2, 1
instance = comp, \VGA_controller|Add1~16\, VGA_controller|Add1~16, RAMCore2, 1
instance = comp, \VGA_controller|v_count[8]~4\, VGA_controller|v_count[8]~4, RAMCore2, 1
instance = comp, \VGA_controller|v_count[8]\, VGA_controller|v_count[8], RAMCore2, 1
instance = comp, \VGA_controller|Add1~18\, VGA_controller|Add1~18, RAMCore2, 1
instance = comp, \VGA_controller|v_count[9]~3\, VGA_controller|v_count[9]~3, RAMCore2, 1
instance = comp, \VGA_controller|v_count[9]\, VGA_controller|v_count[9], RAMCore2, 1
instance = comp, \VGA_controller|process_0~1\, VGA_controller|process_0~1, RAMCore2, 1
instance = comp, \VGA_controller|process_0~2\, VGA_controller|process_0~2, RAMCore2, 1
instance = comp, \VGA_controller|process_0~3\, VGA_controller|process_0~3, RAMCore2, 1
instance = comp, \VGA_controller|process_0~4\, VGA_controller|process_0~4, RAMCore2, 1
instance = comp, \VGA_controller|process_0~5\, VGA_controller|process_0~5, RAMCore2, 1
instance = comp, \VGA_controller|Add1~20\, VGA_controller|Add1~20, RAMCore2, 1
instance = comp, \VGA_controller|v_count[3]\, VGA_controller|v_count[3], RAMCore2, 1
instance = comp, \VGA_controller|Vcount[3]\, VGA_controller|Vcount[3], RAMCore2, 1
instance = comp, \VGA_controller|Vcount[6]\, VGA_controller|Vcount[6], RAMCore2, 1
instance = comp, \VGA_controller|Vcount[4]\, VGA_controller|Vcount[4], RAMCore2, 1
instance = comp, \VGA_controller|Vcount[5]\, VGA_controller|Vcount[5], RAMCore2, 1
instance = comp, \RAM_controller|readEna_32~2\, RAM_controller|readEna_32~2, RAMCore2, 1
instance = comp, \VGA_controller|Vcount[7]~feeder\, VGA_controller|Vcount[7]~feeder, RAMCore2, 1
instance = comp, \VGA_controller|Vcount[7]\, VGA_controller|Vcount[7], RAMCore2, 1
instance = comp, \VGA_controller|Vcount[8]~feeder\, VGA_controller|Vcount[8]~feeder, RAMCore2, 1
instance = comp, \VGA_controller|Vcount[8]\, VGA_controller|Vcount[8], RAMCore2, 1
instance = comp, \RAM_controller|readEna_32~3\, RAM_controller|readEna_32~3, RAMCore2, 1
instance = comp, \VGA_controller|Vcount[2]\, VGA_controller|Vcount[2], RAMCore2, 1
instance = comp, \VGA_controller|Vcount[1]\, VGA_controller|Vcount[1], RAMCore2, 1
instance = comp, \RAM_controller|LessThan16~0\, RAM_controller|LessThan16~0, RAMCore2, 1
instance = comp, \RAM_controller|LessThan17~0\, RAM_controller|LessThan17~0, RAMCore2, 1
instance = comp, \RAM_controller|LessThan30~0\, RAM_controller|LessThan30~0, RAMCore2, 1
instance = comp, \RAM_controller|LessThan29~0\, RAM_controller|LessThan29~0, RAMCore2, 1
instance = comp, \RAM_controller|LessThan29~1\, RAM_controller|LessThan29~1, RAMCore2, 1
instance = comp, \RAM_controller|LessThan29~2\, RAM_controller|LessThan29~2, RAMCore2, 1
instance = comp, \RAM_controller|LessThan27~1\, RAM_controller|LessThan27~1, RAMCore2, 1
instance = comp, \RAM_controller|LessThan27~2\, RAM_controller|LessThan27~2, RAMCore2, 1
instance = comp, \RAM_controller|LessThan27~0\, RAM_controller|LessThan27~0, RAMCore2, 1
instance = comp, \VGA_controller|Vcount[0]\, VGA_controller|Vcount[0], RAMCore2, 1
instance = comp, \RAM_controller|Add42~1\, RAM_controller|Add42~1, RAMCore2, 1
instance = comp, \RAM_controller|Add42~2\, RAM_controller|Add42~2, RAMCore2, 1
instance = comp, \RAM_controller|Add42~4\, RAM_controller|Add42~4, RAMCore2, 1
instance = comp, \RAM_controller|Add42~6\, RAM_controller|Add42~6, RAMCore2, 1
instance = comp, \RAM_controller|Add42~8\, RAM_controller|Add42~8, RAMCore2, 1
instance = comp, \RAM_controller|Add42~10\, RAM_controller|Add42~10, RAMCore2, 1
instance = comp, \RAM_controller|Add42~12\, RAM_controller|Add42~12, RAMCore2, 1
instance = comp, \RAM_controller|Add42~14\, RAM_controller|Add42~14, RAMCore2, 1
instance = comp, \RAM_controller|Add42~16\, RAM_controller|Add42~16, RAMCore2, 1
instance = comp, \RAM_controller|Add43~0\, RAM_controller|Add43~0, RAMCore2, 1
instance = comp, \RAM_controller|Add43~2\, RAM_controller|Add43~2, RAMCore2, 1
instance = comp, \RAM_controller|Add43~4\, RAM_controller|Add43~4, RAMCore2, 1
instance = comp, \RAM_controller|Add43~6\, RAM_controller|Add43~6, RAMCore2, 1
instance = comp, \RAM_controller|Add43~8\, RAM_controller|Add43~8, RAMCore2, 1
instance = comp, \VGA_controller|Hcount[6]\, VGA_controller|Hcount[6], RAMCore2, 1
instance = comp, \VGA_controller|Hcount[5]\, VGA_controller|Hcount[5], RAMCore2, 1
instance = comp, \VGA_controller|Hcount[4]\, VGA_controller|Hcount[4], RAMCore2, 1
instance = comp, \VGA_controller|Hcount[3]\, VGA_controller|Hcount[3], RAMCore2, 1
instance = comp, \VGA_controller|Hcount[2]\, VGA_controller|Hcount[2], RAMCore2, 1
instance = comp, \VGA_controller|Hcount[1]\, VGA_controller|Hcount[1], RAMCore2, 1
instance = comp, \VGA_controller|Hcount[0]\, VGA_controller|Hcount[0], RAMCore2, 1
instance = comp, \RAM_controller|h_count_read_aux[0]~0\, RAM_controller|h_count_read_aux[0]~0, RAMCore2, 1
instance = comp, \RAM_controller|h_count_read_aux[1]~2\, RAM_controller|h_count_read_aux[1]~2, RAMCore2, 1
instance = comp, \RAM_controller|h_count_read_aux[2]~4\, RAM_controller|h_count_read_aux[2]~4, RAMCore2, 1
instance = comp, \RAM_controller|h_count_read_aux[3]~6\, RAM_controller|h_count_read_aux[3]~6, RAMCore2, 1
instance = comp, \RAM_controller|h_count_read_aux[4]~8\, RAM_controller|h_count_read_aux[4]~8, RAMCore2, 1
instance = comp, \RAM_controller|h_count_read_aux[5]~10\, RAM_controller|h_count_read_aux[5]~10, RAMCore2, 1
instance = comp, \RAM_controller|h_count_read_aux[6]~12\, RAM_controller|h_count_read_aux[6]~12, RAMCore2, 1
instance = comp, \VGA_controller|Hcount[7]\, VGA_controller|Hcount[7], RAMCore2, 1
instance = comp, \RAM_controller|h_count_read_aux[7]~14\, RAM_controller|h_count_read_aux[7]~14, RAMCore2, 1
instance = comp, \RAM_controller|D_out~4\, RAM_controller|D_out~4, RAMCore2, 1
instance = comp, \VGA_controller|Hcount[9]\, VGA_controller|Hcount[9], RAMCore2, 1
instance = comp, \VGA_controller|Hcount[8]\, VGA_controller|Hcount[8], RAMCore2, 1
instance = comp, \RAM_controller|h_count_read_aux[8]~16\, RAM_controller|h_count_read_aux[8]~16, RAMCore2, 1
instance = comp, \RAM_controller|h_count_read_aux[9]~18\, RAM_controller|h_count_read_aux[9]~18, RAMCore2, 1
instance = comp, \VGA_controller|Vcount[9]\, VGA_controller|Vcount[9], RAMCore2, 1
instance = comp, \RAM_controller|D_out~2\, RAM_controller|D_out~2, RAMCore2, 1
instance = comp, \RAM_controller|D_out~3\, RAM_controller|D_out~3, RAMCore2, 1
instance = comp, \RAM_controller|D_out~5\, RAM_controller|D_out~5, RAMCore2, 1
instance = comp, \RAM_controller|read_addressing~0\, RAM_controller|read_addressing~0, RAMCore2, 1
instance = comp, \RAM_controller|ReadEna~0\, RAM_controller|ReadEna~0, RAMCore2, 1
instance = comp, \RAM_controller|ReadEna~1\, RAM_controller|ReadEna~1, RAMCore2, 1
instance = comp, \RAM_controller|LessThan15~0\, RAM_controller|LessThan15~0, RAMCore2, 1
instance = comp, \RAM_controller|D_out~0\, RAM_controller|D_out~0, RAMCore2, 1
instance = comp, \RAM_controller|D_out~1\, RAM_controller|D_out~1, RAMCore2, 1
instance = comp, \RAM_controller|read_addressing~1\, RAM_controller|read_addressing~1, RAMCore2, 1
instance = comp, \RAM_controller|Add54~0\, RAM_controller|Add54~0, RAMCore2, 1
instance = comp, \RAM_controller|Add54~2\, RAM_controller|Add54~2, RAMCore2, 1
instance = comp, \RAM_controller|Add54~4\, RAM_controller|Add54~4, RAMCore2, 1
instance = comp, \RAM_controller|Add54~6\, RAM_controller|Add54~6, RAMCore2, 1
instance = comp, \RAM_controller|Add54~8\, RAM_controller|Add54~8, RAMCore2, 1
instance = comp, \RAM_controller|Add54~10\, RAM_controller|Add54~10, RAMCore2, 1
instance = comp, \RAM_controller|Add54~12\, RAM_controller|Add54~12, RAMCore2, 1
instance = comp, \RAM_controller|Add54~14\, RAM_controller|Add54~14, RAMCore2, 1
instance = comp, \RAM_controller|Add30~1\, RAM_controller|Add30~1, RAMCore2, 1
instance = comp, \RAM_controller|Add30~2\, RAM_controller|Add30~2, RAMCore2, 1
instance = comp, \RAM_controller|Add30~4\, RAM_controller|Add30~4, RAMCore2, 1
instance = comp, \RAM_controller|Add30~6\, RAM_controller|Add30~6, RAMCore2, 1
instance = comp, \RAM_controller|Add30~8\, RAM_controller|Add30~8, RAMCore2, 1
instance = comp, \RAM_controller|Add30~10\, RAM_controller|Add30~10, RAMCore2, 1
instance = comp, \RAM_controller|Add30~12\, RAM_controller|Add30~12, RAMCore2, 1
instance = comp, \RAM_controller|Add30~14\, RAM_controller|Add30~14, RAMCore2, 1
instance = comp, \RAM_controller|Add30~16\, RAM_controller|Add30~16, RAMCore2, 1
instance = comp, \RAM_controller|Add31~0\, RAM_controller|Add31~0, RAMCore2, 1
instance = comp, \RAM_controller|Add31~2\, RAM_controller|Add31~2, RAMCore2, 1
instance = comp, \RAM_controller|Add31~4\, RAM_controller|Add31~4, RAMCore2, 1
instance = comp, \RAM_controller|Add31~6\, RAM_controller|Add31~6, RAMCore2, 1
instance = comp, \RAM_controller|Add31~8\, RAM_controller|Add31~8, RAMCore2, 1
instance = comp, \RAM_controller|Add43~16\, RAM_controller|Add43~16, RAMCore2, 1
instance = comp, \RAM_controller|Add43~17\, RAM_controller|Add43~17, RAMCore2, 1
instance = comp, \RAM_controller|Add43~18\, RAM_controller|Add43~18, RAMCore2, 1
instance = comp, \RAM_controller|Add43~19\, RAM_controller|Add43~19, RAMCore2, 1
instance = comp, \RAM_controller|Add45~0\, RAM_controller|Add45~0, RAMCore2, 1
instance = comp, \RAM_controller|Add45~2\, RAM_controller|Add45~2, RAMCore2, 1
instance = comp, \RAM_controller|Add45~4\, RAM_controller|Add45~4, RAMCore2, 1
instance = comp, \RAM_controller|Add45~6\, RAM_controller|Add45~6, RAMCore2, 1
instance = comp, \RAM_controller|Add45~8\, RAM_controller|Add45~8, RAMCore2, 1
instance = comp, \RAM_controller|Add45~10\, RAM_controller|Add45~10, RAMCore2, 1
instance = comp, \RAM_controller|Add43~20\, RAM_controller|Add43~20, RAMCore2, 1
instance = comp, \RAM_controller|Add32~0\, RAM_controller|Add32~0, RAMCore2, 1
instance = comp, \RAM_controller|Add32~1\, RAM_controller|Add32~1, RAMCore2, 1
instance = comp, \RAM_controller|Add32~2\, RAM_controller|Add32~2, RAMCore2, 1
instance = comp, \RAM_controller|Add32~3\, RAM_controller|Add32~3, RAMCore2, 1
instance = comp, \RAM_controller|Add32~5\, RAM_controller|Add32~5, RAMCore2, 1
instance = comp, \RAM_controller|Add32~7\, RAM_controller|Add32~7, RAMCore2, 1
instance = comp, \RAM_controller|Add32~9\, RAM_controller|Add32~9, RAMCore2, 1
instance = comp, \RAM_controller|Add32~11\, RAM_controller|Add32~11, RAMCore2, 1
instance = comp, \RAM_controller|Add32~13\, RAM_controller|Add32~13, RAMCore2, 1
instance = comp, \RAM_controller|Add32~15\, RAM_controller|Add32~15, RAMCore2, 1
instance = comp, \RAM_controller|Add32~17\, RAM_controller|Add32~17, RAMCore2, 1
instance = comp, \RAM_controller|Add32~19\, RAM_controller|Add32~19, RAMCore2, 1
instance = comp, \RAM_controller|Add32~26\, RAM_controller|Add32~26, RAMCore2, 1
instance = comp, \RAM_controller|ReadEna~2\, RAM_controller|ReadEna~2, RAMCore2, 1
instance = comp, \RAM_controller|ReadEna~3\, RAM_controller|ReadEna~3, RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[0]~0\, RAM_controller|readDir_32[0]~0, RAMCore2, 1
instance = comp, \RAM_controller|Add41~0\, RAM_controller|Add41~0, RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[0]~1\, RAM_controller|readDir_32[0]~1, RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[0]~2\, RAM_controller|readDir_32[0]~2, RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[0]~2clkctrl\, RAM_controller|readDir_32[0]~2clkctrl, RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[13]\, RAM_controller|readDir_32[13], RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~3, RAMCore2, 1
instance = comp, \RAM_controller|readEna_32~4\, RAM_controller|readEna_32~4, RAMCore2, 1
instance = comp, \RAM_controller|readEna_32~5\, RAM_controller|readEna_32~5, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b[0]\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b[0], RAMCore2, 1
instance = comp, \CLK_24M|altpll_component|auto_generated|pll1\, CLK_24M|altpll_component|auto_generated|pll1, RAMCore2, 1
instance = comp, \CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, CLK_24M|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, RAMCore2, 1
instance = comp, \RAM_controller|Add1~0\, RAM_controller|Add1~0, RAMCore2, 1
instance = comp, \RAM_controller|h_count_write[0]\, RAM_controller|h_count_write[0], RAMCore2, 1
instance = comp, \RAM_controller|Add1~2\, RAM_controller|Add1~2, RAMCore2, 1
instance = comp, \RAM_controller|h_count_write[1]\, RAM_controller|h_count_write[1], RAMCore2, 1
instance = comp, \RAM_controller|Add1~4\, RAM_controller|Add1~4, RAMCore2, 1
instance = comp, \RAM_controller|h_count_write[2]\, RAM_controller|h_count_write[2], RAMCore2, 1
instance = comp, \RAM_controller|Add1~6\, RAM_controller|Add1~6, RAMCore2, 1
instance = comp, \RAM_controller|h_count_write[3]\, RAM_controller|h_count_write[3], RAMCore2, 1
instance = comp, \RAM_controller|Add1~8\, RAM_controller|Add1~8, RAMCore2, 1
instance = comp, \RAM_controller|h_count_write[4]\, RAM_controller|h_count_write[4], RAMCore2, 1
instance = comp, \RAM_controller|Add1~10\, RAM_controller|Add1~10, RAMCore2, 1
instance = comp, \RAM_controller|h_count_write[5]~feeder\, RAM_controller|h_count_write[5]~feeder, RAMCore2, 1
instance = comp, \RAM_controller|h_count_write[5]\, RAM_controller|h_count_write[5], RAMCore2, 1
instance = comp, \RAM_controller|Add1~12\, RAM_controller|Add1~12, RAMCore2, 1
instance = comp, \RAM_controller|h_count_write[6]\, RAM_controller|h_count_write[6], RAMCore2, 1
instance = comp, \RAM_controller|Add1~14\, RAM_controller|Add1~14, RAMCore2, 1
instance = comp, \RAM_controller|Equal1~1\, RAM_controller|Equal1~1, RAMCore2, 1
instance = comp, \RAM_controller|Equal1~0\, RAM_controller|Equal1~0, RAMCore2, 1
instance = comp, \RAM_controller|Equal1~2\, RAM_controller|Equal1~2, RAMCore2, 1
instance = comp, \RAM_controller|h_count_write~1\, RAM_controller|h_count_write~1, RAMCore2, 1
instance = comp, \RAM_controller|h_count_write[7]\, RAM_controller|h_count_write[7], RAMCore2, 1
instance = comp, \RAM_controller|Add1~16\, RAM_controller|Add1~16, RAMCore2, 1
instance = comp, \RAM_controller|h_count_write[8]\, RAM_controller|h_count_write[8], RAMCore2, 1
instance = comp, \RAM_controller|Add1~18\, RAM_controller|Add1~18, RAMCore2, 1
instance = comp, \RAM_controller|h_count_write~0\, RAM_controller|h_count_write~0, RAMCore2, 1
instance = comp, \RAM_controller|h_count_write[9]\, RAM_controller|h_count_write[9], RAMCore2, 1
instance = comp, \RAM_controller|Write_addressing~4\, RAM_controller|Write_addressing~4, RAMCore2, 1
instance = comp, \RAM_controller|Add0~0\, RAM_controller|Add0~0, RAMCore2, 1
instance = comp, \RAM_controller|v_count_write[9]~0\, RAM_controller|v_count_write[9]~0, RAMCore2, 1
instance = comp, \RAM_controller|v_count_write[0]\, RAM_controller|v_count_write[0], RAMCore2, 1
instance = comp, \RAM_controller|Add0~2\, RAM_controller|Add0~2, RAMCore2, 1
instance = comp, \RAM_controller|v_count_write[1]\, RAM_controller|v_count_write[1], RAMCore2, 1
instance = comp, \RAM_controller|Add0~4\, RAM_controller|Add0~4, RAMCore2, 1
instance = comp, \RAM_controller|v_count_write[2]\, RAM_controller|v_count_write[2], RAMCore2, 1
instance = comp, \RAM_controller|Add0~6\, RAM_controller|Add0~6, RAMCore2, 1
instance = comp, \RAM_controller|v_count_write[3]\, RAM_controller|v_count_write[3], RAMCore2, 1
instance = comp, \RAM_controller|Add0~8\, RAM_controller|Add0~8, RAMCore2, 1
instance = comp, \RAM_controller|v_count_write[4]\, RAM_controller|v_count_write[4], RAMCore2, 1
instance = comp, \RAM_controller|Write_addressing~2\, RAM_controller|Write_addressing~2, RAMCore2, 1
instance = comp, \RAM_controller|Write_addressing~3\, RAM_controller|Write_addressing~3, RAMCore2, 1
instance = comp, \RAM_controller|Write_addressing~5\, RAM_controller|Write_addressing~5, RAMCore2, 1
instance = comp, \RAM_controller|Add0~14\, RAM_controller|Add0~14, RAMCore2, 1
instance = comp, \RAM_controller|Add0~16\, RAM_controller|Add0~16, RAMCore2, 1
instance = comp, \RAM_controller|v_count_write~1\, RAM_controller|v_count_write~1, RAMCore2, 1
instance = comp, \RAM_controller|v_count_write[8]\, RAM_controller|v_count_write[8], RAMCore2, 1
instance = comp, \RAM_controller|Add0~10\, RAM_controller|Add0~10, RAMCore2, 1
instance = comp, \RAM_controller|v_count_write~3\, RAM_controller|v_count_write~3, RAMCore2, 1
instance = comp, \RAM_controller|v_count_write[5]\, RAM_controller|v_count_write[5], RAMCore2, 1
instance = comp, \RAM_controller|Add0~18\, RAM_controller|Add0~18, RAMCore2, 1
instance = comp, \RAM_controller|v_count_write[9]\, RAM_controller|v_count_write[9], RAMCore2, 1
instance = comp, \RAM_controller|write_couters~2\, RAM_controller|write_couters~2, RAMCore2, 1
instance = comp, \RAM_controller|write_couters~0\, RAM_controller|write_couters~0, RAMCore2, 1
instance = comp, \RAM_controller|write_couters~1\, RAM_controller|write_couters~1, RAMCore2, 1
instance = comp, \RAM_controller|write_couters~3\, RAM_controller|write_couters~3, RAMCore2, 1
instance = comp, \RAM_controller|Add0~12\, RAM_controller|Add0~12, RAMCore2, 1
instance = comp, \RAM_controller|v_count_write~4\, RAM_controller|v_count_write~4, RAMCore2, 1
instance = comp, \RAM_controller|v_count_write[6]\, RAM_controller|v_count_write[6], RAMCore2, 1
instance = comp, \RAM_controller|v_count_write~2\, RAM_controller|v_count_write~2, RAMCore2, 1
instance = comp, \RAM_controller|v_count_write[7]\, RAM_controller|v_count_write[7], RAMCore2, 1
instance = comp, \RAM_controller|Write_addressing~0\, RAM_controller|Write_addressing~0, RAMCore2, 1
instance = comp, \RAM_controller|Write_addressing~1\, RAM_controller|Write_addressing~1, RAMCore2, 1
instance = comp, \RAM_controller|Write_addressing~6\, RAM_controller|Write_addressing~6, RAMCore2, 1
instance = comp, \RAM_controller|Write_addressing~7\, RAM_controller|Write_addressing~7, RAMCore2, 1
instance = comp, \RAM_controller|Write_addressing~7clkctrl\, RAM_controller|Write_addressing~7clkctrl, RAMCore2, 1
instance = comp, \RAM_controller|Add2~0\, RAM_controller|Add2~0, RAMCore2, 1
instance = comp, \RAM_controller|Add2~2\, RAM_controller|Add2~2, RAMCore2, 1
instance = comp, \RAM_controller|Add2~4\, RAM_controller|Add2~4, RAMCore2, 1
instance = comp, \RAM_controller|Add2~6\, RAM_controller|Add2~6, RAMCore2, 1
instance = comp, \RAM_controller|Add2~8\, RAM_controller|Add2~8, RAMCore2, 1
instance = comp, \RAM_controller|Add2~10\, RAM_controller|Add2~10, RAMCore2, 1
instance = comp, \RAM_controller|Add2~12\, RAM_controller|Add2~12, RAMCore2, 1
instance = comp, \RAM_controller|Add2~14\, RAM_controller|Add2~14, RAMCore2, 1
instance = comp, \RAM_controller|Add2~16\, RAM_controller|Add2~16, RAMCore2, 1
instance = comp, \RAM_controller|Add3~1\, RAM_controller|Add3~1, RAMCore2, 1
instance = comp, \RAM_controller|Add3~2\, RAM_controller|Add3~2, RAMCore2, 1
instance = comp, \RAM_controller|Add3~4\, RAM_controller|Add3~4, RAMCore2, 1
instance = comp, \RAM_controller|Add3~6\, RAM_controller|Add3~6, RAMCore2, 1
instance = comp, \RAM_controller|Add3~8\, RAM_controller|Add3~8, RAMCore2, 1
instance = comp, \RAM_controller|Add3~10\, RAM_controller|Add3~10, RAMCore2, 1
instance = comp, \RAM_controller|Add3~12\, RAM_controller|Add3~12, RAMCore2, 1
instance = comp, \RAM_controller|Add3~14\, RAM_controller|Add3~14, RAMCore2, 1
instance = comp, \RAM_controller|Add3~16\, RAM_controller|Add3~16, RAMCore2, 1
instance = comp, \RAM_controller|Add3~18\, RAM_controller|Add3~18, RAMCore2, 1
instance = comp, \RAM_controller|Add3~20\, RAM_controller|Add3~20, RAMCore2, 1
instance = comp, \RAM_controller|Add4~0\, RAM_controller|Add4~0, RAMCore2, 1
instance = comp, \RAM_controller|Add4~2\, RAM_controller|Add4~2, RAMCore2, 1
instance = comp, \RAM_controller|Add4~4\, RAM_controller|Add4~4, RAMCore2, 1
instance = comp, \RAM_controller|Add4~6\, RAM_controller|Add4~6, RAMCore2, 1
instance = comp, \RAM_controller|Add4~8\, RAM_controller|Add4~8, RAMCore2, 1
instance = comp, \RAM_controller|Add4~10\, RAM_controller|Add4~10, RAMCore2, 1
instance = comp, \RAM_controller|Add4~12\, RAM_controller|Add4~12, RAMCore2, 1
instance = comp, \RAM_controller|Add14~4\, RAM_controller|Add14~4, RAMCore2, 1
instance = comp, \RAM_controller|Add14~2\, RAM_controller|Add14~2, RAMCore2, 1
instance = comp, \RAM_controller|Add14~3\, RAM_controller|Add14~3, RAMCore2, 1
instance = comp, \RAM_controller|Add14~0\, RAM_controller|Add14~0, RAMCore2, 1
instance = comp, \RAM_controller|Add14~1\, RAM_controller|Add14~1, RAMCore2, 1
instance = comp, \RAM_controller|Add15~1\, RAM_controller|Add15~1, RAMCore2, 1
instance = comp, \RAM_controller|Add15~2\, RAM_controller|Add15~2, RAMCore2, 1
instance = comp, \RAM_controller|Add15~4\, RAM_controller|Add15~4, RAMCore2, 1
instance = comp, \RAM_controller|Add15~6\, RAM_controller|Add15~6, RAMCore2, 1
instance = comp, \RAM_controller|Add15~8\, RAM_controller|Add15~8, RAMCore2, 1
instance = comp, \RAM_controller|Add15~10\, RAM_controller|Add15~10, RAMCore2, 1
instance = comp, \RAM_controller|Add15~12\, RAM_controller|Add15~12, RAMCore2, 1
instance = comp, \RAM_controller|Add15~14\, RAM_controller|Add15~14, RAMCore2, 1
instance = comp, \RAM_controller|Add15~16\, RAM_controller|Add15~16, RAMCore2, 1
instance = comp, \RAM_controller|Add15~18\, RAM_controller|Add15~18, RAMCore2, 1
instance = comp, \RAM_controller|Add15~20\, RAM_controller|Add15~20, RAMCore2, 1
instance = comp, \RAM_controller|Add14~5\, RAM_controller|Add14~5, RAMCore2, 1
instance = comp, \RAM_controller|Add16~0\, RAM_controller|Add16~0, RAMCore2, 1
instance = comp, \RAM_controller|Add16~2\, RAM_controller|Add16~2, RAMCore2, 1
instance = comp, \RAM_controller|Add16~4\, RAM_controller|Add16~4, RAMCore2, 1
instance = comp, \RAM_controller|Add16~6\, RAM_controller|Add16~6, RAMCore2, 1
instance = comp, \RAM_controller|Add16~8\, RAM_controller|Add16~8, RAMCore2, 1
instance = comp, \RAM_controller|Add16~15\, RAM_controller|Add16~15, RAMCore2, 1
instance = comp, \RAM_controller|Add16~17\, RAM_controller|Add16~17, RAMCore2, 1
instance = comp, \RAM_controller|Add16~19\, RAM_controller|Add16~19, RAMCore2, 1
instance = comp, \RAM_controller|Add16~20\, RAM_controller|Add16~20, RAMCore2, 1
instance = comp, \RAM_controller|Add16~10\, RAM_controller|Add16~10, RAMCore2, 1
instance = comp, \RAM_controller|Add16~11\, RAM_controller|Add16~11, RAMCore2, 1
instance = comp, \RAM_controller|Add16~12\, RAM_controller|Add16~12, RAMCore2, 1
instance = comp, \RAM_controller|Add16~13\, RAM_controller|Add16~13, RAMCore2, 1
instance = comp, \RAM_controller|Add18~0\, RAM_controller|Add18~0, RAMCore2, 1
instance = comp, \RAM_controller|Add18~2\, RAM_controller|Add18~2, RAMCore2, 1
instance = comp, \RAM_controller|Add18~4\, RAM_controller|Add18~4, RAMCore2, 1
instance = comp, \RAM_controller|Add18~6\, RAM_controller|Add18~6, RAMCore2, 1
instance = comp, \RAM_controller|Add18~8\, RAM_controller|Add18~8, RAMCore2, 1
instance = comp, \RAM_controller|Add18~10\, RAM_controller|Add18~10, RAMCore2, 1
instance = comp, \RAM_controller|Add16~14\, RAM_controller|Add16~14, RAMCore2, 1
instance = comp, \RAM_controller|Add5~0\, RAM_controller|Add5~0, RAMCore2, 1
instance = comp, \RAM_controller|Add5~1\, RAM_controller|Add5~1, RAMCore2, 1
instance = comp, \RAM_controller|Add5~2\, RAM_controller|Add5~2, RAMCore2, 1
instance = comp, \RAM_controller|Add5~3\, RAM_controller|Add5~3, RAMCore2, 1
instance = comp, \RAM_controller|Add5~5\, RAM_controller|Add5~5, RAMCore2, 1
instance = comp, \RAM_controller|Add5~7\, RAM_controller|Add5~7, RAMCore2, 1
instance = comp, \RAM_controller|Add5~9\, RAM_controller|Add5~9, RAMCore2, 1
instance = comp, \RAM_controller|Add5~11\, RAM_controller|Add5~11, RAMCore2, 1
instance = comp, \RAM_controller|Add5~13\, RAM_controller|Add5~13, RAMCore2, 1
instance = comp, \RAM_controller|Add5~15\, RAM_controller|Add5~15, RAMCore2, 1
instance = comp, \RAM_controller|Add5~17\, RAM_controller|Add5~17, RAMCore2, 1
instance = comp, \RAM_controller|Add5~19\, RAM_controller|Add5~19, RAMCore2, 1
instance = comp, \RAM_controller|Add5~21\, RAM_controller|Add5~21, RAMCore2, 1
instance = comp, \RAM_controller|Add5~23\, RAM_controller|Add5~23, RAMCore2, 1
instance = comp, \RAM_controller|writeDir_32[15]\, RAM_controller|writeDir_32[15], RAMCore2, 1
instance = comp, \RAM_controller|writeDir_32[13]\, RAM_controller|writeDir_32[13], RAMCore2, 1
instance = comp, \RAM_controller|writeDir_32[14]\, RAM_controller|writeDir_32[14], RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w[3]\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode339w[3], RAMCore2, 1
instance = comp, \RAM_controller|Add41~1\, RAM_controller|Add41~1, RAMCore2, 1
instance = comp, \RAM_controller|Add42~18\, RAM_controller|Add42~18, RAMCore2, 1
instance = comp, \RAM_controller|Add42~20\, RAM_controller|Add42~20, RAMCore2, 1
instance = comp, \RAM_controller|Add41~2\, RAM_controller|Add41~2, RAMCore2, 1
instance = comp, \RAM_controller|Add43~10\, RAM_controller|Add43~10, RAMCore2, 1
instance = comp, \RAM_controller|Add43~12\, RAM_controller|Add43~12, RAMCore2, 1
instance = comp, \RAM_controller|Add54~16\, RAM_controller|Add54~16, RAMCore2, 1
instance = comp, \RAM_controller|Add30~18\, RAM_controller|Add30~18, RAMCore2, 1
instance = comp, \RAM_controller|Add30~20\, RAM_controller|Add30~20, RAMCore2, 1
instance = comp, \RAM_controller|Add31~10\, RAM_controller|Add31~10, RAMCore2, 1
instance = comp, \RAM_controller|Add31~12\, RAM_controller|Add31~12, RAMCore2, 1
instance = comp, \RAM_controller|Add43~14\, RAM_controller|Add43~14, RAMCore2, 1
instance = comp, \RAM_controller|Add43~15\, RAM_controller|Add43~15, RAMCore2, 1
instance = comp, \RAM_controller|Add32~21\, RAM_controller|Add32~21, RAMCore2, 1
instance = comp, \RAM_controller|Add32~23\, RAM_controller|Add32~23, RAMCore2, 1
instance = comp, \RAM_controller|Add32~25\, RAM_controller|Add32~25, RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[15]\, RAM_controller|readDir_32[15], RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~0, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_b_store~feeder\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_b_store~feeder, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_b_store\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_b_store, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~1, RAMCore2, 1
instance = comp, \RAM_controller|Add32~27\, RAM_controller|Add32~27, RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[14]\, RAM_controller|readDir_32[14], RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|_~2, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode339w[3]\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode339w[3], RAMCore2, 1
instance = comp, \SW[1]~inputclkctrl\, SW[1]~inputclkctrl, RAMCore2, 1
instance = comp, \SW[3]~input\, SW[3]~input, RAMCore2, 1
instance = comp, \RAM_controller|writeDir_32[0]\, RAM_controller|writeDir_32[0], RAMCore2, 1
instance = comp, \RAM_controller|writeDir_32[1]\, RAM_controller|writeDir_32[1], RAMCore2, 1
instance = comp, \RAM_controller|writeDir_32[2]\, RAM_controller|writeDir_32[2], RAMCore2, 1
instance = comp, \RAM_controller|writeDir_32[3]\, RAM_controller|writeDir_32[3], RAMCore2, 1
instance = comp, \RAM_controller|writeDir_32[4]\, RAM_controller|writeDir_32[4], RAMCore2, 1
instance = comp, \RAM_controller|writeDir_32[5]\, RAM_controller|writeDir_32[5], RAMCore2, 1
instance = comp, \RAM_controller|writeDir_32[6]\, RAM_controller|writeDir_32[6], RAMCore2, 1
instance = comp, \RAM_controller|writeDir_32[7]\, RAM_controller|writeDir_32[7], RAMCore2, 1
instance = comp, \RAM_controller|writeDir_32[8]\, RAM_controller|writeDir_32[8], RAMCore2, 1
instance = comp, \RAM_controller|writeDir_32[9]\, RAM_controller|writeDir_32[9], RAMCore2, 1
instance = comp, \RAM_controller|writeDir_32[10]\, RAM_controller|writeDir_32[10], RAMCore2, 1
instance = comp, \RAM_controller|writeDir_32[11]\, RAM_controller|writeDir_32[11], RAMCore2, 1
instance = comp, \RAM_controller|writeDir_32[12]\, RAM_controller|writeDir_32[12], RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[3]~3\, RAM_controller|readDir_32[3]~3, RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[0]~4\, RAM_controller|readDir_32[0]~4, RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[0]\, RAM_controller|readDir_32[0], RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[1]~5\, RAM_controller|readDir_32[1]~5, RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[1]\, RAM_controller|readDir_32[1], RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[2]~6\, RAM_controller|readDir_32[2]~6, RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[2]\, RAM_controller|readDir_32[2], RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[3]~7\, RAM_controller|readDir_32[3]~7, RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[3]\, RAM_controller|readDir_32[3], RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[4]~8\, RAM_controller|readDir_32[4]~8, RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[4]\, RAM_controller|readDir_32[4], RAMCore2, 1
instance = comp, \RAM_controller|Add32~28\, RAM_controller|Add32~28, RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[5]\, RAM_controller|readDir_32[5], RAMCore2, 1
instance = comp, \RAM_controller|Add32~29\, RAM_controller|Add32~29, RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[6]\, RAM_controller|readDir_32[6], RAMCore2, 1
instance = comp, \RAM_controller|Add32~30\, RAM_controller|Add32~30, RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[7]\, RAM_controller|readDir_32[7], RAMCore2, 1
instance = comp, \RAM_controller|Add32~31\, RAM_controller|Add32~31, RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[8]\, RAM_controller|readDir_32[8], RAMCore2, 1
instance = comp, \RAM_controller|Add32~32\, RAM_controller|Add32~32, RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[9]\, RAM_controller|readDir_32[9], RAMCore2, 1
instance = comp, \RAM_controller|Add32~33\, RAM_controller|Add32~33, RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[10]\, RAM_controller|readDir_32[10], RAMCore2, 1
instance = comp, \RAM_controller|Add32~34\, RAM_controller|Add32~34, RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[11]\, RAM_controller|readDir_32[11], RAMCore2, 1
instance = comp, \RAM_controller|Add32~35\, RAM_controller|Add32~35, RAMCore2, 1
instance = comp, \RAM_controller|readDir_32[12]\, RAM_controller|readDir_32[12], RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a4, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b[1]\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b[1], RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w[3]\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode359w[3], RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode359w[3]~0\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode359w[3]~0, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a12, RAMCore2, 1
instance = comp, \VGA_controller|red~8\, VGA_controller|red~8, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w[3]\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode369w[3], RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode369w[3]\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode369w[3], RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a16, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w[3]\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode349w[3], RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode349w[3]\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode349w[3], RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a8, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b[2]\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|address_reg_b[2], RAMCore2, 1
instance = comp, \VGA_controller|red~10\, VGA_controller|red~10, RAMCore2, 1
instance = comp, \VGA_controller|LessThan7~0\, VGA_controller|LessThan7~0, RAMCore2, 1
instance = comp, \VGA_controller|LessThan7~1\, VGA_controller|LessThan7~1, RAMCore2, 1
instance = comp, \VGA_controller|video_on_v\, VGA_controller|video_on_v, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w[3]\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode322w[3], RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode322w[3]\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode322w[3], RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a0, RAMCore2, 1
instance = comp, \VGA_controller|red~9\, VGA_controller|red~9, RAMCore2, 1
instance = comp, \VGA_controller|red~24\, VGA_controller|red~24, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w[3]\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode379w[3], RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode379w[3]~0\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode379w[3]~0, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a20, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w[3]\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode389w[3], RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode389w[3]~0\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode389w[3]~0, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a24, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w[3]\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|decode2|w_anode399w[3], RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode399w[3]~0\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|rden_decode_b|w_anode399w[3]~0, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a28, RAMCore2, 1
instance = comp, \VGA_controller|red~6\, VGA_controller|red~6, RAMCore2, 1
instance = comp, \VGA_controller|red~7\, VGA_controller|red~7, RAMCore2, 1
instance = comp, \RAM_controller|D_out~6\, RAM_controller|D_out~6, RAMCore2, 1
instance = comp, \RAM_controller|D_out~8\, RAM_controller|D_out~8, RAMCore2, 1
instance = comp, \RAM_controller|LessThan10~0\, RAM_controller|LessThan10~0, RAMCore2, 1
instance = comp, \RAM_controller|Par_Reg~0\, RAM_controller|Par_Reg~0, RAMCore2, 1
instance = comp, \RAM_controller|Par_Reg~1\, RAM_controller|Par_Reg~1, RAMCore2, 1
instance = comp, \RAM_controller|Decoder1~1\, RAM_controller|Decoder1~1, RAMCore2, 1
instance = comp, \RAM_controller|Parity_register[1]~2\, RAM_controller|Parity_register[1]~2, RAMCore2, 1
instance = comp, \RAM_controller|Parity_register[2]~3\, RAM_controller|Parity_register[2]~3, RAMCore2, 1
instance = comp, \RAM_controller|Parity_register[2]\, RAM_controller|Parity_register[2], RAMCore2, 1
instance = comp, \RAM_controller|Parity_register[7]~0\, RAM_controller|Parity_register[7]~0, RAMCore2, 1
instance = comp, \RAM_controller|Decoder1~0\, RAM_controller|Decoder1~0, RAMCore2, 1
instance = comp, \RAM_controller|Parity_register[3]~1\, RAM_controller|Parity_register[3]~1, RAMCore2, 1
instance = comp, \RAM_controller|Parity_register[3]\, RAM_controller|Parity_register[3], RAMCore2, 1
instance = comp, \RAM_controller|Mux0~0\, RAM_controller|Mux0~0, RAMCore2, 1
instance = comp, \RAM_controller|Parity_register[6]~4\, RAM_controller|Parity_register[6]~4, RAMCore2, 1
instance = comp, \RAM_controller|Decoder1~2\, RAM_controller|Decoder1~2, RAMCore2, 1
instance = comp, \RAM_controller|Parity_register[5]~5\, RAM_controller|Parity_register[5]~5, RAMCore2, 1
instance = comp, \RAM_controller|Parity_register[5]\, RAM_controller|Parity_register[5], RAMCore2, 1
instance = comp, \RAM_controller|Decoder1~3\, RAM_controller|Decoder1~3, RAMCore2, 1
instance = comp, \RAM_controller|Parity_register[4]~6\, RAM_controller|Parity_register[4]~6, RAMCore2, 1
instance = comp, \RAM_controller|Parity_register[4]\, RAM_controller|Parity_register[4], RAMCore2, 1
instance = comp, \RAM_controller|Mux0~1\, RAM_controller|Mux0~1, RAMCore2, 1
instance = comp, \RAM_controller|Decoder1~4\, RAM_controller|Decoder1~4, RAMCore2, 1
instance = comp, \RAM_controller|Parity_register[1]~7\, RAM_controller|Parity_register[1]~7, RAMCore2, 1
instance = comp, \RAM_controller|Parity_register[1]\, RAM_controller|Parity_register[1], RAMCore2, 1
instance = comp, \RAM_controller|Decoder1~5\, RAM_controller|Decoder1~5, RAMCore2, 1
instance = comp, \RAM_controller|Parity_register[0]~8\, RAM_controller|Parity_register[0]~8, RAMCore2, 1
instance = comp, \RAM_controller|Parity_register[0]\, RAM_controller|Parity_register[0], RAMCore2, 1
instance = comp, \RAM_controller|Mux0~2\, RAM_controller|Mux0~2, RAMCore2, 1
instance = comp, \RAM_controller|Decoder1~6\, RAM_controller|Decoder1~6, RAMCore2, 1
instance = comp, \RAM_controller|Parity_register[7]~9\, RAM_controller|Parity_register[7]~9, RAMCore2, 1
instance = comp, \RAM_controller|Parity_register[7]\, RAM_controller|Parity_register[7], RAMCore2, 1
instance = comp, \RAM_controller|Decoder1~7\, RAM_controller|Decoder1~7, RAMCore2, 1
instance = comp, \RAM_controller|Parity_register[6]~10\, RAM_controller|Parity_register[6]~10, RAMCore2, 1
instance = comp, \RAM_controller|Parity_register[6]\, RAM_controller|Parity_register[6], RAMCore2, 1
instance = comp, \RAM_controller|Mux0~3\, RAM_controller|Mux0~3, RAMCore2, 1
instance = comp, \RAM_controller|Mux1~0\, RAM_controller|Mux1~0, RAMCore2, 1
instance = comp, \RAM_controller|Mux1~1\, RAM_controller|Mux1~1, RAMCore2, 1
instance = comp, \RAM_controller|Mux0~4\, RAM_controller|Mux0~4, RAMCore2, 1
instance = comp, \RAM_controller|Mux0~5\, RAM_controller|Mux0~5, RAMCore2, 1
instance = comp, \RAM_controller|D_out~9\, RAM_controller|D_out~9, RAMCore2, 1
instance = comp, \RAM_controller|D_out~7\, RAM_controller|D_out~7, RAMCore2, 1
instance = comp, \VGA_controller|red~11\, VGA_controller|red~11, RAMCore2, 1
instance = comp, \VGA_controller|red[0]\, VGA_controller|red[0], RAMCore2, 1
instance = comp, \SW[4]~input\, SW[4]~input, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a29, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a17, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a25, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~2\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~2, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a21, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~3\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~3, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a13, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a1, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a5, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~0\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~0, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a9, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~1\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|mux3|_~1, RAMCore2, 1
instance = comp, \VGA_controller|red~27\, VGA_controller|red~27, RAMCore2, 1
instance = comp, \VGA_controller|red~28\, VGA_controller|red~28, RAMCore2, 1
instance = comp, \VGA_controller|red[1]~feeder\, VGA_controller|red[1]~feeder, RAMCore2, 1
instance = comp, \VGA_controller|red[1]\, VGA_controller|red[1], RAMCore2, 1
instance = comp, \SW[5]~input\, SW[5]~input, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a6, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a14, RAMCore2, 1
instance = comp, \VGA_controller|red~12\, VGA_controller|red~12, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a10, RAMCore2, 1
instance = comp, \VGA_controller|red~13\, VGA_controller|red~13, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a26, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a30, RAMCore2, 1
instance = comp, \VGA_controller|red~14\, VGA_controller|red~14, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a22, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a2, RAMCore2, 1
instance = comp, \VGA_controller|red~16\, VGA_controller|red~16, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a18, RAMCore2, 1
instance = comp, \VGA_controller|red~15\, VGA_controller|red~15, RAMCore2, 1
instance = comp, \VGA_controller|red~25\, VGA_controller|red~25, RAMCore2, 1
instance = comp, \VGA_controller|red~17\, VGA_controller|red~17, RAMCore2, 1
instance = comp, \VGA_controller|red[2]~feeder\, VGA_controller|red[2]~feeder, RAMCore2, 1
instance = comp, \VGA_controller|red[2]\, VGA_controller|red[2], RAMCore2, 1
instance = comp, \SW[6]~input\, SW[6]~input, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a31, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a27, RAMCore2, 1
instance = comp, \VGA_controller|red~20\, VGA_controller|red~20, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a19, RAMCore2, 1
instance = comp, \VGA_controller|red~21\, VGA_controller|red~21, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a23, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a3, RAMCore2, 1
instance = comp, \VGA_controller|red~22\, VGA_controller|red~22, RAMCore2, 1
instance = comp, \VGA_controller|red~26\, VGA_controller|red~26, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a11, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a7, RAMCore2, 1
instance = comp, \RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15\, RAM_controller|RAMdev_32|altsyncram_component|auto_generated|ram_block1a15, RAMCore2, 1
instance = comp, \VGA_controller|red~18\, VGA_controller|red~18, RAMCore2, 1
instance = comp, \VGA_controller|red~19\, VGA_controller|red~19, RAMCore2, 1
instance = comp, \VGA_controller|red~23\, VGA_controller|red~23, RAMCore2, 1
instance = comp, \VGA_controller|red[3]~feeder\, VGA_controller|red[3]~feeder, RAMCore2, 1
instance = comp, \VGA_controller|red[3]\, VGA_controller|red[3], RAMCore2, 1
instance = comp, \VGA_controller|green[0]~feeder\, VGA_controller|green[0]~feeder, RAMCore2, 1
instance = comp, \VGA_controller|green[0]\, VGA_controller|green[0], RAMCore2, 1
instance = comp, \VGA_controller|green[1]~feeder\, VGA_controller|green[1]~feeder, RAMCore2, 1
instance = comp, \VGA_controller|green[1]\, VGA_controller|green[1], RAMCore2, 1
instance = comp, \VGA_controller|green[2]~feeder\, VGA_controller|green[2]~feeder, RAMCore2, 1
instance = comp, \VGA_controller|green[2]\, VGA_controller|green[2], RAMCore2, 1
instance = comp, \VGA_controller|green[3]~feeder\, VGA_controller|green[3]~feeder, RAMCore2, 1
instance = comp, \VGA_controller|green[3]\, VGA_controller|green[3], RAMCore2, 1
instance = comp, \VGA_controller|blue[0]\, VGA_controller|blue[0], RAMCore2, 1
instance = comp, \VGA_controller|blue[1]\, VGA_controller|blue[1], RAMCore2, 1
instance = comp, \VGA_controller|blue[2]\, VGA_controller|blue[2], RAMCore2, 1
instance = comp, \VGA_controller|blue[3]\, VGA_controller|blue[3], RAMCore2, 1
