
---------- Begin Simulation Statistics ----------
simSeconds                                   0.310920                       # Number of seconds simulated (Second)
simTicks                                 310919947000                       # Number of ticks simulated (Tick)
finalTick                                310919947000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     67.58                       # Real time elapsed on the host (Second)
hostTickRate                               4601039240                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8549052                       # Number of bytes of host memory used (Byte)
simInsts                                     99629017                       # Number of instructions simulated (Count)
simOps                                       99629017                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1474323                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1474323                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        310919947                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data       50514899                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          50514899                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      50514899                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         50514899                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       327036                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          327036                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       327036                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         327036                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  10547626000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  10547626000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  10547626000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  10547626000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     50841935                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      50841935                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     50841935                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     50841935                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.006432                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.006432                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.006432                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.006432                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 32252.186304                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 32252.186304                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 32252.186304                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 32252.186304                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       286756                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            286756                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       327036                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       327036                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       327036                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       327036                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   9893554000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   9893554000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   9893554000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   9893554000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.006432                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.006432                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.006432                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.006432                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 30252.186304                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 30252.186304                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 30252.186304                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 30252.186304                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                 325740                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     46229463                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        46229463                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       292944                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        292944                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   9149085000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   9149085000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     46522407                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     46522407                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.006297                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.006297                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 31231.515238                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 31231.515238                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       292944                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       292944                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   8563197000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   8563197000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.006297                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.006297                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 29231.515238                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 29231.515238                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      4285436                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4285436                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        34092                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        34092                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1398541000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1398541000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4319528                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4319528                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.007893                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.007893                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 41022.556612                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 41022.556612                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        34092                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        34092                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1330357000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1330357000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.007893                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.007893                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 39022.556612                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 39022.556612                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 310919947000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.572516                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             50841935                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             326252                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             155.836393                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              306000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.572516                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999165                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999165                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          127                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          293                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           77                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           51168187                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          51168187                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 310919947000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts     99629017                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps      99629017                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses     99609307                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses           18                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns         1779                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts      2176310                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts     99609307                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts           18                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads    135833761                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites     95298375                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads           18                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs     50841988                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts     46522406                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts      4319582                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 310919946.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches      2197698                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu     48787095     48.97%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     48.97% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead     46522406     46.70%     95.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite      4319564      4.34%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite           18      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total     99629083                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst       99628430                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          99628430                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      99628430                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         99628430                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          653                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             653                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          653                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            653                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     85814000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     85814000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     85814000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     85814000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     99629083                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      99629083                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     99629083                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     99629083                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000007                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000007                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 131415.007657                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 131415.007657                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 131415.007657                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 131415.007657                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          653                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          653                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          653                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          653                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     84508000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     84508000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     84508000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     84508000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000007                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000007                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000007                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000007                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 129415.007657                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 129415.007657                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 129415.007657                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 129415.007657                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    421                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     99628430                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        99628430                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          653                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           653                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     85814000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     85814000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     99629083                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     99629083                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 131415.007657                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 131415.007657                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          653                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          653                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     84508000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     84508000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000007                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 129415.007657                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 129415.007657                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 310919947000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           220.950564                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             99629083                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                653                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           152571.336907                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              149000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   220.950564                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.863088                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.863088                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          232                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           38                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           48                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          137                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.906250                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           99629736                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          99629736                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 310919947000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 310919947000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    12                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp               293597                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty         291010                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict              45030                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                784                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp               784                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq               33308                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp              33308                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq          293597                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         1727                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       979812                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   981539                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        41792                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     39232512                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  39274304                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              9879                       # Total snoops (Count)
system.l2bus.snoopTraffic                      272256                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              337568                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.002361                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.048533                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    336771     99.76%     99.76% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       797      0.24%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                337568                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 310919947000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy           1227362000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1959000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           979540000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          653850                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       326945                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               795                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          795                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                72                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data            319574                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total               319646                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               72                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data           319574                       # number of overall hits (Count)
system.l2cache.overallHits::total              319646                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             581                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            6678                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               7259                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            581                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           6678                       # number of overall misses (Count)
system.l2cache.overallMisses::total              7259                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     81034000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    769719000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     850753000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     81034000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    769719000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    850753000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           653                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data        326252                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           326905                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          653                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data       326252                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          326905                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.889740                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.020469                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.022205                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.889740                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.020469                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.022205                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 139473.321859                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu.data 115261.904762                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 117199.752032                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 139473.321859                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.data 115261.904762                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 117199.752032                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            4254                       # number of writebacks (Count)
system.l2cache.writebacks::total                 4254                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          581                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         6678                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           7259                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          581                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         6678                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          7259                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     69414000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    636159000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    705573000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     69414000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    636159000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    705573000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.889740                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.020469                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.022205                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.889740                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.020469                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.022205                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 119473.321859                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 95261.904762                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 97199.752032                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 119473.321859                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 95261.904762                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 97199.752032                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                      5216                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          110                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          110                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data         29732                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total            29732                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         3576                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           3576                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    487631000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    487631000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data        33308                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total        33308                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.107362                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.107362                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 136362.136465                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 136362.136465                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         3576                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         3576                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    416111000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    416111000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.107362                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.107362                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 116362.136465                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 116362.136465                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst           72                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data       289842                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total       289914                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          581                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         3102                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         3683                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     81034000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data    282088000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    363122000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          653                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data       292944                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total       293597                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.889740                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.010589                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.012544                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 139473.321859                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 90937.459703                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 98594.080912                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          581                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         3102                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         3683                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     69414000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    220048000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    289462000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.889740                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.010589                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.012544                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 119473.321859                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 70937.459703                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 78594.080912                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data          784                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total             784                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data          784                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total          784                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks       286756                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       286756                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       286756                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       286756                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 310919947000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             2044.479786                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  653738                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  7264                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                 89.996971                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                 128000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     1.138094                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     4.636030                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  2038.705662                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000556                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.002264                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.995462                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.998281                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              60                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             117                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             229                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3              49                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4            1593                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               2622656                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              2622656                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 310919947000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp                 3683                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty           5434                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict               5628                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq                3576                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp               3576                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq            3683                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache.cpu_side_port        19588                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache.cpu_side_port       736832                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                              5992                       # Total snoops (Count)
system.l3bus.snoopTraffic                       75520                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples               13251                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.351898                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.477580                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                      8588     64.81%     64.81% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                      4663     35.19%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total                 13251                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 310919947000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy             20837000                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy            21777000                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests           12329                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests         5070                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops              4663                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops         4663                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.demandHits::cpu.inst                 2                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.data              2206                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total                 2208                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu.inst                2                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.data             2206                       # number of overall hits (Count)
system.l3cache.overallHits::total                2208                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu.inst             579                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data            4472                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total               5051                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst            579                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data           4472                       # number of overall misses (Count)
system.l3cache.overallMisses::total              5051                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst     56590000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data    442917000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total     499507000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst     56590000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data    442917000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total    499507000                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst           581                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data          6678                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total             7259                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst          581                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data         6678                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total            7259                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst      0.996558                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data      0.669662                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.695826                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst     0.996558                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data     0.669662                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.695826                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 97737.478411                       # average overall miss latency ((Cycle/Count))
system.l3cache.demandAvgMissLatency::cpu.data 99042.262970                       # average overall miss latency ((Cycle/Count))
system.l3cache.demandAvgMissLatency::total 98892.694516                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 97737.478411                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::cpu.data 99042.262970                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::total 98892.694516                       # average overall miss latency ((Cycle/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks            1180                       # number of writebacks (Count)
system.l3cache.writebacks::total                 1180                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu.inst          579                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data         4472                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total           5051                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst          579                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data         4472                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total          5051                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst     45010000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data    353477000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total    398487000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst     45010000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data    353477000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total    398487000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst     0.996558                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data     0.669662                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.695826                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst     0.996558                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data     0.669662                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total     0.695826                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 77737.478411                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 79042.262970                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.demandAvgMshrMissLatency::total 78892.694516                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 77737.478411                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 79042.262970                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::total 78892.694516                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.replacements                      5992                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks          418                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total          418                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.ReadExReq.hits::cpu.data           149                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::total              149                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.misses::cpu.data         3427                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total           3427                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data    334310000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total    334310000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data         3576                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total         3576                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data     0.958333                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total     0.958333                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 97551.794573                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 97551.794573                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data         3427                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total         3427                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data    265770000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total    265770000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data     0.958333                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total     0.958333                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 77551.794573                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 77551.794573                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu.inst            2                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.data         2057                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total         2059                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu.inst          579                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data         1045                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total         1624                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst     56590000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data    108607000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total    165197000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst          581                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data         3102                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total         3683                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst     0.996558                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data     0.336879                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.440945                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 97737.478411                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 103930.143541                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 101722.290640                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst          579                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data         1045                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total         1624                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst     45010000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data     87707000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total    132717000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst     0.996558                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data     0.336879                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.440945                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 77737.478411                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 83930.143541                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 81722.290640                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.WritebackDirty.hits::writebacks         4254                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total         4254                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks         4254                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total         4254                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 310919947000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse             2044.626386                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                   11911                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs                  8040                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  1.481468                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                 107000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::writebacks  1409.271056                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.inst     4.855481                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data   630.499849                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::writebacks      0.688121                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.002371                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.307861                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.998353                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1024::0              88                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             154                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2              92                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3               8                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::4            1706                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses                106672                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses               106672                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 310919947000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples      1180.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       579.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      4439.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.278831822750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            65                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            65                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                91068                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                1092                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         5051                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        1180                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       5051                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      1180                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      33                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.15                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   5051                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  1180                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     5017                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      59                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      60                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      66                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      66                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      66                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      66                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      66                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      66                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      65                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      65                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      65                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      65                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      65                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      65                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      65                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      65                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      65                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      65                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           65                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       77.107692                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     397.481372                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127             62     95.38%     95.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255            2      3.08%     98.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3200-3327            1      1.54%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             65                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           65                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.800000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.789709                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.591608                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 6      9.23%      9.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      1.54%     10.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                58     89.23%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             65                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     2112                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   323264                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 75520                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1039701.70816992                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               242892.10367066                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   310919800000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                    49898860.54                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        37056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       284096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        74048                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 119181.803411281304                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 913727.159486490069                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 238157.766056740016                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          579                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         4472                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         1180                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     15288000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    124338500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 7276239039750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     26404.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     27803.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 6166304270.97                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        37056                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       286208                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          323264                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        37056                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        37056                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        75520                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        75520                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           579                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          4472                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             5051                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         1180                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            1180                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          119182                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data          920520                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total            1039702                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       119182                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         119182                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks       242892                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total            242892                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks       242892                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         119182                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data         920520                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total           1282594                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  5018                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 1157                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           278                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           295                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           218                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           287                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           213                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           341                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           355                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           395                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           310                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           442                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          319                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          378                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          337                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          245                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          219                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            18                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           119                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            43                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            81                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            51                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           112                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            77                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           101                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            50                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           145                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           55                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           76                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           33                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          108                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           45                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           43                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 45539000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               25090000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           139626500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9075.13                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            27825.13                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 3698                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 957                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             73.69                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            82.71                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         1509                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   260.410868                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   167.909431                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   238.721019                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          626     41.48%     41.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          308     20.41%     61.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           98      6.49%     68.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          119      7.89%     76.28% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          180     11.93%     88.20% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          138      9.15%     97.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           14      0.93%     98.28% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            9      0.60%     98.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           17      1.13%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         1509                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 321152                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten               74048                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                 1.032909                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 0.238158                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.01                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.01                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                75.38                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 310919947000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          5383560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          2842455                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        17007480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        3142440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 24543189840.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   5651569950                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 114634043040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   144857178765                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    465.898635                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 297970414250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  10382060000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   2567472750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          5469240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          2884200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        18821040                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        2897100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 24543189840.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   5888473350                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 114434545440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   144896280210                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    466.024395                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 297449386750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  10382060000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   3088500250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 310919947000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1624                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1180                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               567                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               3427                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              3427                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1624                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port        11849                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   11849                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port       398784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   398784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               5051                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     5051    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 5051                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 310919947000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            11518000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           26844000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           6798                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         1747                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
