// Seed: 744828254
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wor id_3;
  input wire id_2;
  input wire id_1;
  wire [1 : 1  -  1 'b0] id_5;
  assign module_1.id_12 = 0;
  assign id_3 = -1 | -1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    output tri id_2,
    input tri0 id_3,
    input tri id_4,
    input uwire id_5,
    input tri0 id_6,
    input supply1 id_7,
    output logic id_8,
    input supply0 id_9,
    input supply0 id_10,
    input wire id_11,
    output wire id_12,
    input uwire id_13,
    input supply0 id_14,
    output tri1 id_15,
    input tri1 id_16,
    input supply1 id_17,
    input wor id_18,
    input uwire id_19,
    output tri1 id_20,
    output tri id_21
);
  logic \id_23 ;
  module_0 modCall_1 (
      \id_23 ,
      \id_23 ,
      \id_23 ,
      \id_23
  );
  assign \id_23 = 1;
  always @(posedge -1)
    if (1)
      for (id_21 = ""; -1; id_1 = 'd0 == id_9)
        @(posedge 1) begin : LABEL_0
          fork
            id_24(id_11);
            id_25(id_4);
          join
          id_8 <= -1;
        end
    else if (1) begin : LABEL_1
      assert (-1'h0);
    end
endmodule
