<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags="INTERNAL_COMPONENT=true"
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element bridge
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element character_lcd
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element character_lcd.avalon_lcd_slave
   {
      datum baseAddress
      {
         value = "2097152";
         type = "String";
      }
   }
   element clk
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element io_fifo_read
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element io_fifo_read.in
   {
      datum baseAddress
      {
         value = "3145744";
         type = "String";
      }
   }
   element io_fifo_read.in_csr
   {
      datum baseAddress
      {
         value = "3145760";
         type = "String";
      }
   }
   element io_fifo_read.out
   {
      datum baseAddress
      {
         value = "3145728";
         type = "String";
      }
   }
   element io_fifo_write
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element io_fifo_write.in
   {
      datum baseAddress
      {
         value = "4194304";
         type = "String";
      }
   }
   element io_fifo_write.in_csr
   {
      datum baseAddress
      {
         value = "4194336";
         type = "String";
      }
   }
   element io_fifo_write.out
   {
      datum baseAddress
      {
         value = "4194320";
         type = "String";
      }
   }
   element jtag_master
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element onchip_memory
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element sextium_avalon_io
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element sextium_avalon_mem
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element sextium_ram_avalon
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
   }
   element sextium_sys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element sextium_sys
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone IV E";
         type = "String";
      }
   }
   element slowclk
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element sram
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element sram_bridge
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
   }
   element sram_controller
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4CE115F29C7" />
 <parameter name="deviceFamily" value="Cyclone IV E" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="true" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="sextium.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="character_lcd"
   internal="character_lcd.external_interface"
   type="conduit"
   dir="end" />
 <interface name="clk" internal="clk.clk_in" type="clock" dir="end" />
 <interface name="reset" internal="clk.clk_in_reset" type="reset" dir="end" />
 <interface
   name="sextium_io"
   internal="sextium_avalon_io.sextium_io"
   type="conduit"
   dir="end" />
 <interface name="sextium_mem" internal="sextium_avalon_mem.sextium_mem" />
 <interface
   name="sextium_ram"
   internal="sextium_ram_avalon.ram"
   type="conduit"
   dir="end" />
 <interface name="slow_clk" internal="slowclk.clk_in" type="clock" dir="end" />
 <interface
   name="slow_reset"
   internal="slowclk.clk_in_reset"
   type="reset"
   dir="end" />
 <interface name="sram_bridge" internal="sram_bridge.out" />
 <interface name="sram_external_interface" internal="sram.external_interface" />
 <module
   name="bridge"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="15.0"
   enabled="1">
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_M0_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_S0_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="COMMAND_FIFO_DEPTH" value="4" />
  <parameter name="DATA_WIDTH" value="16" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="4" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="23" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="0" />
 </module>
 <module
   name="character_lcd"
   kind="altera_up_avalon_character_lcd"
   version="15.0"
   enabled="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="cursor" value="None" />
 </module>
 <module name="clk" kind="clock_source" version="15.0" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="io_fifo_read"
   kind="altera_avalon_fifo"
   version="15.0"
   enabled="1">
  <parameter name="avalonMMAvalonMMDataWidth" value="16" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="32" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="true" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="1" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="false" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
 </module>
 <module
   name="io_fifo_write"
   kind="altera_avalon_fifo"
   version="15.0"
   enabled="1">
  <parameter name="avalonMMAvalonMMDataWidth" value="16" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="channelWidth" value="8" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
  <parameter name="errorWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="true" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="false" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="true" />
 </module>
 <module
   name="jtag_master"
   kind="altera_jtag_avalon_master"
   version="15.0"
   enabled="1">
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="USE_PLI" value="0" />
 </module>
 <module
   name="onchip_memory"
   kind="altera_avalon_onchip_memory2"
   version="15.0"
   enabled="0">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="autoInitializationFileName">sextium_sys_onchip_memory</parameter>
  <parameter name="blockType" value="AUTO" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="dataWidth" value="16" />
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="dualPort" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="initMemContent" value="false" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="131072" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
 </module>
 <module
   name="sextium_avalon_io"
   kind="sextium_avalon_io"
   version="1.0"
   enabled="1">
  <parameter name="READ_FIFO_ADDR" value="3145728" />
  <parameter name="WRITE_FIFO_ADDR" value="4194304" />
 </module>
 <module
   name="sextium_avalon_mem"
   kind="sextium_avalon_mem"
   version="1.1"
   enabled="0" />
 <module
   name="sextium_ram_avalon"
   kind="sextium_ram_avalon"
   version="1.0"
   enabled="1" />
 <module name="slowclk" kind="clock_source" version="15.0" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="sram"
   kind="altera_up_avalon_sram"
   version="15.0"
   enabled="0"
   autoexport="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="board" value="DE2-115" />
  <parameter name="pixel_buffer" value="false" />
 </module>
 <module
   name="sram_bridge"
   kind="altera_tristate_conduit_bridge"
   version="15.0"
   enabled="0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="INTERFACE_INFO"><![CDATA[<info><slave name="tcs"><master name="sram_controller.tcm"><pin role="write_n" width="1" type="Output" output_name="tcm_write_n_out" output_enable_name="" input_name="" /><pin role="begintransfer_n" width="1" type="Output" output_name="tcm_begintransfer_n_out" output_enable_name="" input_name="" /><pin role="chipselect_n" width="1" type="Output" output_name="tcm_chipselect_n_out" output_enable_name="" input_name="" /><pin role="outputenable_n" width="1" type="Output" output_name="tcm_outputenable_n_out" output_enable_name="" input_name="" /><pin role="" width="1" type="Invalid" output_name="" output_enable_name="" input_name="" /><pin role="address" width="21" type="Output" output_name="tcm_address_out" output_enable_name="" input_name="" /><pin role="byteenable_n" width="2" type="Output" output_name="tcm_byteenable_n_out" output_enable_name="" input_name="" /><pin role="data" width="16" type="Bidirectional" output_name="tcm_data_out" output_enable_name="tcm_data_outen" input_name="tcm_data_in" /></master></slave></info>]]></parameter>
 </module>
 <module
   name="sram_controller"
   kind="altera_generic_tristate_controller"
   version="15.0"
   enabled="0">
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="1" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="1" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="1" />
  <parameter name="ACTIVE_LOW_READ" value="0" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="1" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="1" />
  <parameter name="INTERFACE_ASSIGNMENT_KEYS">embeddedsw.configuration.isMemoryDevice</parameter>
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="1" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="MODULE_ASSIGNMENT_KEYS">embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.CMacro.SRAM_MEMORY_SIZE,embeddedsw.CMacro.SRAM_MEMORY_UNITS,embeddedsw.CMacro.SSRAM_DATA_WIDTH,embeddedsw.CMacro.SSRAM_READ_LATENCY,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR</parameter>
  <parameter name="MODULE_ASSIGNMENT_VALUES">altera_avalon_lan91c111:altera_avalon_cfi_flash,2,1048576,16,2,16,1,1,SIM_DIR</parameter>
  <parameter name="TCM_ADDRESS_W" value="21" />
  <parameter name="TCM_BYTEENABLE_W" value="2" />
  <parameter name="TCM_DATA_HOLD" value="1" />
  <parameter name="TCM_DATA_W" value="16" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="5" />
  <parameter name="TCM_READLATENCY" value="4" />
  <parameter name="TCM_READ_WAIT" value="1" />
  <parameter name="TCM_SETUP_WAIT" value="1" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="2" />
  <parameter name="TCM_TIMING_UNITS" value="1" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="TCM_WRITE_WAIT" value="1" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="USE_BEGINTRANSFER" value="1" />
  <parameter name="USE_BYTEENABLE" value="1" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_IRQ" value="0" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="USE_OUTPUTENABLE" value="1" />
  <parameter name="USE_READ" value="0" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="USE_RESET_OUTPUT" value="0" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_WRITEDATA" value="1" />
 </module>
 <connection
   kind="avalon"
   version="15.0"
   start="sextium_avalon_io.avalon_master"
   end="bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="sextium_avalon_mem.avalon_master"
   end="bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="bridge.m0"
   end="sram.avalon_sram_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="15.0" start="bridge.m0" end="io_fifo_write.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00400000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="15.0" start="bridge.m0" end="io_fifo_read.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00300000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="15.0" start="bridge.m0" end="onchip_memory.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="bridge.m0"
   end="sram_controller.uas">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="jtag_master.master"
   end="character_lcd.avalon_lcd_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00200000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="jtag_master.master"
   end="sram.avalon_sram_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="jtag_master.master"
   end="io_fifo_read.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00300010" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="jtag_master.master"
   end="io_fifo_write.in">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00400000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="jtag_master.master"
   end="io_fifo_read.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00300020" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="jtag_master.master"
   end="io_fifo_write.in_csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00400020" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="jtag_master.master"
   end="io_fifo_write.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00400010" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="jtag_master.master"
   end="io_fifo_read.out">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00300000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="jtag_master.master"
   end="onchip_memory.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="jtag_master.master"
   end="sextium_ram_avalon.slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="15.0"
   start="jtag_master.master"
   end="sram_controller.uas">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="15.0" start="clk.clk" end="jtag_master.clk" />
 <connection kind="clock" version="15.0" start="clk.clk" end="character_lcd.clk" />
 <connection kind="clock" version="15.0" start="clk.clk" end="sram.clk" />
 <connection kind="clock" version="15.0" start="clk.clk" end="sram_controller.clk" />
 <connection kind="clock" version="15.0" start="clk.clk" end="sram_bridge.clk" />
 <connection kind="clock" version="15.0" start="clk.clk" end="onchip_memory.clk1" />
 <connection kind="clock" version="15.0" start="clk.clk" end="io_fifo_read.clk_in" />
 <connection
   kind="clock"
   version="15.0"
   start="clk.clk"
   end="io_fifo_write.clk_in" />
 <connection
   kind="clock"
   version="15.0"
   start="slowclk.clk"
   end="sextium_avalon_io.clock" />
 <connection
   kind="clock"
   version="15.0"
   start="clk.clk"
   end="sextium_ram_avalon.clock" />
 <connection
   kind="clock"
   version="15.0"
   start="slowclk.clk"
   end="sextium_avalon_mem.clock_sink" />
 <connection kind="clock" version="15.0" start="clk.clk" end="bridge.m0_clk" />
 <connection kind="clock" version="15.0" start="slowclk.clk" end="bridge.s0_clk" />
 <connection
   kind="reset"
   version="15.0"
   start="clk.clk_reset"
   end="jtag_master.clk_reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk.clk_reset"
   end="bridge.m0_reset" />
 <connection kind="reset" version="15.0" start="clk.clk_reset" end="sram.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk.clk_reset"
   end="character_lcd.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk.clk_reset"
   end="sextium_avalon_io.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="slowclk.clk_reset"
   end="sextium_avalon_io.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk.clk_reset"
   end="sram_controller.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk.clk_reset"
   end="sram_bridge.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk.clk_reset"
   end="sextium_ram_avalon.reset" />
 <connection
   kind="reset"
   version="15.0"
   start="clk.clk_reset"
   end="onchip_memory.reset1" />
 <connection
   kind="reset"
   version="15.0"
   start="clk.clk_reset"
   end="io_fifo_read.reset_in" />
 <connection
   kind="reset"
   version="15.0"
   start="clk.clk_reset"
   end="io_fifo_write.reset_in" />
 <connection
   kind="reset"
   version="15.0"
   start="clk.clk_reset"
   end="sextium_avalon_mem.reset_sink" />
 <connection
   kind="reset"
   version="15.0"
   start="slowclk.clk_reset"
   end="sextium_avalon_mem.reset_sink" />
 <connection
   kind="reset"
   version="15.0"
   start="slowclk.clk_reset"
   end="bridge.s0_reset" />
 <connection
   kind="tristate_conduit"
   version="15.0"
   start="sram_controller.tcm"
   end="sram_bridge.tcs" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
