[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of BQ24192RGER production of TEXAS INSTRUMENTS from the text:VBUS\nPMID\nD+\nD–\nSTAT\nSDA\nSCL\nINT\nOTG\nCESW\nBTST\nREGN\nPGND\nSYS\nBA T\nILIM\nTS1\nTS2VREFSYS: 3.5V-4.35V\nREGNSYSbq24190\nPower Pad1 Fμ\n6.8μF47nF\n4.7μF1 Hμ\n10k/c8710μF 353/c87\n(1.5A max)10k/c87 10k/c87\n5.52k /c87\n31.23k /c8710k/c87\n(103-A T)5V USB SDP/DCP\n2.2k /c8710 Fμ 10 Fμ 10 Fμ 10 Fμ\nUSB\nHost\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nbq24190 ,bq24192 ,bq24192I\nSLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014\nbq2419x I2CControlled 4.5-ASingle CellUSB/Adapter Charger\nwithNarrow VDCPower PathManagement andUSBOTG\n1\n1Features\n•High Efficiency 4.5-A Switch Mode Charger –Integrated Current Sensing\n–92% Charge Efficiency at2A,90% at4A –Bootstrap Diode\n–Accelerate Charge Time byBattery Path –Internal Loop Compensation\nImpedance Compensation •Safety\n•Compatible with MaxLife Technology forFaster –Battery Temperature Sensing andCharging\nCharging When Used inConjunction With Safety Timer\nbq27531–Thermal Regulation andThermal Shutdown\n•Highest Battery Discharge Efficiency with 12-mΩ–Input System Over-Voltage ProtectionBattery Discharge MOSFET upto9-ADischarge–MOSFET Over-Current ProtectionCurrent\n•Charge Status Outputs forLED orHost Processor•Single Input USB-compliant/Adapter Charger\n•Low Battery Leakage Current andSupport–USB Host orCharging Port D+/D- DetectionShipping ModeCompatible toUSB Battery Charger Spec 1.2\n•4.00 mmx4.00 mmVQFN-24 Package–Input Voltage andCurrent Limit Supports\nUSB2.0 andUSB3.02Applications–Input Current Limit: 100mA, 150mA, 500mA,\n•Tablet PCandSmart Phone900mA, 1.2A,1.5A,2Aand3A\n•Portable Audio Speaker•3.9-V to17-V Input Operating Voltage Range\n•Portable Media Players–Support AllKinds ofAdapter with Input Voltage\n•Internet Devices DPM Regulation\n•USB OTG 5Vat1.3-A Synchronous Boost3DescriptionConverter Operation\nThe bq24190, bq24192, and bq24192I are highly-–93% 5-VBoost Efficiency at1Aintegrated switch-mode battery charge management•Narrow VDC (NVDC) Power Path Managementand system power path management devices for\nsingle cell Li-Ion and Li-polymer battery inawide –Instant-on Works with NoBattery orDeeply\nrange oftablet andother portable devices. Discharged Battery\n–Ideal Diode Operation inBattery SupplementDevice Information(1)\nMode\nPART NUMBER PACKAGE BODY SIZE (NOM)•1.5-MHz Switching Frequency forLow Profilebq24190Inductor\nbq24192 VQFN (24) 4.00 mmx4.00 mm•Autonomous Battery Charging with orwithout\nbq24192IHost Management\n(1)Forallavailable packages, see theorderable addendum at–Battery Charge Enabletheendofthedatasheet.\n–Battery Charge Preconditioning\n–Charge Termination andRecharge\n•High Accuracy (0°Cto125°C)\n–±0.5% Charge Voltage Regulation\n–±7%Charge Current Regulation\n–±7.5% Input Current Regulation\n–±2%Output Regulation inBoost Mode\n•High Integration\n–Power Path Management\n–Synchronous Switching MOSFETs\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nbq24190 ,bq24192 ,bq24192I\nSLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014 www.ti.com\nTable ofContents\n9.3 Feature Description ................................................. 13 1Features .................................................................. 1\n9.4 Device Functional Modes ........................................ 27 2Applications ........................................................... 1\n9.5 Register Map........................................................... 283Description ............................................................. 1\n10Application andImplementation ........................ 364Revision History ..................................................... 2\n10.1 Application Information .......................................... 365Description (Continued) ........................................ 3\n10.2 Typical Application ................................................ 366Device Comparison Table ..................................... 3\n11Power Supply Recommendations ..................... 417PinConfiguration andFunctions ......................... 412Layout ................................................................... 418Specifications ......................................................... 512.1 Layout Guidelines ................................................. 418.1 Absolute Maximum Ratings ...................................... 512.2 Layout Example .................................................... 428.2 ESD Ratings ............................................................ 6\n13Device andDocumentation Support ................. 438.3 Recommended Operating Conditions ....................... 6\n13.1 Documentation Support ....................................... 438.4 Thermal Information .................................................. 6\n13.2 Related Links ........................................................ 438.5 Electrical Characteristics ........................................... 6\n13.3 Trademarks ........................................................... 438.6 Typical Characteristics .............................................. 9\n13.4 Electrostatic Discharge Caution ............................ 439Detailed Description ............................................ 1213.5 Glossary ................................................................ 439.1 Overview ................................................................. 1214Mechanical, Packaging, andOrderable9.2 Functional Block Diagram ....................................... 12Information ........................................................... 44\n4Revision History\nChanges from Revision A(October 2012) toRevision B Page\n•Aligned package description throughout datasheet................................................................................................................ 1\n•Added ESD Ratings, Feature Description, Device Functional Modes, Application andImplementation, Power Supply\nRecommendations, Layout, Device andDocumentation Support, Mechanical, Packaging, Orderable Information. ........... 1\n•Added Feature: Compatible with MaxLife Technology forFaster Charging When Used inConjunction With bq27531 ....... 1\n•Changed VSLEEPZ ,VBAT_DPL_HY ,VBATGD ,ICHG_20pct ,VSHORT ,IADPT_DPM ,KILIM,VBTST_REFRESH inElectrical Characteristics .......... 6\n•Added –40°Cto85°toIBATTest Condition ............................................................................................................................. 6\n•Added REG00[6:3] =0110 (4.36 V)or1011 (4.76 V)toVINDPM_REG_ACC Test Conditions ...................................................... 8\n•Added Typical input current of1.5Abased onKLIM toIADPT_DPM Test Conditions ............................................................... 8\n•Added aMIN value of435toKILIM.......................................................................................................................................... 8\n•Deleted TJunction_REG MIN andMAX ......................................................................................................................................... 8\n•Added rising toVHTFparameter ............................................................................................................................................. 8\n•Deleted VREGN,VVBUS =5V,IREGN =20mAMAX value ......................................................................................................... 9\n•Changed Functional Block Diagram ..................................................................................................................................... 12\n•Changed Charging Current inTable 4................................................................................................................................. 18\n•Changed REG09[5:4] toREG08[5:4] inCharging Termination section ............................................................................... 21\n•Added orwhen FORCE_20PCT (REG02[0]) bitisset,toCharging Safety Timer description ............................................ 22\n•Added lastparagraph toCharging Safety Timer description................................................................................................ 22\n•Added twice toHost Mode andDefault Mode description ................................................................................................... 27\n•Changed REG05[5:4]=11 toREG05[5:4]=00 inHost Mode andDefault Mode description ................................................. 27\n•Changed Charge Current Control Register REG02 Bit0description .................................................................................. 31\n•Changed Charge Current Control Register REG02 Bit0note ............................................................................................. 31\n•Changed REG05 Bit0from JEITA ISET (0°C-10 °C)toReserved ...................................................................................... 32\n•Changed REG07 Bit4from JEITA_VSET (45°Cto60°C)toReserved .............................................................................. 33\n•Changed BOOT toBTST inFigure 38................................................................................................................................. 37\n•Changed BOOT toBTST inFigure 39................................................................................................................................. 37\n•Changed bq24193 tobq24192 inFigure 42......................................................................................................................... 39\n2 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: bq24190 bq24192 bq24192I\nbq24190 ,bq24192 ,bq24192I\nwww.ti.com SLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014\n5Description (Continued)\nItslowimpedance power path optimizes switch-mode operation efficiency, reduces battery charging time and\nextends battery lifeduring discharging phase. The I2Cserial interface with charging and system settings makes\nthedevice atruly flexible solution.\nThe device supports awide range ofinput sources, including standard USB host port, USB charging port and\nhigh power DCadapter. Tosetthedefault input current limit, thebq24190 detects theinput source following the\nUSB battery charging spec 1.2, and thebq24192 and bq24192I take theresults from detection circuit inthe\nsystem, such asUSB PHY device. The bq24190,192, and192I arecompliant with USB 2.0andUSB 3.0power\nspecifications with input current and voltage regulation. Meanwhile, thebq24190, bq24192, and bq24192I meet\nUSB On-the-Go operation power rating specification bysupplying 5VontheVBUS with acurrent limit upto1.3\nA.\nThe power path management regulates thesystem slightly above battery voltage butdoes notdrop below 3.5-V\nminimum system voltage (programmable). With this feature, thesystem maintains operation even when the\nbattery iscompletely depleted orremoved. When theinput current limit orvoltage limit isreached, thepower\npath management automatically reduces thecharge current tozero. Asthesystem load continues toincrease,\nthepower path discharges thebattery until thesystem power requirement ismet. This supplement mode\noperation prevents overloading theinput source.\nThe devices initiate and complete acharging cycle without software control. Itautomatically detects thebattery\nvoltage andcharges thebattery inthree phases: pre-conditioning, constant current andconstant voltage. Atthe\nendofthecharging cycle, thecharger automatically terminates when thecharge current isbelow apreset limit in\nthe constant voltage phase. When the fullbattery falls below the recharge threshold, the charger will\nautomatically start another charging cycle.\nThe bq24190, bq24192, andbq24192I provide various safety features forbattery charging andsystem operation,\nincluding dual pack negative thermistor monitoring, charging safety timer and over-voltage/over-current\nprotections. The thermal regulation reduces charge current when thejunction temperature exceeds 120°C\n(programmable).\nThe STAT output reports thecharging status and any fault conditions. The PGoutput inthebq24192 and\nbq24192I indicates ifagood power source ispresent. The INTimmediately notifies thehost when afault occurs.\nThe bq24190, bq24192, andbq24192I areavailable ina24-pin, 4.00 x4.00 mm2thinVQFN package.\n6Device Comparison Table\nbq24190 bq24192 bq24192I\nI2CAddress 6BH 6BH 6BH\nUSB Detection D+/D – PSEL PSEL\nDefault VINDPM 4.36 V 4.36 V 4.44 V\nDefault Battery Voltage 4.208 V 4.208 V 4.112 V\nDefault Charge Current 2.048 A 2.048 A 1.024 A\nDefault Adapter Current Limit 1.5A 3A 1.5A\nMaximum Pre-Charge Current 2.048 A 2.048 A 640mA\nCold/Hot Cold/Hot Cold/HotCharging Temperature Profile2TSpins 2TSpins 2TSpins\nStatus Output STAT STAT, PG STAT, PG\nSTAT During Fault Blinking at1Hz Blinking at1Hz 10ktoground\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: bq24190 bq24192 bq24192I\nSTAT\nSCL\nSDAVBUS PMID REGN\nPGND\nPGND\nSYS\nSYS\nOTGINT4\n5\n6\n7 8 91516171822 23 24\n1\n2\n3\nBAT\nBAT1314BTST SW SW\n19 20 21\n10 11 12VBUS\nD+\nD–\nILIM TS1 TS2bq24190\nCESTAT\nSCL\nSDAVBUS PMID REGN\nPGND\nPGND\nSYS\nSYS\nOTGINT4\n5\n6\n7 8 91516171822 23 24\n1\n2\n3\nBAT\nBAT 1314BTST SW SW\n19 20 21\n10 11 12VBUS\nPSEL\nPG\nILIM TS1 TS2bq24192\nbq24192I\nCE\nbq24190 ,bq24192 ,bq24192I\nSLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014 www.ti.com\n7PinConfiguration andFunctions\nRGE Package\n24-Pin VQFN With Exposed Thermal Pad\n(Top View)\nBlue pins indicate difference inpinnames/functionality between devices.\nPinFunctions\nPIN\nNUMBER TYPE DESCRIPTION bq24192bq24190bq24192I\nCharger Input Voltage. The internal n-channel reverse block MOSFET (RBFET) isconnected between VBUS\nVBUS VBUS 1,24 P andPMID with VBUS onsource. Place a1-µFceramic capacitor from VBUS toPGND andplace itasclose as\npossible toIC.(Refer toApplication Information Section fordetails)\nI Positive lineoftheUSB data linepair. D+/D –based USB host/charging port detection. The detection includesD+ – 2data contact detection (DCD) andprimary detection inbc1.2. Analog\nI– PSEL 2 Power source selection input. High indicates aUSB host source andLow indicates anadapter source.Digital\nI Negative lineoftheUSB data linepair. D+/D –based USB host/charging port detection. The detection includesD– – 3data contact detection (DCD) andprimary detection inbc1.2. Analog\nOpen drain active lowpower good indicator. Connect tothepulluprailvia10-kΩresistor. LOW indicates aO– PG 3 good input source iftheinput voltage isbetween UVLO andACOV, above SLEEP mode threshold, andcurrentDigitallimit isabove 30mA.\nOpen drain charge status output toindicate various charger operation. Connect tothepulluprailvia10-kΩ.\nO LOW indicates charge inprogress. HIGH indicates charge complete orcharge disabled. When anyfaultSTAT STAT 4condition occurs, STAT pininbq24190, bq24192 blinks at1Hz,andSTAT pininbq24192I hasa10-kΩ Digital\nresistor toground.\nISCL SCL 5 I2CInterface clock. Connect SCL tothelogic railthrough a10-kΩresistor.Digital\nI/OSDA SDA 6 I2CInterface data. Connect SDA tothelogic railthrough a10-kΩresistor.Digital\nO Open-drain Interrupt Output. Connect theINTtoalogic railvia10-kΩresistor. The INTpinsends active low,INT INT 7256-us pulse tohost toreport charger device status andfault. Digital\nUSB current limit selection pinduring buck mode, andactive high enable pinduring boost mode.\nI Inbuck mode with USB host (PSEL=High), when OTG =High, IINlimit =500mAandwhen OTG =Low, IINOTG OTG 8limit =100mA. Digital\nThe boost mode isactivated when theREG01[5:4] =10andOTG pinisHigh.\nI Active lowCharge Enable pin.Battery charging isenabled when REG01[5:4] =01andCEpin=Low. CEpinCE CE 9must bepulled high orlow. Digital\n4 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: bq24190 bq24192 bq24192I\nbq24190 ,bq24192 ,bq24192I\nwww.ti.com SLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014\nPinFunctions (continued)\nPIN\nNUMBER TYPE DESCRIPTION bq24192bq24190bq24192I\nILIM pinsets themaximum input current limit byregulating theILIM voltage at1V.Aresistor isconnected fromIILIM pintoground tosetthemaximum limit asIINMAX =(1V/R ILIM)×530. The actual input current limit isthe ILIM ILIM 10Analoglower onesetbyILIM andbyI2CREG00[2:0]. The minimum input current programmed onILIM pinis500mA.\nTemperature qualification voltage input #1.Connect anegative temperature coefficient thermistor. ProgramITS1 TS1 11 temperature window with aresistor divider from REGN toTS1 toGND. Charge suspends when either TSpinisAnalogoutofrange. Recommend 103AT-2 thermistor.\nTemperature qualification voltage input #2.Connect anegative temperature coefficient thermistor. ProgramITS2 TS2 12 temperature window with aresistor divider from REGN toTS2 toGND. Charge suspends when either TSpinisAnalogoutofrange. Recommend 103AT-2 thermistor.\nBattery connection point tothepositive terminal ofthebattery pack. The internal BATFET isconnectedBAT BAT 13,14 Pbetween BAT andSYS. Connect a10µFclosely totheBAT pin.\nSystem connection point. The internal BATFET isconnected between BAT andSYS. When thebattery falls\nSYS SYS 15,16 P below theminimum system voltage, switch-mode converter keeps SYS above theminimum system voltage.\n(Refer toApplication Information Section forinductor andcapacitor selection.)\nPower ground connection forhigh-current power converter node. Internally, PGND isconnected tothesource\nofthen-channel LSFET. OnPCB layout, connect directly toground connection ofinput andoutput capacitorsPGND PGND 17,18 Pofthecharger. Asingle point connection isrecommended between power PGND andtheanalog GND near the\nICPGND pin.\nO Switching node connecting tooutput inductor. Internally SWisconnected tothesource ofthen-channelSW SW 19,20HSFET andthedrain ofthen-channel LSFET. Connect the0.047- µFbootstrap capacitor from SWtoBTST. Analog\nPWM high side driver positive supply. Internally, theBTST isconnected totheanode oftheboost-strap diode.BTST BTST 21 PConnect the0.047- µFbootstrap capacitor from SWtoBTST.\nPWM lowside driver positive supply output. Internally, REGN isconnected tothecathode oftheboost-strap\nREGN REGN 22 P diode. Connect a4.7-µF(10-V rating) ceramic capacitor from REGN toanalog GND. The capacitor should be\nplaced close totheIC.REGN also serves asbias railofTS1 andTS2 pins.\nConnected tothedrain ofthereverse blocking MOSFET andthedrain ofHSFET. Given thetotal inputOPMID PMID 23 capacitance, connect a1-µFcapacitor onVBUS toPGND, andtherestallonPMID toPGND. (Refer toAnalogApplication Information Section fordetails)\nThermal Exposed padbeneath theICforheat dissipation. Always solder thermal padtotheboard, andhave vias onthe– – PPad thermal padplane star-connecting toPGND andground plane forhigh-current power converter.\n8Specifications\n8.1 Absolute Maximum Ratings(1)\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVBUS –2 22 V\nPMID –0.3 22 V\nSTAT, PG –0.3 20 V\nBTST –0.3 26 V\nVoltage range (withSW –2 20 Vrespect toGND)\nBAT, SYS (converter notswitching) –0.3 6 V\nSDA, SCL, INT, OTG, ILIM, REGN, TS1, TS2, CE,PSEL, D+,D– –0.3 7 V\nBTST TOSW –0.3 –7 V\nPGND toGND –0.3 –0.3 V\nOutput sink current INT, STAT ,PG 6 mA\nJunction temperature –40°C 150 °C\nStorage temperature, Tstg –65 150 °C\n(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under recommended operating\nconditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability. Allvoltage\nvalues arewith respect tothenetwork ground terminal unless otherwise noted.\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: bq24190 bq24192 bq24192I\nbq24190 ,bq24192 ,bq24192I\nSLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014 www.ti.com\n8.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)1000\nV(ESD) Electrostatic discharge V Charged device model (CDM), perJEDEC specification JESD22-250C101(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n8.3 Recommended Operating Conditions\nMIN MAX UNIT\nVIN Input voltage 3.9 17(1)V\nIIN Input current 3 A\nISYS Output current (SYS) 4.5 A\nVBAT Battery voltage 4.4 V\nFast charging current 4.5 A\n6(continuous)\nIBAT 9(peak)Discharging current with internal MOSFET A(upto1sec\nduration)\nTA Operating free-air temperature range –40 85 °C\n(1) The inherent switching noise voltage spikes should notexceed theabsolute maximum rating oneither theBTST orSWpins. Atight\nlayout minimizes switching noise.\n8.4 Thermal Information\nbq2419x\nTHERMAL METRIC(1)UNIT\nRGE (24PIN)\nRθJA Junction-to-ambient thermal resistance 32.2\nRθJCtop Junction-to-case (top) thermal resistance 29.8\nRθJB Junction-to-board thermal resistance 9.1\n°C/W\nψJT Junction-to-top characterization parameter 0.3\nψJB Junction-to-board characterization parameter 9.1\nRθJCbot Junction-to-case (bottom) thermal resistance 2.2\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n8.5 Electrical Characteristics\nVVBUS_UVLOZ <VVBUS <VACOV andVVBUS >VBAT+VSLEEP ,TJ=–40°Cto125°CandTJ=25°Cfortypical values unless other\nnoted.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nQUIESCENT CURRENTS\nVVBUS <VUVLO,VBAT =4.2V,leakage between5 µABAT andVBUS\nHigh-Z Mode, ornoVBUS, BATFET disabledIBAT Battery discharge current (BAT, SW, SYS) 12 20 µA(REG07[5] =1),–40°Cto85°C\nHigh-Z Mode, ornoVBUS, REG07[5] =0,–40°C32 55 µAto85°C\nVVBUS =5V,High-Z mode 15 30 µA\nVVBUS =17V,High-Z mode 30 50 µA\nVVBUS >VUVLO,VVBUS >VBAT,converter not1.5 3 mAswitchingIVBUS Input supply current (VBUS)\nVVBUS >VUVLO,VVBUS >VBAT,converter4 mAswitching, VBAT=3.2V,ISYS=0A\nVVBUS >VUVLO,VVBUS >VBAT,converter15 mAswitching, VBAT=3.8V,ISYS=0A\nVBAT =4.2V,Boost mode, IVBUS =0A,IOTGBOOST Battery discharge current inboost mode 4 mAconverter switching\n6 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: bq24190 bq24192 bq24192I\nbq24190 ,bq24192 ,bq24192I\nwww.ti.com SLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014\nElectrical Characteristics (continued)\nVVBUS_UVLOZ <VVBUS <VACOV andVVBUS >VBAT+VSLEEP ,TJ=–40°Cto125°CandTJ=25°Cfortypical values unless other\nnoted.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVBUS/BAT POWER UP\nVVBUS_OP VBUS operating range 3.9 17 V\nVVBUS_UVLOZ VVBUS rising 3.6 V VBUS foractive I2C,nobattery\nVSLEEP Sleep mode falling threshold VVBUS falling, VVBUS-VBAT 35 80 120 mV\nVSLEEPZ Sleep mode rising threshold VVBUS rising, VVBUS-VBAT 170 250 350 mV\nVACOV VBUS over-voltage rising threshold VVBUS rising 17.4 18 V\nVACOV_HYST VBUS over-voltage falling hysteresis VVBUS falling 700 mV\nVBAT_UVLOZ VBATrising 2.3 V Battery foractive I2C,noVBUS\nVBAT_DPL Battery depletion threshold VBATfalling 2.4 2.6 V\nVBAT_DPL_HY Battery depletion rising hysteresis VBATrising 170 260 mV\nVVBUSMIN Bad adapter detection threshold VVBUS falling 3.8 V\nIBADSRC Bad adapter detection current source 30 mA\ntBADSRC Bad source detection duration 30 ms\nPOWER PATH MANAGEMENT\nIsys =0A,Q4off,VBATupto4.2V,VSYS_RANGE Typical system regulation voltage 3.5 4.35 VREG01[3:1] =101, VSYSMIN =3.5V\nVSYS_MIN System voltage output REG01[3:1] =101, VSYSMIN =3.5V 3.55 3.65 V\nInternal topreverse blocking MOSFET on-RON(RBFET) Measured between VBUS andPMID 23 38 mΩresistance\nTJ=–40°Cto85°C 27 35 Internal topswitching MOSFET on-resistanceRON(HSFET) mΩbetween PMID andSWTJ=-40°Cto125°C 27 45\nTJ=–40°Cto85°C 32 45Internal bottom switching MOSFET on-resistanceRON(LSFET) mΩbetween SWandPGND TJ=-40°Cto125°C 32 48\nVFWD BATFET forward voltage insupplement mode BAT discharge current 10mA 30 mV\nVSYS_BAT SYS/BAT Comparator VSYSfalling 90 mV\nVBATGD Battery good comparator rising threshold VBATrising 3.55 V\nVBATGD_HYST Battery good comparator falling threshold VBATfalling 100 mV\nBATTERY CHARGER\nVBAT_REG_ACC Charge voltage regulation accuracy VBAT=4.112 Vand4.208 V –0.5% 0.5%\nVBAT=3.8V,ICHG=1792 mA, TJ=25°C –4% 4%\nIICHG_REG_ACC Fast charge current regulation accuracyVBAT=3.8V,ICHG=1792 mA, TJ=–20°Cto–7% 7%125°C\nICHG_20pct Charge current with 20% option on VBAT=3.1V,ICHG=104mA, REG02 =03 75 100 150 mA\nVBATLOWV Battery LOWV falling threshold Fast charge toprecharge, REG04[1] =1 2.6 2.8 2.9 V\nVBATLOWV_HYST Battery LOWV rising threshold Precharge tofastcharge, REG04[1] =1 2.8 3.0 3.1 V\nIPRECHG_ACC Precharge current regulation accuracy VBAT =2.6V,ICHG=256mA –20% 20%\nITERM_ACC Termination current accuracy ITERM =256mA, ICHG=960mA –20% 20%\nVSHORT Battery Short Voltage VBAT falling 2.0 V\nVSHORT_HYST Battery Short Voltage hysteresis VBAT rising 200 mV\nISHORT Battery short current VBAT <2.2V 100 mA\nVRECHG Recharge threshold below VBAT_REG VBAT falling, REG04[0] =0 100 mV\ntRECHG Recharge deglitch time VBAT falling, REG04[0] =0 20 ms\nTJ=25°C 12 15\nRON_BATFET SYS-BAT MOSFET on-resistance mΩ\nTJ=–40°Cto125°C 12 20\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: bq24190 bq24192 bq24192I\nbq24190 ,bq24192 ,bq24192I\nSLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014 www.ti.com\nElectrical Characteristics (continued)\nVVBUS_UVLOZ <VVBUS <VACOV andVVBUS >VBAT+VSLEEP ,TJ=–40°Cto125°CandTJ=25°Cfortypical values unless other\nnoted.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nINPUT VOLTAGE/CURRENT REGULATION\nVINDPM_REG_ACC Input voltage regulation accuracy REG00[6:3] =0110 (4.36 V)or1011 (4.76 V) –2% 2%\nUSB100 85 100 mA\nUSB150 125 150 mAUSB Input current regulation limit, VBUS =5V,IUSB_DPMcurrent pulled from SWUSB500 440 500 mA\nUSB900 750 900 mA\nIADPT_DPM Input current regulation accuracy Typical input current of1.5Abased onKLIM 1.35 1.5 1.65 A\nIIN_START Input current limit during system start up VSYS <2.2V 100 mA\nKILIM IIN=KILIM/RILIM IINDPM =1.5A 435 485 530 AxΩ\nD+/D- DETECTION\nVD+_SRC D+voltage source 0.5 0.6 0.7 V\nID+_SRC D+connection check current source 7 14 µA\nID–_SINK D–current sink 50 100 150 µA\nD–,switch open –1 1 µA\nID_LKG Leakage current intoD+/D –\nD+,switch open –1 1 µA\nVD+_LOW D+Low comparator threshold 0.7 0.8 V\nVD–_LOWdatref D–Low comparator threshold 250 400 mV\nRD–_DWN D–Pulldown forconnection check 14.25 24.8 kΩ\nCharging timer with 100-mA USB host indefaulttSDP_DEFAULT 45 minsmode\nBAT OVER-VOLTAGE PROTECTION\nVBATOVP Battery over-voltage threshold VBATrising, aspercentage ofVBAT_REG 104%\nVBATOVP_HYST Battery over-voltage hysteresis VBATfalling, aspercentage ofVBAT_REG 2%\nBattery over-voltage deglitch time todisabletBATOVP 1 µscharge\nTHERMAL REGULATION AND THERMAL SHUTDOWN\nTJunction_REG Junction temperature regulation accuracy REG06[1:0] =11 120 °C\nTSHUT Thermal shutdown rising temperature Temperature increasing 160 °C\nTSHUT_HYS Thermal shutdown hysteresis 30 °C\nThermal shutdown rising deglitch Temperature increasing delay 1 ms\nThermal shutdown falling deglitch Temperature decreasing delay 1 ms\nCOLD/HOT THERMISTER COMPARATOR (bq24190,bq24192,bq24192I)\nCold temperature threshold, TSpinvoltage rising Charger suspends charge. Aspercentage to 73.5VLTF 73% 74%threshold VREGN %\nVLTF_HYS Cold temperature hysteresis, TSpinvoltage falling Aspercentage toVREGN 0.2% 0.4% 0.6%\n47.2VHTF Hottemperature TSpinvoltage rising threshold Aspercentage toVREGN 46.6% 48.8%%\nCut-off temperature TSpinvoltage falling 44.7VTCO Aspercentage toVREGN 44.2% 45.2%threshold %\nDeglitch time fortemperature outofrangeVTS>VLTF,orVTS<VTCO,orVTS<VHTF 10 msdetection\nCHARGE OVER-CURRENT COMPARATOR\nIHSFET_OCP HSFET over-current threshold 5.3 7 A\nIBATFET_OCP System over load threshold 9 A\nCHARGE UNDER-CURRENT COMPARATOR (CYCLE-BY-CYCLE)\nVLSFET_UCP LSFET charge under-current falling threshold From sync mode tonon-sync mode 100 mA\nPWM OPERATION\nFSW PWM Switching frequency, anddigital clock 1300 1500 1700 kHz\nDMAX Maximum PWM duty cycle 97%\n8 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: bq24190 bq24192 bq24192I\nbq24190 ,bq24192 ,bq24192I\nwww.ti.com SLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014\nElectrical Characteristics (continued)\nVVBUS_UVLOZ <VVBUS <VACOV andVVBUS >VBAT+VSLEEP ,TJ=–40°Cto125°CandTJ=25°Cfortypical values unless other\nnoted.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVBTST-VSW when LSFET refresh pulse is3.6requested, VBUS =5V\nVBTST_REFRESH Bootstrap refresh comparator threshold V\nVBTST-VSW when LSFET refresh pulse is4.5requested, VBUS >6V\nBOOST MODE OPERATION\nVOTG_REG OTG output voltage I(VBUS) =0 5.00 V\nVOTG_REG_ACC OTG output voltage accuracy I(VBUS) =0 –2% 2%\nREG01[0] =0 0.5 A\nIOTG OTG mode output current\nREG01[0] =1 1.3 A\nVOTG_OVP OTG over-voltage threshold 5.3 5.5 V\nIOTG_ILIM LSFET cycle-by-cycle current limit 3.2 4.6 A\nIOTG_HSZCP HSFET under current falling threshold 100 mA\nREG01[0] =1 1.4 1.8 2.7\nIRBFET_OCP RBFET over-current threshold A\nREG01[0] =0 0.6 1.1 1.8\nREGN LDO\nVVBUS =10V,IREGN =40mA 5.6 6 6.4 V\nVREGN REGN LDO output voltage\nVVBUS =5V,IREGN =20mA 4.75 4.8 V\nIREGN REGN LDO current limit VVBUS =10V,VREGN =3.8V 50 mA\nLOGIC I/OPINCHARACTERISTICS (OTG, CE,PSEL, STAT, PG)\nVILO Input lowthreshold 0.4 V\nVIH Input high threshold 1.3 V\nVOUT_LO Output lowsaturation voltage Sink current =5mA 0.4 V\nIBIAS High level leakage current Pulluprail1.8V 1 µA\nI2CINTERFACE (SDA, SCL, INT)\nVIH Input high threshold level VPULL-UP =1.8V,SDA andSCL 1.3 V\nVIL Input lowthreshold level VPULL-UP =1.8V,SDA andSCL 0.4 V\nVOL Output lowthreshold level Sink current =5mA 0.4 V\nIBIAS High-level leakage current VPULL-UP =1.8V,SDA andSCL 1 µA\nfSCL SCL clock frequency 400 kHz\nDIGITAL CLOCK AND WATCHDOG TIMER\nfHIZ Digital crude clock REGN LDO disabled 15 35 50 kHz\nfDIG Digital clock REGN LDO enabled 1300 1500 1700 kHz\ntWDT REG05[5:4] =11 REGN LDO enabled 136 160 sec\n8.6 Typical Characteristics\nTable 1.Table ofFigures\nFIGURE NO.\nSystem Light Load Efficiency vsSystem Load Current Figure 1\nSYS Voltage Regulation vsSystem Load Figure 2\nCharging Efficiency vsCharging Current Figure 3\nBoost Mode Efficiency vsVBUS Load Current Figure 4\nBoost Mode VBUS Voltage Regulation vsVBUS Load Current Figure 5\nSYS Voltage vsTemperature Figure 6\nBAT Voltage vsTemperature Figure 7\nInput Current Limit vsTemperature Figure 8\nCharge Current vsTemperature Figure 9\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: bq24190 bq24192 bq24192I\n4.90 4.92 4.94 4.96 4.98 5.00 5.02 5.04 \n0 200 400 600 800 1000 1200 1400 VBUS Voltage (V) \nVBUS Load Current (A) VBAT = 3.2 V \nVBAT = 3.8 V \nVBAT = 4.2 V \nC005 \n3.50 3.55 3.60 3.65 3.70 3.75 3.80 \n/cb150 0 50 100 150 SYS Voltage (V) \nTemperature ( /c83C) SYSMIN 3.5 V \nC001 \n85 87 89 91 93 95 \n0 1 2 3 4 5 Efficiency (%) \nLoad Current (A) VBUS = 5 V \nVBUS = 7 V \nVBUS = 9 V \nVBUS = 12 V \nC011 \n80 85 90 95 100 \n0 500 1000 1500 Efficiency (%) \nVBUS Load Current (A) VBAT = 3.2 V \nVBAT = 3.8 V \nC013 \n70 75 80 85 90 95 \n0 100 200 300 400 500 600 Efficiency (%) \nLoad Current (mA) VBUS = 5 V \nVBUS = 9 V \nC012 \n3.60 3.62 3.64 3.66 3.68 3.70 \n0 1 2 3 4 5 SYS Voltage (V) \nSystem Load Current (A) VBUS = 5 V \nVBUS = 17 V \nC014 \nbq24190 ,bq24192 ,bq24192I\nSLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014 www.ti.com\nFigure 1.System Light Load Efficiency vsSystem Load Figure 2.SYS Voltage Regulation vsSystem Load\nCurrent\nFigure 3.Charging Efficiency vsCharging Current Figure 4.Boost Mode Efficiency vsVBUS Load Current\nFigure 5.Boost Mode VBUS Voltage Regulation vsVBUS Figure 6.SYS Voltage vsTemperature\nLoad Current\n10 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: bq24190 bq24192 bq24192I\n00.511.522.533.544.55\n40 50 60 70 80 90 100 110 120 130Charge Current (A)\nTemperature (°C)TREG 80 C\nTREG 120 C\nC009\n4.054.094.134.174.214.25\n–50 0 50 100 150BAT Voltage (V)\nTemperature (°C)VREG = 4.112 V\nVREG = 4.208 V\nC002\n400 600 800 1000 1200 1400 1600 1800 2000 \n/cb150 0 50 100 150 Input Current Limit (A) \nTemperature ( /c83C) IIN = 500 mA \nIIN = 1.5 A \nIIN = 2 A \nC003 \nbq24190 ,bq24192 ,bq24192I\nwww.ti.com SLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014\nFigure 7.BAT Voltage vsTemperature Figure 8.Input Current Limit vsTemperature\nFigure 9.Charge Current vsTemperature\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: bq24190 bq24192 bq24192I\nSTAT\nSCL SDAFBO\nCONVERTER\nCONTROL\nPGNDREGNBTSTREGN\nPG(192/192I)TSHUTTSHUTIC TJ\nTS1REGN\nLDO\nbq2419xPMID\nQ1VBUS\nQ3Q2SW\nQ4SYS\nBAT\nCHARGE\nCONTROL\nSTATE\nMACHINE\nI2C\nInterfaceINTIINDPM\nICHG_REGVSYSMINVBAT_REGIC TJ\nTREG\nBATLOWV\nBATV(BATLOWV)SUSPENDRECHRG\nBATV - V(BAT_REG) (RECHG)REFRESHV(BTST_REFRESH)V(BTST-SW)UCPI(LSFET_UCP)\nI(Q3)BATOVP\nV x V(BAT_REG) (BATOVP)BATVINDPM\nPSEL(192/192I)D+ (190)\nD– (190)USB Host\nAdapter\nDetection\nOTGEN_CHARGE\nEN_BOOST\nBAD_SRCI(BADSRC)\nIDC\nBAT_GDV(BATGD)BATEN_HIZ\nUSB\nAdapter\n1.5A\nTERMINATION\nITERMICHG\nBATSHORT\nBATV(SHORT)CONVERTER\nCONTROL\nSTATE\nMACHINEQ2_OCP\nI(HSFET_OCP)I(Q2)\nSYSBAT\nREF\nDACICHG_REGV(VBUS_UVLOZ)\nUVLO\nV +V(BATZ) (SLEEP)\nSLEEP\nV(AC0V)ACOVEN_HIZ\nCEILIM\nTS2ICHG\nVBAT_REG\nQ4 Gate\nControl\nbq24192Ibq24190/192Q3_OCP_BOOSTI(OTG_ILIM)I(Q3)Q2_UCP_BOOSTI(OTG_HSZCP)I(Q2)VBUS_OVP_BOOSTV(OTG_OVP)VBUS\nBATTERY\nTHERMISTER\nSENSING\n(bq24190/192/\n192I Hot/Cold)Q1 Gate\nControl\nbq24190 ,bq24192 ,bq24192I\nSLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014 www.ti.com\n9Detailed Description\n9.1 Overview\nThe bq24190, bq24192, bq24192I isanI2Ccontrolled power path management device and asingle cellLi-Ion\nbattery charger. Itintegrates theinput reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2),\nlow-side switching FET (LSFET, Q3), andBATFET (Q4) between system andbattery. The device also integrates\nthebootstrap diode forthehigh-side gate drive.\n9.2 Functional Block Diagram\n12 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: bq24190 bq24192 bq24192I\nbq24190 ,bq24192 ,bq24192I\nwww.ti.com SLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014\n9.3 Feature Description\n9.3.1 Device Power Up\n9.3.1.1 Power-On-Reset (POR)\nThe internal bias circuits arepowered from thehigher voltage ofVBUS and BAT. When VBUS orVBAT rises\nabove UVLOZ, thesleep comparator, battery depletion comparator and BATFET driver areactive. I2Cinterface\nisready forcommunication andalltheregisters arereset todefault value. The host canaccess alltheregisters\nafter POR.\n9.3.1.2 Power Upfrom Battery without DCSource\nIfonly battery ispresent and thevoltage isabove depletion threshold (VBAT_DEPL ),theBATFET turns onand\nconnects battery tosystem. The REGN LDO stays offtominimize thequiescent current. The lowRDSON in\nBATFET andthelowquiescent current onBAT minimize theconduction loss andmaximize thebattery runtime.\nThe device always monitors thedischarge current through BATFET. When thesystem isoverloaded orshorted,\nthedevice willimmediately turn offBATFET andkeep BATFET offuntil theinput source plugs inagain.\n9.3.1.2.1 BATFET Turn Off\nThe BATFET canbeforced offbythehost through I2CREG07[5]. This bitallows theuser toindependently turn\nofftheBATFET when thebattery condition becomes abnormal during charging. When BATFET isoff,there isno\npath tocharge ordischarge thebattery.\nWhen battery isnotattached, theBATFET should beturned offbysetting REG07[5] to1todisable charging and\nsupplement mode.\n9.3.1.2.2 Shipping Mode\nWhen end equipment isassembled, thesystem isconnected tobattery through BATFET. There willbeasmall\nleakage current todischarge thebattery even when thesystem ispowered off.Inorder toextend thebattery life\nduring shipping andstorage, thedevice canturn offBATFET sothatthesystem voltage iszero tominimize the\nleakage.\nInorder tokeep BATFET offduring shipping mode, thehost hastodisable thewatchdog timer (REG05[5:4] =\n00)anddisable BATFET (REG07[5] =1)atthesame time.\nOnce theBATFET isdisabled, theBATFET canbeturned onbyplugging inadapter.\n9.3.1.3 Power Upfrom DCSource\nWhen theDCsource plugs in,thebq24190, bq24192, bq24192I checks theinput source voltage toturn on\nREGN LDO andallthebias circuits. Italso checks theinput current limit before starts thebuck converter.\n9.3.1.3.1 REGN LDO\nThe REGN LDO supplies internal bias circuits aswell astheHSFET and LSFET gate drive. The LDO also\nprovides bias railtoTS1/TS2 external resistors. The pull-up railofSTAT andPGcanbeconnected toREGN as\nwell.\nThe REGN isenabled when alltheconditions arevalid.\n1.VBUS above UVLOZ\n2.VBUS above battery +VSLEEPZ inbuck mode orVBUS below battery +VSLEEPZ inboost mode\n3.After typical 220ms delay (100ms minimum) iscomplete\nIfoneoftheabove conditions isnotvalid, thedevice isinhigh impedance mode (HIZ) with REGN LDO off.The\ndevice draws less than 50µAfrom VBUS during HIZstate. The battery powers upthesystem when thedevice is\ninHIZ.\n9.3.1.3.2 Input Source Qualification\nAfter REGN LDO powers up,thebq24190, bq24192, bq24192I checks thecurrent capability oftheinput source.\nThe input source hastomeet thefollowing requirements tostart thebuck converter.\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: bq24190 bq24192 bq24192I\nD+\nD-VDP_SRC\nVLGC_HI\nIDP_SRC\nCHG_DET\nVDAC_REF\nIDM_SINK\nRDM_DWN\nbq24190 ,bq24192 ,bq24192I\nSLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014 www.ti.com\nFeature Description (continued)\n1.VBUS voltage below 18V(not inACOV)\n2.VBUS voltage above 3.8Vwhen pulling 30mA(poor source detection)\nOnce theinput source passes alltheconditions above, thestatus register REG08[2] goes high and thePGpin\n(bq24192, bq24192I) goes low. AnINTisasserted tothehost.\nIfthedevice fails thepoor source detection, itwillrepeat thedetection every 2seconds.\n9.3.1.3.3 Input Current Limit Detection\nThe USB ports onpersonal computers areconvenient charging source forportable devices (PDs). Iftheportable\ndevice isattached toaUSB host, theUSB specification requires theportable device todraw limited current (100\nmA/500 mAinUSB 2.0,and150mA/900 mAinUSB 3.0). Iftheportable device isattached toacharging port, it\nisallowed todraw upto1.5A.\nAfter thePGisLOW orREG08[2] goes HIGH, thecharger device always runs input current limit detection when\naDCsource plugs inunless thecharger isinHIZduring host mode.\nThe bq24190 follows battery charging specification 1.2(bc1.2) todetect input source through USB D+/D –lines.\nThe bq24192 andbq24192I setinput current limit through PSEL andOTG pins.\nAfter theinput current limit detection isdone, thehost canwrite toREG00[2:0] tochange theinput current limit.\n9.3.1.3.4 D+/D –Detection Sets Input Current Limit inbq24190\nThe bq24190 contains aD+/D –based input source detection toprogram theinput current limit. The D+/D-\ndetection hastwosteps: data contact detect (DCD) followed byprimary detection.\nFigure 10.USB D+/D- Detection\nDCD (Data Contact Detection) uses acurrent source todetect when theD+/D –pins have made contact during\nanattach event. The protocol fordata contact detect isasfollows:\n•Detect VBUS present andREG08[2] =1(power good)\n•Turn onD+IDP_SRC andtheD–pull-down resistor RDM_DWN for40ms\n•IftheUSB connector isproperly attached, theD+linegoes from HIGH toLOW, wait upto0.5sec.\n•Turn offIDP_SRC anddisconnect RDM_DWN\nThe primary detection isused todistinguish between USB host (Standard Down Stream Port, orSDP) and\ndifferent type ofcharging ports (Charging Down Stream Port, orCDP, and Dedicated Charging Port, orDCP).\nThe protocol forprimary detection isasfollows:\n•Turn onVDP_SRC onD+andIDM_SINK onD–for40ms\n14 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: bq24190 bq24192 bq24192I\nbq24190 ,bq24192 ,bq24192I\nwww.ti.com SLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014\nFeature Description (continued)\n•IfPDisattached toaUSB host (SDP), theD–islow. IfPDisattached toacharging port (CDP orDCP), the\nD–ishigh\n•Turn offVDP_SRC andIDM_SINK\nTable 2shows theinput current limit setting after D+/D –detection.\nTable 2.bq24190 USB D+/D –Detection\nD+/D –DETECTION OTG INPUT CURRENT LIMIT REG08[7:6]\n0.5sectimer expired inDCD — 100mA 00\n(D+/D- floating)\nUSB host LOW 100mA 01\nUSB host HIGH 500mA 01\nCharging port — 1.5A 10\n9.3.1.3.5 PSEL/OTG Pins SetInput Current Limit inbq24192, bq24192I\nThe bq24192 and bq24192I hasPSEL instead ofD+/D –.Itdirectly takes theUSB PHY device output todecide\nwhether theinput isUSB host orcharging port.\nTable 3.bq24192, bq24192I Input Current Limit Detection\nPSEL OTG INPUT CURRENT LIMIT REG08[7:6]\nHIGH LOW 100mA 01\nHIGH HIGH 500mA 01\n1.5A(bq24192I)LOW — 103A(bq24192)\n9.3.1.3.6 HIZState wth100mA USB Host\nInbattery charging spec, thegood battery threshold istheminimum charge level ofabattery topower upthe\nportable device successfully. When theinput source is100-mA USB host, and thebattery isabove bat-good\nthreshold (VBATGD ),thedevice follows battery charging spec andenters high impedance state (HIZ). InHIZstate,\nthedevice isinthelowest quiescent state with REGN LDO and thebias circuits off.The charger device sets\nREG00[7] to1,and theVBUS current during HIZstate willbeless than 30µA.The system issupplied bythe\nbattery.\nOnce thecharger device enters HIZstate inhost mode, itstays inHIZuntil thehost writes REG00[7] =0.When\ntheprocessor host wakes up,itisrecommended tofirstcheck ifthecharger isinHIZstate.\nIndefault mode, thecharger ICwillreset REG00[7] back to0when input source isremoved. When another\nsource plugs in,thecharger ICwillrundetection again, andupdate theinput current limit.\n9.3.1.3.7 Force Input Current Limit Detection\nThe host can force thecharger device toruninput current limit detection bysetting REG07[7] =1.After the\ndetection iscomplete, REG07[7] willreturn to0byitself.\n9.3.1.4 Converter Power-Up\nAfter theinput current limit isset,theconverter isenabled andtheHSFET andLSFET start switching. Ifbattery\ncharging isdisabled, BATFET turns off.Otherwise, BATFET stays ontocharge thebattery.\nThe bq24190, bq24192, bq24192I provides soft-start when ramp upthesystem rail. When thesystem railis\nbelow 2.2V,theinput current limit isforced to100 mA. After thesystem rises above 2.2V,thecharger device\nsets theinput current limit setbythelower value between register andILIM pin.\nAsabattery charger, thebq24190, bq24192, bq24192I deploys a1.5-MHz step-down switching regulator. The\nfixed frequency oscillator keeps tight control oftheswitching frequency under allconditions ofinput voltage,\nbattery voltage, charge current andtemperature, simplifying output filter design.\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: bq24190 bq24192 bq24192I\nbq24190 ,bq24192 ,bq24192I\nSLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014 www.ti.com\nAtype IIIcompensation network allows using ceramic capacitors attheoutput oftheconverter. Aninternal saw-\ntooth ramp iscompared totheinternal error control signal tovary theduty cycle oftheconverter. The ramp\nheight isproportional tothePMID voltage tocancel outanyloop gain variation duetoachange ininput voltage.\nInorder toimprove light-load efficiency, thedevice switches toPFM control atlight load when battery isbelow\nminimum system voltage setting orcharging isdisabled. During thePFM operation, theswitching duty cycle is\nsetbytheratio ofSYS andVBUS.\n9.3.1.5 Boost Mode Operation from Battery\nThe bq24190, bq24192, bq24192I supports boost converter operation todeliver power from thebattery toother\nportable devices through USB port. The boost mode output current rating meets theUSB On-The-Go 500-mA\noutput requirement. The maximum output current is1.3A.The boost operation canbeenabled ifthefollowing\nconditions arevalid:\n1.BAT above BATLOWV threshold (VBATLOWV setbyREG04[1])\n2.VBUS less than BAT+V SLEEP (insleep mode)\n3.Boost mode operation isenabled (OTG pinHIGH andREG01[5:4] =10)\n4.After 220-ms delay from boost mode enable\nInboost mode, thebq24190, bq24192, bq24192I employs a1.5-MHz step-up switching regulator. Similar tobuck\noperation, thedevice switches from PWM operation toPFM operation atlight load toimprove efficiency.\nDuring boost mode, thestatus register REG08[7:6] issetto11,theVBUS output is5Vand theoutput current\ncanreach upto500mAor1.3A,selected viaI2C(REG01[0]).\nAny fault during boost operation, including VBUS over-voltage orover-current, sets thefault register REG09[6] to\n1andanINTisasserted.\n9.3.2 Power Path Management\nThe bq24190, bq24192, bq24192I accommodates awide range ofinput sources from USB, wall adapter, tocar\nbattery. The device provides automatic power path selection tosupply thesystem (SYS) from input source\n(VBUS), battery (BAT), orboth.\n9.3.2.1 Narrow VDC Architecture\nThe device deploys Narrow VDC architecture (NVDC) with BATFET separating system from battery. The\nminimum system voltage issetbyREG01[3:1]. Even with afully depleted battery, thesystem isregulated above\ntheminimum system voltage (default 3.5V).\nWhen thebattery isbelow minimum system voltage setting, theBATFET operates inlinear mode (LDO mode),\nand thesystem is150 mVabove theminimum system voltage setting. Asthebattery voltage rises above the\nminimum system voltage, BATFET isfully onand thevoltage difference between thesystem and battery isthe\nVDSofBATFET.\nWhen thebattery charging isdisabled orterminated, thesystem isalways regulated at150 mVabove the\nminimum system voltage setting. The status register REG08[0] goes high when thesystem isinminimum system\nvoltage regulation.\n16 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: bq24190 bq24192 bq24192I\n9V\nCurrent\n2.8A4A\n-0.6A3.2A\n0.5A3.6V\n3.4V\n3.2V\n3.18V\n1.2A\n1.0A\nDPM DPM\nSupplementVoltage\nSYSVBUS\nBAT\nICHG\nIINISYS\n2.7   2.9   3.1   3.3   3.5   3.7   3.9   4.1   4.3\nBAT (V)3.13.33.53.73.94.14.34.5\nSYS\n(V)Charge DisabledCharge Enabled\nMinimum System Voltage\nbq24190 ,bq24192 ,bq24192I\nwww.ti.com SLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014\nFigure 11.V(SYS) vsV(BAT)\n9.3.2.2 Dynamic Power Management\nTomeet maximum current limit inUSB spec and avoid over loading theadapter, thebq24190, bq24192,\nbq24192I features Dynamic Power Management (DPM), which continuously monitors theinput current andinput\nvoltage.\nWhen input source isover-loaded, either thecurrent exceeds theinput current limit (REG00[2:0]) orthevoltage\nfalls below theinput voltage limit (REG00[6:3]). The device then reduces thecharge current until theinput current\nfalls below theinput current limit andtheinput voltage rises above theinput voltage limit.\nWhen thecharge current isreduced tozero, buttheinput source isstilloverloaded, thesystem voltage starts to\ndrop. Once thesystem voltage falls below thebattery voltage, thedevice automatically enters thesupplement\nmode where theBATFET turns onand battery starts discharging sothat thesystem issupported from both the\ninput source andbattery.\nDuring DPM mode (either VINDPM orIINDPM), thestatus register REG08[3] willgohigh.\nFigure 12shows theDPM response with 9-V/1.2-A adapter, 3.2-V battery, 2.8-A charge current and 3.4-V\nminimum system voltage setting.\nFigure 12.DPM Response\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: bq24190 bq24192 bq24192I\n0      5     10    15    20    25 30    35    40    45     50    55\nV(BAT-SYS) (mV)00.51.01.52.02.53.03.54.0\nCURRENT (A)4.5\nbq24190 ,bq24192 ,bq24192I\nSLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014 www.ti.com\n9.3.2.3 Supplement Mode\nWhen thesystem voltage falls below thebattery voltage, theBATFET turns onand theBATFET gate is\nregulated thegate drive ofBATFET sothat theminimum BATFET VDSstays at30mVwhen thecurrent islow.\nThis prevents oscillation from entering andexiting thesupplement mode. Asthedischarge current increases, the\nBATFET gate isregulated with ahigher voltage toreduce RDSON until theBATFET isinfullconduction. Atthis\npoint onwards, theBATFET VDSlinearly increases with discharge current. Figure 13shows theV-Icurve ofthe\nBATFET gate regulation operation. BATFET turns offtoexitsupplement mode when thebattery isbelow battery\ndepletion threshold.\nFigure 13.BATFET V-ICurve\n9.3.3 Battery Charging Management\nThe bq24190, bq24192, bq24192I charges 1-cell Li-Ion battery with upto4.5A charge current forhigh capacity\ntablet battery. The 12-mΩBATFET improves charging efficiency and minimizes the voltage drop during\ndischarging.\n9.3.3.1 Autonomous Charging Cycle\nWith battery charging enabled atPOR (REG01[5:4] =01), thebq24190, bq24192, bq24192I can complete a\ncharging cycle without host involvement. The device default charging parameters arelisted inTable 4.\nTable 4.Charging Parameter Default Setting\nDEFAULT MODE bq24190, bq24192 bq24192I\nCharging voltage 4.208 V 4.112 V\nCharging Current 2.048 A 1.024 A\nPre-charge current 256mA 256mA\nTermination current 256mA 256mA\nTemperature profile Hot/Cold Hot/Cold\nSafety timer 8hours(1)8hours(1)\n(1) See section Charging Safety Timer formore information.\nAnew charge cycle starts when thefollowing conditions arevalid:\n•Converter starts\n•Battery charging isenabled byI2Cregister bit(REG01[5:4]) =01andCEislow\n•Nothermistor fault onTS1 andTS2\n•Nosafety timer fault\n•BATFET isnotforced toturn off(REG07[5])\nThe charger device automatically terminates thecharging cycle when thecharging current isbelow termination\nthreshold and charge voltage isabove recharge threshold. When afullbattery voltage isdischarged below\nrecharge threshold (REG04[0]), thebq24190, bq24192, bq24192I automatically starts another charging cycle.\n18 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: bq24190 bq24192 bq24192I\n/c40 /c41 BATREG_ACTUAL BATREG_I2C CHRG_ACTUAL COMP CLAMPV = V + lower of I × R and V\nRegulation Voltage\n(3.5V – 4.4V)\nFast Charge Current\n(500mA-4020mA)\nVBAT_LOWV (2.8V/3V)\nVBAT_SHORT (2V)\nIPRECHARGE (128mA-2048mA)\nITERMINATION (128mA-2048mA)\nIBATSHORT (100mA)Battery Voltage\nCharge Current\nTrickle Charge Pre-charge Fast Charge and Voltage RegulationSafety Timer\nExpiration\nbq24190 ,bq24192 ,bq24192I\nwww.ti.com SLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014\nThe STAT output indicates thecharging status ofcharging (LOW), charging complete orcharge disable (HIGH)\norcharging fault (Blinking). The status register REG08[5:4] indicates thedifferent charging phases: 00-charging\ndisable, 01-precharge, 10-fast charge (constant current) and constant voltage mode, 11-charging done. Once a\ncharging cycle iscomplete, anINTisasserted tonotify thehost.\nThe host can always control thecharging operation and optimize thecharging parameters bywriting tothe\nregisters through I2C.\n9.3.3.2 Battery Charging Profile\nThe device charges thebattery inthree phases: preconditioning, constant current and constant voltage. Atthe\nbeginning ofacharging cycle, thedevice checks thebattery voltage andapplies current.\nTable 5.Charging Current Setting\nVBAT CHARGING CURRENT REG DEFAULT SETTING REG08[5:4]\n<2V 100mA – 01\n2V-3V REG03[7:4] 256mA 01\n>3V REG02[7:2] 2048 mA(bq24190/192) 1024 mA(bq24192I) 10\nIfthecharger device isinDPM regulation orthermal regulation during charging, theactual charging current will\nbeless than theprogrammed value. Inthiscase, termination istemporarily disabled and thecharging safety\ntimer iscounted athalftheclock rate.\nFigure 14.Battery Charging Profile\n9.3.3.3 Battery Path Impedance IRCompensation\nTospeed upthecharging cycle, wewould liketostay inconstant current mode aslong aspossible. Inreal\nsystem, theparasitic resistance, including routing, connector, MOSFETs and sense resistor inthebattery pack,\nmay force thecharger device tomove from constant current loop toconstant voltage loop tooearly, extending\nthecharge time.\nThe bq24190, bq24192, bq24192I allows theuser tocompensate fortheparasitic resistance byincreasing the\nvoltage regulation setpoint according totheactual charge current and theresistance. Forsafe operation, the\nuser should setthemaximum allowed regulation voltage toREG06[4:2], and theminimum trace parasitic\nresistance (REG06[7:5]).\n(1)\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: bq24190 bq24192 bq24192I\nTEMPERATURE RANGE TO\nINITIATE CHARGETEMPERATURE RANGE\nDURING A CHARGE CYCLE\nCHARGE SUSPENDED CHARGE SUSPENDEDVREF VREF\nVLTF\nCHARGE at full C CHARGE at full C\nVHTF\nVTCO\nCHARGE SUSPENDEDCHARGE SUSPENDED\nAGND AGNDVLTFH VLTFHVLTF\nREGN\nTS\nRT2RT1\nRTH\n103ATbq2419x\nbq24190 ,bq24192 ,bq24192I\nSLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014 www.ti.com\n9.3.3.4 Thermistor Qualification\nThe high capacity battery usually has twoormore single cells inparallel. The bq24190, bq24192, bq24192I\nprovides twoTSpins tomonitor thethermistor (NTC) ineach cellindependently.\n9.3.3.4.1 Cold/Hot Temperature Window\nThe bq24190, bq24192, bq24192I continuously monitors battery temperature bymeasuring thevoltage between\ntheTSpins and ground, typically determined byanegative temperature coefficient thermistor and anexternal\nvoltage divider. The device compares this voltage against itsinternal thresholds todetermine ifcharging is\nallowed. Toinitiate acharge cycle, thebattery temperature must bewithin theVLTFtoVHTFthresholds. During the\ncharge cycle thebattery temperature must bewithin theVLTFtoVTCOthresholds, else thedevice suspends\ncharging andwaits until thebattery temperature iswithin theVLTFtoVHTFrange.\nFigure 15.TSResistor Network\nWhen theTSfault occurs, thefault register REG09[2:0] indicates theactual condition oneach TSpinandanINT\nisasserted tothehost. The STAT pinindicates thefault when charging issuspended.\nFigure 16.TSPinThermistor Sense Thresholds\nAssuming a103AT NTC thermistor isused onthebattery pack, thevalue RT1 and RT2 canbedetermined by\nusing thefollowing equations:\n20 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: bq24190 bq24192 bq24192I\nVREF COLD HOT\nLTF TCO\nVREF VREF\nHOT COLD\nTCO LTF\nVREF\nLTF\nCOLD1 1V RTH RTHV V/CharA0RT2\nV VRTH 1 RTH 1V V\nV1VRT11 1\nRT2 RTH/c230 /c246/c180 /c180 /c180 /c45 /c231 /c247\n/c232 /c248/c61\n/c230 /c246 /c230 /c246/c180 /c45 /c45 /c180 /c45/c231 /c247 /c231 /c247\n/c232 /c248 /c232 /c248\n/c45\n/c61\n/c43\nbq24190 ,bq24192 ,bq24192I\nwww.ti.com SLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014\n(2)\nSelect 0°Cto45°Crange forLi-ion orLi-polymer battery,\nRTH COLD =27.28 kΩ\nRTH HOT=4.911 kΩ\nRT1 =5.52 kΩ\nRT2 =31.23 kΩ\n9.3.3.5 Charging Termination\nThe bq24190, bq24192, bq24192I terminates acharge cycle when thebattery voltage isabove recharge\nthreshold, and thecurrent isbelow termination current. After thecharging cycle iscomplete, theBATFET turns\noff.The converter keeps running topower thesystem, and BATFET can turn back ontoengage supplement\nmode.\nWhen termination occurs, thestatus register REG08[5:4] is11,andanINTisasserted tothehost. Termination is\ntemporarily disabled ifthecharger device isininput current/voltage regulation orthermal regulation. Termination\ncanbedisabled bywriting 0toREG05[7].\n9.3.3.5.1 Termination when REG02[0] =1\nWhen REG02[0] isHIGH toreduce thecharging current by80%, thecharging current could beless than the\ntermination current. The charger device termination function should bedisabled. When thebattery ischarged to\nfully capacity, thehost disables charging through CEpinorREG01[5:4].\n9.3.3.5.2 Termination when REG05[6] =1\nUsually theSTAT bitindicates charging complete when thecharging current falls below termination threshold.\nWrite REG05[6] =1toenable anearly “charge done ”indication onSTAT pin.The STAT pingoes high when the\ncharge current reduces below 800 mA. The charging cycle isstillon-going until thecurrent falls below the\ntermination threshold.\n9.3.3.6 Charging Safety Timer\nThe bq24190, bq24192, bq24192I hassafety timer toprevent extended charging cycle due toabnormal battery\nconditions.\nIndefault mode, thedevice keeps charging thebattery with 5-hour fast charging safety timer regardless of\nREG05[2:1] default value. Attheendofthe5hours, theEN_HIZ (REG00[7]) issettosignal thebuck converter\nstops and thesystem load issupplied bythebattery. The EN_HIZ bitcan becleared torestart thebuck\nconverter.\nInhost mode, thedevice keeps charging thebattery until thefastcharging safety timer expired. The duration of\nsafety timer can besetbytheREG05[2:1] bits (default =8hours). Attheend ofsafety timer, theEN_HIZ\n(REG00[7]) iscleared tosignal thebuck converter continues tooperation tosupply system load.\nThe safety timer is1hour when thebattery isbelow BATLOWV threshold. The user can program fast charge\nsafety timer through I2C(REG05[2:1]). When safety timer expires, thefault register REG09[5:4] goes 11andan\nINTisasserted tothehost. The safety timer feature canbedisabled viaI2C(REG05[3]).\nThe following actions restart thesafety timer:\n•Atthebeginning ofanew charging cycle\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: bq24190 bq24192 bq24192I\nbq24190 ,bq24192 ,bq24192I\nSLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014 www.ti.com\n•Toggle theCEpinHIGH toLOW toHIGH (charge enable)\n•Write REG01[5:4] from 00to01(charge enable)\n•Write REG05[3] from 0to1(safety timer enable)\nDuring input voltage/current regulation orthermal regulation, orwhen FORCE_20PCT (REG02[0]) bitisset,the\nsafety timer counts athalfclock rate since theactual charge current islikely tobebelow theregister setting. For\nexample, ifthecharger isininput current regulation (IINDPM) throughout thewhole charging cycle, and the\nsafety time issetto5hours, thesafety timer willexpire in10hours. This feature canbedisabled bywriting 0to\nREG07[6].\nItisrecommended todisable safety timer first byclearing REG05[3] bitbefore safety timer configuration is\nchanged. The safety timer should bere-enabled bysetting REG05[3] bit.\n9.3.3.7 USB Timer when Charging from USB100mA Source\nThe total charging time indefault mode from USB100-mA source islimited bya45-min max timer. Attheendof\nthetimer, thedevice stops theconverter andgoes toHIZ.\n9.3.4 Status Outputs (PG,STAT, andINT)\n9.3.4.1 Power Good Indicator (PG)\nInbq24192, bq24192I, PGgoes LOW toindicate agood input source when:\n1.VBUS above UVLO\n2.VBUS above battery (not insleep)\n3.VBUS below ACOV threshold\n4.VBUS above 3.8Vwhen 30-mA current isapplied (not apoor source)\n9.3.4.2 Charging Status Indicator (STAT)\nThe bq24190, bq24192, bq24192I indicates charging state ontheopen drain STAT pin.The STAT pincandrive\nLED astheapplication diagram shows.\nTable 6.STAT PinState\nCHARGING STATE STAT\nCharging inprogress (including recharge) LOW\nCharging complete HIGH\nSleep mode, charge disable HIGH\nCharge suspend (Input over-voltage, TSfault, timer fault, input orsystem over- blinking at1Hz (bq24190, bq24192)\nvoltage) or10-kΩpulldown (bq24192I)\nWhen afault occurs, instead ofblinking, theSTAT pininbq24192I has a10-kΩpull-down resistor toground.\nWhen thepull-up resistor is30kΩ,theSTAT voltage during fault is1/4ofthepull-up rail.\n9.3.4.3 Interrupt toHost (INT)\nInsome applications, thehost does notalways monitor thecharger operation. The INTnotifies thesystem onthe\ndevice operation. The following events willgenerate 256-us INTpulse.\n•USB/adapter source identified (through PSEL orDPDM detection, with OTG pin)\n•Good input source detected\n–VVBUS -VBAT>VSLEEPZ\n–VVBUS >VACOV\n–current limit above IBADSRC\n•Input removed\n•Charge Complete\n•Any FAULT event inREG09\n22 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: bq24190 bq24192 bq24192I\nILIM\nINMAXVI /CharA0 IIN1V/c61 /c180\nINMAX\nILIM1V/CharA0I 530R/c61 /c180\nbq24190 ,bq24192 ,bq24192I\nwww.ti.com SLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014\nWhen afault occurs, thecharger device sends outINTand keeps thefault state inREG09 until thehost reads\nthefault register. Before thehost reads REG09 andallthefaults arecleared, thecharger device would notsend\nany INT upon new faults. Inorder toread thecurrent fault status, thehost has toread REG09 two times\nconsecutively. The 1streads fault register status from thelastread and the2ndreads thecurrent fault register\nstatus.\n9.3.5 Protections\n9.3.5.1 Input Current Limit onILIM\nForsafe operation, thebq24190, bq24192, bq24192I hasanadditional hardware pinonILIM tolimit maximum\ninput current onILIM pin.The input maximum current issetbyaresistor from ILIM pintoground as:\n(3)\nThe actual input current limit isthelower value between ILIM setting and register setting (REG00[2:0]). For\nexample, iftheregister setting is111for3A,andILIM hasa353-Ωresistor toground for1.5A,theinput current\nlimit is1.5A.ILIM pincanbeused tosettheinput current limit rather than theregister settings.\nThe device regulates ILIM pinat1V.IfILIM voltage exceeds 1V,thedevice enters input current regulation\n(Refer toDynamic Power Path Management section).\nThe voltage ontheILIM pinisproportional totheinput current. The ILIM pincanbeused tomonitor theinput\ncurrent perEquation 4:\n(4)\nForexample, iftheILIM pinsets 2A,andtheILIM voltage is0.6V,theactual input current is1.2A.IftheILIM\npinisopen, theinput current islimited tozero since ILIM voltage floats above 1V.IftheILIM pinisshort, the\ninput current limit issetbytheregister.\n9.3.5.2 Thermal Regulation andThermal Shutdown\nThe bq24190, bq24192, bq24192I monitors theinternal junction temperature TJtoavoid overheat thechip and\nlimits theICsurface temperature. When theinternal junction temperature exceeds thepreset limit (REG06[1:0]),\nthedevice lowers down thecharge current. The wide thermal regulation range from 60°Cto120°Callows the\nuser tooptimize thesystem thermal performance.\nDuring thermal regulation, theactual charging current isusually below theprogrammed battery charging current.\nTherefore, termination isdisabled, thesafety timer runs athalftheclock rate, and thestatus register REG08[1]\ngoes high.\nAdditionally, thedevice hasthermal shutdown toturn offtheconverter. The fault register REG09[5:4] is10and\nanINTisasserted tothehost.\n9.3.5.3 Voltage andCurrent Monitoring inBuck Mode\nThe bq24190, bq24192, bq24192I closely monitor theinput and system voltage, aswell asHSFET and LSFET\ncurrent forsafe buck mode operation.\n9.3.5.3.1 Input Over-Voltage (ACOV)\nThe maximum input voltage forbuck mode operation is18V.IfVBUS voltage exceeds 18V,thedevice stops\nswitching immediately. During input over voltage (ACOV), thefault register REG09[5:4] willbesetto01.AnINT\nisasserted tothehost.\n9.3.5.3.2 System Over-Voltage Protection (SYSOVP)\nThe charger device monitors thevoltage atSYS. When system over-voltage isdetected, theconverter isstopped\ntoprotect components connected toSYS from high voltage damage.\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: bq24190 bq24192 bq24192I\nbq24190 ,bq24192 ,bq24192I\nSLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014 www.ti.com\n9.3.5.4 Voltage andCurrent Monitoring inBoost Mode\nThe bq24190, bq24192, bq24192I closely monitors theVBUS voltage, aswell asHSFET and LSFET current to\nensure safe boost mode operation.\n9.3.5.4.1 VBUS Over-Voltage Protection\nThe boost mode regulated output is5V.When anadapter plugs induring boost mode, theVBUS voltage will\nrise above regulation target. Once theVBUS voltage exceeds 5.3V,thebq24190, bq24192, bq24192I stops\nswitching and thedevice exits boost mode. The fault register REG09[6] issethigh toindicate fault inboost\noperation. AnINTisasserted tothehost.\n9.3.5.5 Battery Protection\n9.3.5.5.1 Battery Over-Current Protection (BATOVP)\nThe battery over-voltage limit isclamped at4%above thebattery regulation voltage. When battery over voltage\noccurs, thecharger device immediately disables charge. The fault register REG09[5] goes high and anINT is\nasserted tothehost.\n9.3.5.5.2 Charging During Battery Short Protection\nIfthebattery voltage falls below 2V,thecharge current isreduced to100mAforbattery safety.\n9.3.5.5.3 System Over-Current Protection\nIfthesystem isshorted orexceeds theover-current limit, theBATFET islatched off.DCsource insertion on\nVBUS isrequired toreset thelatch-off condition andturn onBATFET.\n9.3.6 Serial Interface\nThe bq24190, bq24192, bq24192I uses I2Ccompatible interface forflexible charging parameter programming\nand instantaneous device status reporting. I2Cisabi-directional 2-wire serial interface developed byPhilips\nSemiconductor (now NXP Semiconductors). Only twobuslines arerequired: aserial data line(SDA) andaserial\nclock line(SCL). Devices canbeconsidered asmasters orslaves when performing data transfers. Amaster is\nthedevice which initiates adata transfer onthebusand generates theclock signals topermit that transfer. At\nthattime, anydevice addressed isconsidered aslave.\nThe device operates asaslave device with address 6BH, receiving control inputs from themaster device like\nmicro controller oradigital signal processor. The I2Cinterface supports both standard mode (upto100 kbits),\nandfastmode (upto400kbits).\nBoth SDA andSCL arebi-directional lines, connecting tothepositive supply voltage viaacurrent source orpull-\nupresistor. When thebusisfree, both lines areHIGH. The SDA andSCL pins areopen drain.\n9.3.6.1 Data Validity\nThe data ontheSDA linemust bestable during theHIGH period oftheclock. The HIGH orLOW state ofthe\ndata linecanonly change when theclock signal ontheSCL lineisLOW. One clock pulse isgenerated foreach\ndata bittransferred.\n24 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: bq24190 bq24192 bq24192I\nSCLSDA\nSTART or\nRepeated\nSTARTS or Sr 1 2 7 8 9MSB\nACKAcknowledgement\nsignal from slave\n1 2 8 9\nACKAcknowledgement\nsignal from receiver\nSTOP or\nRepeated\nSTARTP or Sr\nSTART (S) STOP (P)SDA\nSCLSDA\nSCL\nSDA\nSCL\nData line stable;\nData validChange\nof data\nallowed\nbq24190 ,bq24192 ,bq24192I\nwww.ti.com SLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014\nFigure 17.BitTransfer ontheI2CBus\n9.3.6.2 START andSTOP Conditions\nAlltransactions begin with aSTART (S)andcanbeterminated byaSTOP (P).AHIGH toLOW transition onthe\nSDA linewhile SClisHIGH defines aSTART condition. ALOW toHIGH transition ontheSDA linewhen the\nSCL isHIGH defines aSTOP condition.\nSTART andSTOP conditions arealways generated bythemaster. The busisconsidered busy after theSTART\ncondition, andfree after theSTOP condition.\nFigure 18.START andSTOP conditions\n9.3.6.3 Byte Format\nEvery byte ontheSDA line must be8bits long. The number ofbytes tobetransmitted pertransfer is\nunrestricted. Each byte hastobefollowed byanAcknowledge bit.Data istransferred with theMost Significant\nBit(MSB) first. Ifaslave cannot receive ortransmit another complete byte ofdata until ithasperformed some\nother function, itcan hold theclock lineSCL lowtoforce themaster into await state (clock stretching). Data\ntransfer then continues when theslave isready foranother byte ofdata andrelease theclock lineSCL.\nFigure 19.Data Transfer ontheI2CBus\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: bq24190 bq24192 bq24192I\n1 7\nSlave Address S1 1\nACK8\nReg Addr ACK1\n0\n8\nSlave Address1\nACK8\nData to Addr+1 ACK1 8\nData to Addr+1 ACK1\nP1\n1 7\nSlave Address S1 1\nACK8\nReg Addr ACK1\nACK1\n1\nP7\n0 1\nData NCK8Slave Address1\n11\nS\n1 7\nSlave Address S1 1\nACK8\nReg Addr ACK1\nData Addr ACK1 1\nP8\n0\nSTARTSCLSDA\nS 1-7 8 9\nACK1-7 8 9\nACK1-7 8 9\nSTOPP\nADDRESS R/W DATA ACK DATA\nbq24190 ,bq24192 ,bq24192I\nSLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014 www.ti.com\n9.3.6.4 Acknowledge (ACK) andNotAcknowledge (NACK)\nThe acknowledge takes place after every byte. The acknowledge bitallows thereceiver tosignal thetransmitter\nthat the byte was successfully received and another byte may besent. Allclock pulses, including the\nacknowledge 9thclock pulse, aregenerated bythemaster.\nThe transmitter releases theSDA lineduring theacknowledge clock pulse sothereceiver canpulltheSDA line\nLOW anditremains stable LOW during theHIGH period ofthisclock pulse.\nWhen SDA remains HIGH during the9thclock pulse, thisistheNotAcknowledge signal. The master canthen\ngenerate either aSTOP toabort thetransfer orarepeated START tostart anew transfer.\n9.3.6.5 Slave Address andData Direction Bit\nAfter theSTART, aslave address issent. This address is7bitslong followed bytheeighth bitasadata direction\nbit(bitR/W). Azero indicates atransmission (WRITE) andaoneindicates arequest fordata (READ).\nFigure 20.Complete Data Transfer\n9.3.6.5.1 Single Read andWrite\nFigure 21.Single Write\nFigure 22.Single Read\nIftheregister address isnotdefined, thecharger ICsend back NACK andgoback totheidlestate.\n9.3.6.5.2 Multi-Read andMulti-Write\nThe charger device supports multi-read andmulti-write onREG00 through REG08.\nFigure 23.Multi-Write\n26 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: bq24190 bq24192 bq24192I\nPOR\nwatchdog timer expired\nReset registers\nI2C interface enabled\nI2C Write?Host Mode\nStart watchdog timer\nHost programs registersY\nN\nDefault Mode\nReset watchdog timer\nReset registersReset REG01\nbit[6]?Y\nN\nWatchdog Timer\nExpired?I2C Write?\nY NY N\n1 7\nSlave Address S1 1\nACK8\nReg Addr ACK1\n01 7\nSlave Address S1 1\nACK 1\n8\nData @ Addr1\nACK8\nData @ Addr+1 ACK1 8\nData @ Addr+1 ACK1\nP1\nbq24190 ,bq24192 ,bq24192I\nwww.ti.com SLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014\nFigure 24.Multi-Read\nThe fault register REG09 locks theprevious fault and only clears itafter theregister isread. Forexample, if\nCharge Safety Timer Expiration fault occurs butrecovers later, thefault register REG09 reports thefault when it\nisread thefirst time, butreturns tonormal when itisread thesecond time. Toverify real time fault, thefault\nregister REG09 should beread twice togetthereal condition. Inaddition, thefault register REG09 does not\nsupport multi-read ormulti-write.\n9.4 Device Functional Modes\n9.4.1 Host Mode andDefault Mode\nThe bq24190, bq24192, bq24192I isahost controlled device, butitcan operate indefault mode without host\nmanagement. Indefault mode, bq24190, bq24192, bq24192I can beused asanautonomous charger with no\nhost orwith host insleep.\nWhen thecharger isindefault mode, REG09[7] isHIGH. When thecharger isinhost mode, REG09[7] isLOW.\nAfter power-on-reset, thedevice starts inwatchdog timer expiration state, ordefault mode. Alltheregisters arein\nthedefault settings.\nAny write command tobq24190, bq24192, bq24192I transitions thedevice from default mode tohost mode. All\nthedevice parameters canbeprogrammed bythehost. Tokeep thedevice inhost mode, thehost hastoreset\nthewatchdog timer bywriting 1twice toREG01[6] before thewatchdog timer expires (REG05[5:4]), ordisable\nwatchdog timer bysetting REG05[5:4] =00.\nFigure 25.Watchdog Timer Flow Chart\n9.4.1.1 Plug inUSB100mA Source with Good Battery\nWhen theinput source isdetected as100-mA USB host, and thebattery voltage isabove batgood threshold\n(VBATGD ),thecharger device enters HIZstate tomeet thebattery charging spec requirement.\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: bq24190 bq24192 bq24192I\nbq24190 ,bq24192 ,bq24192I\nSLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014 www.ti.com\nDevice Functional Modes (continued)\nIfthecharger device isinhost mode, itwillstay inHIZstate even after theUSB100-mA source isremoved, and\ntheadapter plugs in.During theHIZstate, REG00[7] issetHIGH andthesystem load issupplied from battery. It\nisrecommended that theprocessor host always checks ifthecharger ICisinHIZstate when itwakes up.The\nhost canwrite REG00[7] to0toexitHIZstate.\nIfthecharger isindefault mode, when theDCsource isremoved, thecharger device willgetoutofHIZstate\nautomatically. When theinput source plugs inagain, thecharger ICruns detection ontheinput source and\nupdate theinput current limit.\n9.4.1.2 USB Timer when Charging from USB 100-mA Source\nThe total charging time indefault mode from USB 100-mA source islimited bya45-min max timer. Attheendof\nthetimer, thedevice stops theconverter andgoes toHIZ.\n9.5 Register Map\nTable 7.Register Map\nREGISTER REGISTER NAME RESET\nbq24190, bq24192: 00110000, or30REG00 Input Source Control Registerbq24192I: 00111000, or38\nREG01 Power-On Configuration Register 00011011, or1B\nbq24190, bq24192: 01100000, or60REG02 Charge Current Control Registerbq24192I: 00100000, or20\nREG03 Pre-Charge/Termination Current Control Register 00010001, or11\nbq24190, bq241192: 10110010, orB2REG04 Charge Voltage Control Registerbq24192I: 10011010, or9A\nREG05 Charge Termination/Timer Control Register 10011010, or9A\nREG06 IRCompensation /Thermal Regulation Control Register 00000011, or03\nREG07 Misc Operation Control Register 01001011, or4B\nREG08 System Status Register —\nREG09 Fault Register —\nREG0A Vender /Part /Revision Status Register —\n28 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: bq24190 bq24192 bq24192I\nbq24190 ,bq24192 ,bq24192I\nwww.ti.com SLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014\n9.5.1 I2CRegisters\nAddress: 6BH. REG00-07 support Read andWrite. REG08-0A areread only.\n9.5.1.1 Input Source Control Register REG00 (bq24190, bq24192 reset =00110000, or30;bq24192I reset\n=00111000, or38)\nFigure 26.REG00 Input Source Control Register Format\n7 6 5 4 3 2 1 0\nEN_HIZ VINDPM[3] VINDPM[2] VINDPM[1] VINDPM[0] IINLIM[2] IINLIM[1] IINLIM[0]\nR/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 8.REG00 Input Source Control Register Description\nBIT FIELD TYPE RESET DESCRIPTION\nBit7EN_HIZ R/W 0 0–Disable, 1–Enable Default: Disable (0)\nInput Voltage Limit\nBit6VINDPM[3] R/W 0 640mV Offset 3.88 V,Range: 3.88 Vto5.08 V\nDefault:Bit5VINDPM[2] R/W 1 320mVbq24190/bq24192: 4.36 V(0110)\nBit4VINDPM[1] R/W 1 160mV bq24192i: 4.44 V(0111)\nBit3VINDPM[0] R/W 0: 80mV\n(bq24190/92)\n1:(bq24192I)\nInput Current Limit (Actual input current limit isthelower ofI2CandILIM)\nBit2IINLIM[2] R/W 0 000–100mA, 001–150mA, Default SDP: 100mA(000)(OTG pin=0)or500\n010–500mA, mA(010)Bit1IINLIM[1] R/W 0011–900mA, 100–1.2A, (OTG pin=1)\nBit0IINLIM[0] R/W 0 101–1.5A, Default DCP/CDP:\n110–2A,111–3A bq24190/bq24192I: 1.5A(101),\nbq24192: 3A(111)\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 29\nProduct Folder Links: bq24190 bq24192 bq24192I\nbq24190 ,bq24192 ,bq24192I\nSLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014 www.ti.com\n9.5.1.2 Power-On Configuration Register REG01 (reset =00011011, or1B)\nFigure 27.REG01 Power-On Configuration Register Format\n7 6 5 4 3 2 1 0\nRegister Reset I2CWatchdog CHG_CONFIG[1] CHG_CONFIG[0] SYS_MIN[2] SYS_MIN[1] SYS_MIN[0] BOOST_LIM\nTimer Reset\nR/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 9.REG01 Power-On Configuration Register Description\nBIT FIELD TYPE RESET DESCRIPTION NOTE\nBit7Register Reset R/W 0 0–Keep current register setting, Default: Keep current register setting (0)\nBack to0after register reset 1–Reset todefault\nBit6I2CWatchdog R/W 0 0–Normal ;1–Reset Default: Normal (0)\nTimer Reset Back to0after timer reset\nCharger Configuration\nBit5CHG_CONFIG[1] R/W 0 00–Charge Disable, 01–Charge Default: Charge Battery (01)\nBattery,Bit4CHG_CONFIG[0] R/W 110/11 –OTG\nMinimum System Voltage Limit\nBit3SYS_MIN[2] R/W 1 0.4V Offset: 3.0V,Range 3.0Vto3.7V\nDefault: 3.5V(101)Bit2SYS_MIN[1] R/W 0 0.2V\nBit1SYS_MIN[0] R/W 1 0.1V\nBoost Mode Current Limit\nBit0BOOST_LIM R/W 1 0–500mA, 1–1.3A Default: 1.3A(1)\n30 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: bq24190 bq24192 bq24192I\nbq24190 ,bq24192 ,bq24192I\nwww.ti.com SLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014\n9.5.1.3 Charge Current Control Register REG02 (bq24190, bq24192 reset =01100000, or60;bq24192I\nreset =00100000, or20)\nFigure 28.REG02 Charge Current Control Register Format\n7 6 5 4 3 2 1 0\nICHG[5] ICHG[4] ICHG[3] ICHG[2] ICHG[1] ICHG[0] Reserved FORCE_20PCT\nR/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 10.REG02 Charge Current Control Register Description\nBIT FIELD TYPE RESET DESCRIPTION NOTE\nFast Charge Current Limit\nBit7ICHG[5] R/W 0 2048 mA Offset: 512mA\nRange: 512to4544 mABit6ICHG[4] R/W 0:(bq24192I) 1024 mA\nDefault: 1:(bq24190/92)\nbq24190, bq24192: 2048 mA(011000),Bit5ICHG[3] R/W 1 512mAbq24192I: 1024 mA(001000)\nBit4ICHG[2] R/W 0 256mA\nBit3ICHG[1] R/W 0 128mA\nBit2ICHG[0] R/W 0 64mA\nBit1Reserved R/W 0 0-Reserved Reserved. Must write "0"\nBit0FORCE_20PCT R/W 0 0-ICHG asREG02[7:2] (Fast Charge Default: ICHG asREG02[7:2] (Fast Charge\nCurrent Limit) andREG03[7:4] (Pre- Current Limit) andREG03[7:4] (Pre-Charge\nCharge Current Limit) programmed Current Limit) programmed (0)\n1-ICHG as20% ofREG02[7:2] (Fast\nCharge Current Limit) and50% of\nREG03[7:4] (Pre-Charge Current Limit)\nprogrammed\n9.5.1.4 Pre-Charge/Termination Current Control Register REG03 (reset =00010001, or11)\nFigure 29.REG03 Pre-Charge/Termination Current Control Register Format\n7 6 5 4 3 2 1 0\nIPRECHG[3] IPRECHG[2] IPRECHG[1] IPRECHG[0] ITERM[3] ITERM[2] ITERM[1] ITERM[0]\nR/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 11.REG03 Pre-Charge/Termination Current Control Register Description\nBIT FIELD TYPE RESET DESCRIPTION NOTE\nPre-Charge Current Limit\nBit7IPRECHG[3] R/W 0 1024 mA Offset: 128mA,\nRange:Bit6IPRECHG[2] R/W 0 512mA\nbq24190, bq24192: 128mAto2048 mABit5IPRECHG[1] R/W 0 256mAbq24192I: 128mAto640mA(0100)\nBit4IPRECHG[0] R/W 1 128mA Default: 256mA(0001)\nTermination Current Limit\nBit3ITERM[3] R/W 0 1024 mA Offset: 128mA\nRange: 128mAto2048 mABit2ITERM[2] R/W 0 512mA\nDefault: 256mA(0001)Bit1ITERM[1] R/W 0 256mA\nBit0ITERM[0] R/W 1 128mA\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 31\nProduct Folder Links: bq24190 bq24192 bq24192I\nbq24190 ,bq24192 ,bq24192I\nSLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014 www.ti.com\n9.5.1.5 Charge Voltage Control Register REG04 (bq24190, bq241192 reset =10110010, orB2;bq24192I\nreset =10011010, or9A)\nFigure 30.REG04 Charge Voltage Control Register Format\n7 6 5 4 3 2 1 0\nVREG[5] VREG[4] VREG[3] VREG[2] VREG[1] VREG[0] BATLOWV VRECHG\nR/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 12.REG04 Charge Voltage Control Register Description\nBIT FIELD TYPE RESET DESCRIPTION NOTE\nCharge Voltage Limit\nBit7VREG[5] R/W 1 512mV Offset: 3.504 V\nRange: 3.504 Vto4.400 V(111000)Bit6VREG[4] R/W 0 256mV\nDefault:Bit5VREG[3] R/W 0:(bq24192I) 128mVbq24190, bq24192: 4.208 V(101100)1:(bq24190/92)bq24192I: 4.112 V(100110)\nBit4VREG[2] R/W 1 64mV\nBit3VREG[1] R/W 0:(bq24190/92) 32mV\n1:(bq24192I)\nBit2VREG[0] R/W 0 16mV\nBattery Precharge toFast Charge Threshold\nBit1BATLOWV R/W 1 0–2.8V,1–3.0V Default: 3.0V(1)\nBattery Recharge Threshold (below battery regulation voltage)\nBit0VRECHG R/W 0 0–100mV, 1–300mV Default: 100mV(0)\n9.5.1.6 Charge Termination/Timer Control Register REG05 (reset =10011010, or9A)\nFigure 31.REG05 Charge Termination/Timer Control Register Format\n7 6 5 4 3 2 1 0\nEN_TERM TERM_STAT WATCHDOG[1] WATCHDOG[0] EN_TIMER CHG_TIMER[1] CHG_TIMER[0] Reserved\nR/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 13.REG05 Charge Termination/Timer Control Register Description\nBIT FIELD TYPE RESET DESCRIPTION NOTE\nCharging Termination Enable\nBit7EN_TERM R/W 1 0–Disable, 1–Enable Default: Enable termination (1)\nTermination Indicator Threshold\nBit6TERM_STAT R/W 0 0–Match ITERM, Default Match ITERM (0)\n1–STAT pinhigh before actual\ntermination when charge current\nbelow 800mA\nI2CWatchdog Timer Setting\nBit5WATCHDOG[1] R/W 0 00–Disable timer, 01–40s, Default: 40s(01)\n10–80s,11–160sBit4WATCHDOG[0] R/W 1\nCharging Safety Timer Enable\nBit3EN_TIMER R/W 1 0–Disable, 1–Enable Default: Enable (1)\nFast Charge Timer Setting\nBit2CHG_TIMER[1] R/W 0 00–5hrs,01–8hrs,10–12 Default: 8hours (01)\nhrs,11–20hrs (See Charging Safety Timer fordetails)Bit1CHG_TIMER[0] R/W 1\nBit0Reserved R/W 0 0-Reserved Reserved. Must write "0"\n32 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: bq24190 bq24192 bq24192I\nbq24190 ,bq24192 ,bq24192I\nwww.ti.com SLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014\n9.5.1.7 IRCompensation /Thermal Regulation Control Register REG06 (reset =00000011, or03)\nFigure 32.REG06 IRCompensation /Thermal Regulation Control Register Format\n7 6 5 4 3 2 1 0\nBAT_COMP[2] BAT_COMP[1] BAT_COMP[0] VCLAMP[2] VCLAMP[1] VCLAMP[0] TREG[1] TREG[0]\nR/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 14.REG06 IRCompensation /Thermal Regulation Control Register Description\nBIT FIELD TYPE RESET DESCRIPTION NOTE\nIRCompensation Resistor Setting\nBit7BAT_COMP[2] R/W 0 40mΩ Range: 0to70mΩ\nDefault: 0Ω(000)Bit6BAT_COMP[1] R/W 0 20mΩ\nBit5BAT_COMP[0] R/W 0 10mΩ\nIRCompensation Voltage Clamp (above regulation voltage)\nBit4VCLAMP[2] R/W 0 64mV Range: 0to112mV\nDefault: 0mV(000)Bit3VCLAMP[1] R/W 0 32mV\nBit2VCLAMP[0] R/W 0 16mV\nThermal Regulation Threshold\nBit1TREG[1] R/W 1 00–60°C,01–80°C,10– Default: 120°C(11)\n100°C,11–120°CBit0TREG[0] R/W 1\n9.5.1.8 Misc Operation Control Register REG07 (reset =01001011, or4B)\nFigure 33.REG07 Misc Operation Control Register Format\n7 6 5 4 3 2 1 0\nDPDM_EN TMR2X_EN BATFET_Disable Reserved Reserved Reserved INT_MASK[1] INT_MASK[0]\nR/W R/W R/W R/W R/W R/W R/W R/W\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 15.REG07 Misc Operation Control Register Description\nBIT FIELD TYPE RESET DESCRIPTION NOTE\nForce DPDM detection (bq24190) orsetdefault input current limit from PSEL/OTG pins (bq24192, bq24192I)\nBit7DPDM_EN R/W 0 0–NotinD+/D –detection; Default: NotinD+/D –detection (0),\nBack to0after detection complete 1–Force D+/D –detection\nSafety Timer Setting during Input DPM andThermal Regulation\nBit6TMR2X_EN R/W 1 0–Safety timer notslowed by2Xduring Default: Safety timer slowed by2X(1)\ninput DPM orthermal regulation,\n1–Safety timer slowed by2Xduring\ninput DPM orthermal regulation\nForce BATFET Off\nBit5BATFET_Disable R/W 0 0–Allow Q4turn on,1–Turn offQ4 Default: Allow Q4turn on(0)\nBit4Reserved R/W 0 0–Reserved\nBit4Reserved R/W 0 0–Reserved. Must write "0"\nBit3Reserved R/W 1 1–Reserved. Must write "1"\nBit2Reserved R/W 0 0–Reserved. Must write "0"\nBit1INT_MASK[1] R/W 1 0–NoINTduring CHRG_FAULT, 1– Default: INTonCHRG_FAULT (1)\nINTonCHRG_FAULT\nBit0INT_MASK[0] R/W 1 0–NoINTduring BAT_FAULT, 1–INT Default: INTonBAT_FAULT (1)\nonBAT_FAULT\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 33\nProduct Folder Links: bq24190 bq24192 bq24192I\nbq24190 ,bq24192 ,bq24192I\nSLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014 www.ti.com\n9.5.1.9 System Status Register REG08\nFigure 34.REG08 System Status Register Format\n7 6 5 4 3 2 1 0\nVBUS_STAT[1] VBUS_STAT[0] CHRG_STAT[1] CHRG_STAT[0] DPM_STAT PG_STAT THERM_STAT VSYS_STAT\nR R R R R R R R\nLEGEND: R=Read only; -n=value after reset\nTable 16.REG08 System Status Register Description\nBIT FIELD TYPE DESCRIPTION\nBit7 VBUS_STAT[1] R 00–Unknown (noinput, orDPDM detection incomplete), 01–USB host, 10–Adapter\nport, 11–OTGBit6 VBUS_STAT[0] R\nBit5 CHRG_STAT[1] R 00–NotCharging, 01–Pre-charge (<VBATLOWV ),10–Fast Charging, 11–Charge\nTermination DoneBit4 CHRG_STAT[0] R\nBit3 DPM_STAT R 0–NotDPM, 1–VINDPM orIINDPM\nBit2 PG_STAT R 0–NotPower Good, 1–Power Good\nBit1 THERM_STAT R 0–Normal, 1–InThermal Regulation\nBit0 VSYS_STAT R 0–NotinVSYSMIN regulation (BAT >VSYSMIN), 1–InVSYSMIN regulation (BAT <\nVSYSMIN)\n9.5.1.10 Fault Register REG09\nFigure 35.REG09 Fault Register Format\n7 6 5 4 3 2 1 0\nWATCHDOG_ BOOST_ CHRG_FAULT[1] CHRG_FAULT[0] BAT_FAULT NTC_FAULT[2] NTC_FAULT[1] NTC_FAULT[0]\nFAULT FAULT\nR R R R R R R R\nLEGEND: R=Read only; -n=value after reset\nTable 17.REG09 Fault Register Description\nBIT FIELD TYPE DESCRIPTION\nBit7 WATCHDOG_FAULT R 0–Normal, 1-Watchdog timer expiration\nBit6 BOOST_FAULT R 0–Normal, 1–VBUS overloaded (OCP), orVBUS OVP inboost mode\nBit5 CHRG_FAULT[1] R 00–Normal, 01–Input fault (VBUS OVP orVBAT <VBUS <3.8V),10-Thermal\nshutdown,Bit4 CHRG_FAULT[0] R11–Charge Safety Timer Expiration\nBit3 BAT_FAULT R 0–Normal, 1–BATOVP\nBit2 NTC_FAULT[2] R 000–Normal, 001–TS1 Cold, 010–TS1 Hot, 011–TS2 Cold,\n100–TS2 Hot, 101–Both Cold, 110–Both HotBit1 NTC_FAULT[1] R\nBit0 NTC_FAULT[0] R\n34 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: bq24190 bq24192 bq24192I\nbq24190 ,bq24192 ,bq24192I\nwww.ti.com SLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014\n9.5.1.11 Vender /Part /Revision Status Register REG0A (bq24190 reset =00100011, or23;bq24192\nreset =00101011, or2B;bq24192I reset =00001011, or0B)\nFigure 36.REG0A Vender /Part /Revision Status Register Format\n7 6 5 4 3 2 1 0\nReserved Reserved PN[2] PN[1] PN[0] TS_PROFILE DEV_REG[0] DEV_REG[1]\nR R R R R R R R\nLEGEND: R=Read only; -n=value after reset\nTable 18.REG0A Vender /Part /Revision Status Register Description\nBIT FIELD TYPE RESET DESCRIPTION\nBit7 Reserved R 0 0-Reserved\nBit6 Reserved R 0 0-Reserved\nDevice Configuration\nBit5 PN[2] R 0:(bq24192I) bq24190 –100, bq24192 –101, bq24192I –011\n1:(bq24190/92)\nBit4 PN[1] R 0\nBit3 PN[0] R 0:(bq24190)\n1:(bq24192/92I)\nBit2 TS_PROFILE R 0 0–Cold/Hot window\nBit1 DEV_REG[0] R 1 11\nBit0 DEV_REG[1] R 1\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 35\nProduct Folder Links: bq24190 bq24192 bq24192I\nVBUS\nPMID\nD+\nD–\nSTAT\nSDA\nSCL\nINT\nOTG\nCESW\nBTST\nREGN\nPGND\nSYS\nBA T\nILIM\nTS1\nTS2VREFSYS: 3.5V-4.35V\nREGNSYSbq24190\nPower Pad1 Fμ\n6.8μF47nF\n4.7μF1 Hμ\n10k/c8710μF 353/c87\n(1.5A max)10k/c87 10k/c87\n5.52k /c87\n31.23k /c8710k/c87\n(103-A T)5V USB SDP/DCP\n2.2k /c8710 Fμ 10 Fμ 10 Fμ 10 Fμ\nUSB\nHost\nbq24190 ,bq24192 ,bq24192I\nSLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014 www.ti.com\n10Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n10.1 Application Information\nAtypical application consists ofthedevice configured asanI2Ccontrolled power path management device anda\nsingle cellLi-Ion battery charger forsingle cellLi-Ion andLi-polymer batteries used inawide range oftablets and\nother portable devices. Itintegrates aninput reverse-blocking FET (RBFET, Q1), high-side switching FET\n(HSFET, Q2), low-side switching FET (LSFET, Q3), and BATFET (Q4) between thesystem and battery. The\ndevice also integrates abootstrap diode forthehigh-side gate drive.\n10.2 Typical Application\nFigure 37.bq24190 with D+/D- Detection andUSB On-The-Go (OTG)\n36 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: bq24190 bq24192 bq24192I\nVBUS\nPMID\nSDA\nSCL\nINT\nOTG\nCE\nPSELSW\nBTST\nREGN\nPGND\nSYS\nBA T\nILIM\nTS1\nTS2SYS: 3.5V-4.35V\nPHYbq24192I\nPower PadREGN5V USB\n15V Adapter 1 F μ\n6.8μF47nF 10 F μ\n4.7μF2.2 H μ\nVREF\n10k/c87 10k/c87 353/c87\n(1.5A max)10μF\n10k/c87\n10k/c87STATPGSYS\n2.2k /c87\n10k/c87\nHost10 F μ\nVBUS\nPMID\nSTATPG\nSDA\nSCL\nINT\nOTG\nCE\nPSELSW\nBTST\nREGN\nPGND\nSYS\nBA T\nILIM\nTS1\nTS2SYS: 3.5V-4.35V\nPHY5V USB or\nSYSbq24192\nPower PadREGN1 F μ\n6.8μF47nF\n4.7μF2.2 H μ\n10μF 177/c87\n(3A max)\n5.52k /c87\n31.23k /c87 10k/c87\n(103-A T)VREF\n10k/c87 10k/c87 10k/c872.2k /c875V Adapter\n10 F μ 10 F μ\nHost\nbq24190 ,bq24192 ,bq24192I\nwww.ti.com SLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014\nTypical Application (continued)\nFigure 38.bq24192 with PSEL andUSB On-The-Go (OTG)\nFigure 39.bq24192I with PSEL, USB On-The-Go (OTG), NoThermistor Connections\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 37\nProduct Folder Links: bq24190 bq24192 bq24192I\nOUT OUT\nO 2INV VV 1V 8LC s/c230 /c246\n/c231 /c247 /c68 /c61 /c45/c231 /c247/c166/c232 /c248\nRIPPLE\nCOUT RIPPLEII /CharA0 0.29 I\n2 3/c61 /c187 /c180\n/c180\nCIN CHGI /CharA0 I D (1 D) /c61 /c180 /c180 /c45\nIN\nRIPPLEV D (1 D)/CharA0Is L/c180 /c180 /c45/c61/c166 /c180\n/c40 /c41 SAT CHG RIPPLEI I 1/ 2 I /c179 /c43\nbq24190 ,bq24192 ,bq24192I\nSLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014 www.ti.com\nTypical Application (continued)\n10.2.1 Design Requirements\nTable 19.Design Requirements\nDESIGN PARAMETER EXAMPLE VALUE\nInput voltage 3.9Vto17V\nInput current limit 3000 mA\nFast charge current 4000 mA\nBoost mode output current 1.3A\n10.2.2 Detailed Design Procedure\n10.2.2.1 Inductor Selection\nThe bq24190, bq24192, bq24192I has 1.5-MHz switching frequency toallow theuse ofsmall inductor and\ncapacitor values. The Inductor saturation current should behigher than thecharging current (ICHG)plus halfthe\nripple current (IRIPPLE ):\n(5)\nThe inductor ripple current depends oninput voltage (VBUS), duty cycle (D=VBAT/VVBUS),switching frequency\n(fs)andinductance (L):\n(6)\nThe maximum inductor ripple current happens with D=0.5orclose to0.5.Usually inductor ripple isdesigned in\ntherange of(20to40%) maximum charging current asatrade-off between inductor size and efficiency fora\npractical design. Typical inductor value is2.2µH.\n10.2.2.2 Input Capacitor\nInput capacitor should have enough ripple current rating toabsorb input switching ripple current. The worst case\nRMS ripple current ishalf ofthecharging current when duty cycle is0.5. Iftheconverter does notoperate at\n50% duty cycle, then theworst case capacitor RMS current ICINoccurs where theduty cycle isclosest to50%\nandcanbeestimated bythefollowing equation:\n(7)\nForbest performance, VBUS should bedecouple toPGND with 1-μFcapacitance. The remaining input capacitor\nshould beplace onPMID.\nLow ESR ceramic capacitor such asX7R orX5R ispreferred forinput decoupling capacitor and should be\nplaced tothedrain ofthehigh side MOSFET andsource ofthelowside MOSFET asclose aspossible. Voltage\nrating ofthecapacitor must behigher than normal input voltage level. 25-V rating orhigher capacitor ispreferred\nfor15-V input voltage.\n10.2.2.3 Output Capacitor\nOutput capacitor also should have enough ripple current rating toabsorb output switching ripple current. The\noutput capacitor RMS current ICOUT isgiven:\n(8)\nThe output capacitor voltage ripple canbecalculated asfollows:\n(9)\nAtcertain input/output voltage and switching frequency, thevoltage ripple can bereduced byincreasing the\noutput filter LC.\n38 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: bq24190 bq24192 bq24192I\nST AT\n2V/div\n/CE\n5V/div\nSW\n10V/div\nIBA T\n2A/div\n4us/div\nSYS\n3.4V Offset\n200mV/div\nIIN\n2A/div\nISYS\n2A/div\n2ms/div\nVBUS\n5V/div\nREGN\n5V/div\nSYS\n2V/div\nIBA T\n2A/div\n100ms/div\nST AT\n2V/div\n/CE\n5V/div\nSW\n5V/div\nIBA T\n1A/div\n400us/div\nVBUS\n5V/div\nREGN\n5V/div\nSYS\n2V/div\nIIN\n200mA/div\n100ms/div\nVBUS\n5V/div\nREGN\n5V/div\nSYS\n2V/div\n/PG\n2V/div\n40ms/div\nbq24190 ,bq24192 ,bq24192I\nwww.ti.com SLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014\nThe charger device has internal loop compensator. Togetgood loop stability, theresonant frequency ofthe\noutput inductor andoutput capacitor should bedesigned between 15kHz and25kHz. With 2.2-µHinductor, the\ntypical output capacitor value is20µF.The preferred ceramic capacitor is6Vorhigher rating, X7R orX5R.\n10.2.3 Application Performance Plots\nVBAT 3.2V VBAT 3.2V\nFigure 40.bq24190 Power Upfrom USB100 mA Figure 41.bq24192 Power Upwith Charge Disabled\nVBUS 5V\nFigure 42.bq24192 Power Upwith Charge Enabled Figure 43.Charge Enable\nVBUS 5V,IIN3A,Charge Disable VBUS 12V\nFigure 45.Input Current DPM Response without Battery Figure 44.Charge Disable\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 39\nProduct Folder Links: bq24190 bq24192 bq24192I\nVBUS\n5V offset\n200mV/div\nIBA T\n500mA/div\nIVBUS\n500mA/div\n4ms/div\nSYS\n3.4V offset\n100mV/div\nSW\n5V/div\nIL\n1A/div\n4us/div\nSW\n5V/div\nIL\n1A/div\n400ns/div\nSYS\n3.4V offset\n200mV/div\nISYS\n5A/div\nIIN\n1A/div\nIBA T\n2A/div\n2ms/div\nSW\n5V/div\nIL\n1A/div\n400ns/div0\nbq24190 ,bq24192 ,bq24192I\nSLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014 www.ti.com\nVBUS 12V,VBAT 3.8V,ICHG 3A VBUS 9V,IIN1.5A,VBAT 3.8V\nFigure 47.PWM Switching Waveform Figure 46.Load Transient During Supplement Mode\nVBUS 9V,NoBattery, ISYS 10mA, Charge Disable VBAT 3.8V,ILOAD 1A\nFigure 48.PFM Switching Waveform Figure 49.Boost Mode Switching Waveform\nVBAT 3.8V\nFigure 50.Boost Mode Load Transient\n40 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: bq24190 bq24192 bq24192I\nbq24190 ,bq24192 ,bq24192I\nwww.ti.com SLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014\n11Power Supply Recommendations\nInorder toprovide anoutput voltage onSYS, thebq2419x require apower supply between 3.9Vand17Vinput\nwith atleast 100 mAcurrent rating connected toVBUS; or,asingle-cell Li-Ion battery with voltage >VBATUVLO\nconnected toBAT. The source current rating needs tobeatleast 3Ainorder forthebuck converter ofthe\ncharger toprovide maximum output power toSYS.\n12Layout\n12.1 Layout Guidelines\nThe switching node rise and falltimes should beminimized forminimum switching loss. Proper layout ofthe\ncomponents tominimize high frequency current path loop (see Figure 51)isimportant toprevent electrical and\nmagnetic field radiation and high frequency resonant problems. Here isaPCB layout priority listforproper\nlayout. Layout PCB according tothisspecific order isessential.\n1.Place input capacitor asclose aspossible toPMID pinand GND pinconnections and useshortest copper\ntrace connection orGND plane.\n2.Place inductor input terminal toSWpinasclose aspossible. Minimize thecopper area ofthistrace tolower\nelectrical andmagnetic field radiation butmake thetrace wide enough tocarry thecharging current. Donot\nusemultiple layers inparallel forthisconnection. Minimize parasitic capacitance from thisarea toanyother\ntrace orplane.\n3.Putoutput capacitor near totheinductor and theIC.Ground connections need tobetiedtotheICground\nwith ashort copper trace connection orGND plane.\n4.Route analog ground separately from power ground. Connect analog ground and connect power ground\nseparately. Connect analog ground and power ground together using power pad asthesingle ground\nconnection point. Orusing a0-Ωresistor totieanalog ground topower ground.\n5.Use single ground connection totiecharger power ground tocharger analog ground. Just beneath theIC.\nUse ground copper pour butavoid power pins toreduce inductive andcapacitive noise coupling.\n6.Decoupling capacitors should beplaced next totheICpins andmake trace connection asshort aspossible.\n7.Itiscritical thattheexposed power padonthebackside oftheICpackage besoldered tothePCB ground.\nEnsure that there aresufficient thermal vias directly under theIC,connecting totheground plane onthe\nother layers.\n8.The viasize andnumber should beenough foragiven current path.\nSee theEVM design fortherecommended component placement with trace and vialocations. FortheVQFN\ninformation, refer toSCBA017 andSLUA271 .\nFigure 51.High Frequency Current Path\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 41\nProduct Folder Links: bq24190 bq24192 bq24192I\nTop layer\n2ndlayer (PGND)\nviaCPMIDCREGN\nL\nPGNDCBTST\nRBTST\nPGND\nPGNDPGND on\nTop layerVSYS\nVBAT\nPGNDPGND\nVBUS\nPIN1\nPGNDCBUS\nCBATCSYSPGND\nbq24190 ,bq24192 ,bq24192I\nSLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014 www.ti.com\n12.2 Layout Example\nFigure 52.Layout Example Diagram\n42 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: bq24190 bq24192 bq24192I\nbq24190 ,bq24192 ,bq24192I\nwww.ti.com SLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014\n13Device andDocumentation Support\n13.1 Documentation Support\n13.1.1 Related Documentation\nbq2419x EVM (PWR021) User ’sGuide (SLUUA14 )\nQuad Flatpack No-Lead Logic Packages Application Report (SCBA017 )\nQFN/SON PCB Attachment Application Report (SLUA271 )\n13.2 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 20.Related Links\nTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE &BUYDOCUMENTS SOFTWARE COMMUNITY\nbq24190 Click here Click here Click here Click here Click here\nbq24192 Click here Click here Click here Click here Click here\nbq24192I Click here Click here Click here Click here Click here\n13.3 Trademarks\nAlltrademarks aretheproperty oftheir respective owners.\n13.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n13.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 43\nProduct Folder Links: bq24190 bq24192 bq24192I\nbq24190 ,bq24192 ,bq24192I\nSLUSAW5B –JANUARY 2012 –REVISED DECEMBER 2014 www.ti.com\n14Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n44 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: bq24190 bq24192 bq24192I\nPACKAGE OPTION ADDENDUM\nwww.ti.com 19-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nBQ24190RGER ACTIVE VQFN RGE 243000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 BQ24190Samples\nBQ24190RGET ACTIVE VQFN RGE 24250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 BQ24190Samples\nBQ24192IRGER ACTIVE VQFN RGE 243000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 BQ\n24192ISamples\nBQ24192IRGET ACTIVE VQFN RGE 24250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 BQ\n24192ISamples\nBQ24192RGER ACTIVE VQFN RGE 243000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 BQ24192Samples\nBQ24192RGET ACTIVE VQFN RGE 24250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 BQ24192Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 19-Oct-2022\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 21-Apr-2024\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nBQ24190RGER VQFN RGE 243000 330.0 12.44.254.251.158.012.0 Q2\nBQ24190RGER VQFN RGE 243000 330.0 12.44.254.251.158.012.0 Q2\nBQ24190RGET VQFN RGE 24250 180.0 12.44.254.251.158.012.0 Q2\nBQ24190RGET VQFN RGE 24250 180.0 12.44.254.251.158.012.0 Q2\nBQ24192IRGER VQFN RGE 243000 330.0 12.44.254.251.158.012.0 Q2\nBQ24192IRGET VQFN RGE 24250 180.0 12.44.254.251.158.012.0 Q2\nBQ24192IRGET VQFN RGE 24250 180.0 12.44.254.251.158.012.0 Q2\nBQ24192RGER VQFN RGE 243000 330.0 12.44.254.251.158.012.0 Q2\nBQ24192RGER VQFN RGE 243000 330.0 12.44.254.251.158.012.0 Q2\nBQ24192RGET VQFN RGE 24250 180.0 12.44.254.251.158.012.0 Q2\nBQ24192RGET VQFN RGE 24250 180.0 12.44.254.251.158.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 21-Apr-2024\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nBQ24190RGER VQFN RGE 243000 367.0 367.0 35.0\nBQ24190RGER VQFN RGE 243000 346.0 346.0 33.0\nBQ24190RGET VQFN RGE 24250 210.0 185.0 35.0\nBQ24190RGET VQFN RGE 24250 210.0 185.0 35.0\nBQ24192IRGER VQFN RGE 243000 346.0 346.0 33.0\nBQ24192IRGET VQFN RGE 24250 210.0 185.0 35.0\nBQ24192IRGET VQFN RGE 24250 210.0 185.0 35.0\nBQ24192RGER VQFN RGE 243000 346.0 346.0 33.0\nBQ24192RGER VQFN RGE 243000 367.0 367.0 35.0\nBQ24192RGET VQFN RGE 24250 210.0 185.0 35.0\nBQ24192RGET VQFN RGE 24250 210.0 185.0 35.0\nPack Materials-Page 2\nGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.RGE 24 VQFN - 1 mm max height\nPLASTIC QUAD FLATPACK - NO LEAD\n4204104/H\n\nNOTES:\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.\n3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.PACKAGE OUTLINE\nwww.ti.com4219016  / A   08/2017VQFN  - 1 mm max height\nPLASTIC QUAD FLATPACK- NO LEADRGE0024H \nA\n0.08 C\n0.1 CAB\n0.05 CB\nSYMM\nSYMM4.1\n3.9\n4.1\n3.9 PIN 1 INDEX AREA\n1 MAX\n0.05\n0.00SEATING PLANEC\n2X 2.5\x03\x03\x03\x03\x15\x11\x1a\x93\x13\x11\x14\n2X\n2.520X 0.5\n167 12\n13\n18\n19 2424X 0.30\n0.18\n24X 0.48\n0.28(0.2) TYP\nPIN 1 ID\n(OPTIONAL)25\nNOTES: (continued)\n4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments\nliterature number SLUA271  (www.ti.com/lit/slua271) .\n5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.EXAMPLE BOARD LAYOUT\n4219016  / A   08/2017\nwww.ti.comVQFN  - 1 mm max height RGE0024H \nPLASTIC QUAD FLATPACK- NO LEAD\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE: 20X2X\n(1.1)\n2X(1.1)(3.825)\n(3.825)(    2.7)\n1\n6\n7 12131819 24\n2524X (0.58)\n24X (0.24)\n20X (0.5)\n(R0.05)\x0b\x91\x13\x11\x15\x0c\x039,$\nTYP\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND METAL\nSOLDER MASK\nOPENINGSOLDER MASK\nOPENING\nMETAL UNDER\nSOLDER MASK\nNOTES: (continued)\n6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\ndesign recommendations..EXAMPLE STENCIL DESIGN\n4219016  / A   08/2017\nwww.ti.comVQFN  - 1 mm max height RGE0024H \nPLASTIC QUAD FLATPACK- NO LEAD\nSYMM\nSYMM\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nEXPOSED PAD\n78% PRINTED COVERAGE BY AREA\nSCALE: 20X(3.825)(3.825)\n(0.694)\nTYP(0.694)\nTYP4X (   1.188)\n1\n6\n7 12131819 24\n24X (0.24)24X (0.58)\n20X (0.5)\n(R0.05) TYP\nMETAL\nTYP25\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 4, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: BQ24192RGER (Texas Instruments)

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 3.9V to 17V
  - Battery Voltage Regulation: 4.112V (for BQ24192I), 4.208V (for BQ24190 and BQ24192)
  
- **Current Ratings:**
  - Maximum Charge Current: 4.5A
  - Maximum Discharge Current: 9A
  - Input Current Limit: Configurable (100mA, 150mA, 500mA, 900mA, 1.2A, 1.5A, 2A, 3A)

- **Power Consumption:**
  - Quiescent Current: 12µA to 50µA (depending on mode)
  - Input Supply Current: 1.5mA to 15mA (depending on conditions)

- **Operating Temperature Range:**
  - -40°C to 85°C

- **Package Type:**
  - VQFN (24 pins, 4.00 mm x 4.00 mm)

- **Special Features:**
  - Integrated current sensing and high-efficiency switching regulator
  - Supports USB On-The-Go (OTG) functionality
  - Autonomous battery charging with I2C control
  - Safety features including thermal regulation, over-voltage, and over-current protection
  - Dual thermistor monitoring for battery temperature

- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E

#### Description:
The **BQ24192RGER** is an I2C-controlled power path management device and single-cell Li-Ion battery charger. It integrates multiple functions including input reverse-blocking FET, high-side and low-side switching FETs, and a battery FET, making it suitable for portable devices such as tablets and smartphones. The device is designed to optimize charging efficiency and minimize charging time while ensuring safety through various protection mechanisms.

#### Typical Applications:
- **Power Management:** The BQ24192RGER is primarily used in applications requiring efficient battery charging and power management, particularly in portable devices.
- **Consumer Electronics:** Ideal for smartphones, tablets, portable media players, and other battery-operated devices.
- **USB Charging Solutions:** Compliant with USB Battery Charger Specification 1.2, it supports various USB charging modes and can detect the type of USB source (SDP, DCP, CDP).
- **USB OTG Devices:** It can provide power to other devices through its OTG functionality, making it versatile for various applications.

This summary encapsulates the essential specifications and applications of the BQ24192RGER, providing a clear understanding of its capabilities and use cases in electronic designs.