m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
vips_spi
!s110 1562119122
!i10b 1
!s100 Uz373Y[6<F[MA[dGaEmGV2
IP6m<hHAjm66CNX<[XRk2z1
VDg1SIo80bB@j0V0VzS_@n1
dC:/Users/haibara/Documents/GitHub/fpga_ips
w1562118424
8C:/Users/haibara/Documents/GitHub/fpga_ips/ips_spi.v
FC:/Users/haibara/Documents/GitHub/fpga_ips/ips_spi.v
L0 1
OV;L;10.5b;63
r1
!s85 0
31
!s108 1562119122.000000
!s107 C:/Users/haibara/Documents/GitHub/fpga_ips/ips_spi.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/haibara/Documents/GitHub/fpga_ips/ips_spi.v|
!i113 1
o-work work
tCvgOpt 0
