<<<<<<< HEAD
set_global_assignment -name IP_TOOL_NAME "ALTPLL"
set_global_assignment -name IP_TOOL_VERSION "23.1"
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "{MAX 10}"
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "clk_vga.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "clk_vga_inst.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "clk_vga_bb.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "clk_vga.ppf"]
=======
set_global_assignment -name IP_TOOL_NAME "ALTPLL"
set_global_assignment -name IP_TOOL_VERSION "21.1"
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "{MAX 10}"
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "clk_vga.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "clk_vga_inst.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "clk_vga_bb.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "clk_vga.ppf"]
>>>>>>> c73374c11b852264e5eb6e8d08ae70edc7704dc3
