Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Mar 15 15:40:19 2016
| Host         : DESKTOP-87HGRSN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ex53_control_sets_placed.rpt
| Design       : ex53
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    30 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1027 |          264 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              21 |            7 |
| Yes          | No                    | No                     |            1000 |          227 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------+------------------+------------------+----------------+
|       Clock Signal       | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------+---------------+------------------+------------------+----------------+
|  max_ones_reg[9]_i_2_n_0 |               |                  |                3 |             10 |
|  clk_IBUF_BUFG           |               | index[9]_i_1_n_0 |                2 |             10 |
|  clk_IBUF_BUFG           | C_S           | btnC_IBUF        |                3 |             10 |
|  clk_IBUF_BUFG           |               | btnC_IBUF        |                5 |             11 |
|  clk_IBUF_BUFG           | btnC_IBUF     |                  |              227 |           1000 |
|  clk_IBUF_BUFG           |               |                  |              261 |           1017 |
+--------------------------+---------------+------------------+------------------+----------------+


