# âš™ï¸ VSD Program â€“ Tools Installation Guide  

<div align="center">

ğŸŒ **One place for all your VLSI tool setup needs**  

âœ¨ Smooth Installation Â· âš¡ Optimized Performance Â· ğŸ› ï¸ Ready for Design  

</div>  

---

## ğŸ–¥ï¸ **Before You Begin â€“ System Checklist**  

Make sure your system is ready for synthesis, simulation, and layout by meeting the **minimum hardware/software requirements** below:  

<div align="center">

| ğŸ”§ **Component** | âœ… **Recommended Setup** |
|------------------|--------------------------|
| ğŸ§ **OS**        | Ubuntu 20.04 LTS or newer |
| ğŸ’¾ **Memory**    | 6 GB (8 GB+ preferred ğŸš€) |
| ğŸ’¿ **Disk**      | 50 GB free storage |
| âš¡ **CPU Cores** | 4 vCPUs (multi-core boosts speed) |

</div>  

---

# ğŸ“‚ Installation Instructions  

All detailed steps for installing **Yosys**, **Iverilog**, **GTKWave**, **Ngspice**, and **Magic VLSI** can be found in the upcoming sections.  

---

## ğŸ› ï¸ Tool 1: Yosys  

**Yosys** is an open-source framework for RTL synthesis, primarily used for Verilog designs.  
It converts high-level Verilog RTL into gate-level netlists that can be used for simulation and layout.  

### ğŸ”½ Installation Steps  

```bash
# Update packages
$ sudo apt-get update  

# Clone Yosys repository
$ git clone https://github.com/YosysHQ/yosys.git  
$ cd yosys  

# Install required dependencies
$ sudo apt install make               # If make is not installed  
$ sudo apt-get install build-essential clang bison flex \
    libreadline-dev gawk tcl-dev libffi-dev git \
    graphviz xdot pkg-config python3 libboost-system-dev \
    libboost-python-dev libboost-filesystem-dev zlib1g-dev  

# Configure with GCC
$ make config-gcc  

# Initialize submodules
$ git submodule update --init --recursive  

# Build Yosys
$ make  

# Install Yosys
$ sudo make install  

### ğŸ“Œ Notes & Tips  
- ğŸŸ¢ More RAM = faster simulations and fewer slowdowns.  
- ğŸŸ¢ SSD storage instead of HDD can **significantly reduce tool load times**.  
- ğŸŸ¢ Keep your system updated for compatibility with open-source EDA tools.  

---
