Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Mar 30 12:49:17 2022
| Host         : PC-631 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.939        0.000                      0                   72        0.306        0.000                      0                   72        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.939        0.000                      0                   72        0.306        0.000                      0                   72        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.828ns (18.080%)  route 3.752ns (81.920%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.172    driver_seg_8/clk_en0/CLK
    SLICE_X0Y24          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/Q
                         net (fo=2, routed)           1.362     6.990    driver_seg_8/clk_en0/s_cnt_local_reg[26]
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.124     7.114 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_10/O
                         net (fo=1, routed)           0.433     7.547    driver_seg_8/clk_en0/s_cnt_local[0]_i_10_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.671 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.819     8.490    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.614 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.138     9.751    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.510    14.882    driver_seg_8/clk_en0/CLK
    SLICE_X0Y21          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[12]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.429    14.690    driver_seg_8/clk_en0/s_cnt_local_reg[12]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.828ns (18.080%)  route 3.752ns (81.920%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.172    driver_seg_8/clk_en0/CLK
    SLICE_X0Y24          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/Q
                         net (fo=2, routed)           1.362     6.990    driver_seg_8/clk_en0/s_cnt_local_reg[26]
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.124     7.114 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_10/O
                         net (fo=1, routed)           0.433     7.547    driver_seg_8/clk_en0/s_cnt_local[0]_i_10_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.671 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.819     8.490    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.614 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.138     9.751    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.510    14.882    driver_seg_8/clk_en0/CLK
    SLICE_X0Y21          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[13]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.429    14.690    driver_seg_8/clk_en0/s_cnt_local_reg[13]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.828ns (18.080%)  route 3.752ns (81.920%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.172    driver_seg_8/clk_en0/CLK
    SLICE_X0Y24          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/Q
                         net (fo=2, routed)           1.362     6.990    driver_seg_8/clk_en0/s_cnt_local_reg[26]
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.124     7.114 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_10/O
                         net (fo=1, routed)           0.433     7.547    driver_seg_8/clk_en0/s_cnt_local[0]_i_10_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.671 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.819     8.490    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.614 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.138     9.751    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.510    14.882    driver_seg_8/clk_en0/CLK
    SLICE_X0Y21          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[14]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.429    14.690    driver_seg_8/clk_en0/s_cnt_local_reg[14]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.828ns (18.080%)  route 3.752ns (81.920%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.172    driver_seg_8/clk_en0/CLK
    SLICE_X0Y24          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/Q
                         net (fo=2, routed)           1.362     6.990    driver_seg_8/clk_en0/s_cnt_local_reg[26]
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.124     7.114 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_10/O
                         net (fo=1, routed)           0.433     7.547    driver_seg_8/clk_en0/s_cnt_local[0]_i_10_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.671 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.819     8.490    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.614 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.138     9.751    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.510    14.882    driver_seg_8/clk_en0/CLK
    SLICE_X0Y21          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[15]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.429    14.690    driver_seg_8/clk_en0/s_cnt_local_reg[15]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 0.828ns (18.606%)  route 3.622ns (81.394%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.172    driver_seg_8/clk_en0/CLK
    SLICE_X0Y24          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/Q
                         net (fo=2, routed)           1.362     6.990    driver_seg_8/clk_en0/s_cnt_local_reg[26]
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.124     7.114 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_10/O
                         net (fo=1, routed)           0.433     7.547    driver_seg_8/clk_en0/s_cnt_local[0]_i_10_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.671 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.819     8.490    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.614 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.009     9.622    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    14.884    driver_seg_8/clk_en0/CLK
    SLICE_X0Y18          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[0]/C
                         clock pessimism              0.273    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    14.692    driver_seg_8/clk_en0/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 0.828ns (18.606%)  route 3.622ns (81.394%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.172    driver_seg_8/clk_en0/CLK
    SLICE_X0Y24          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/Q
                         net (fo=2, routed)           1.362     6.990    driver_seg_8/clk_en0/s_cnt_local_reg[26]
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.124     7.114 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_10/O
                         net (fo=1, routed)           0.433     7.547    driver_seg_8/clk_en0/s_cnt_local[0]_i_10_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.671 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.819     8.490    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.614 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.009     9.622    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    14.884    driver_seg_8/clk_en0/CLK
    SLICE_X0Y18          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[1]/C
                         clock pessimism              0.273    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    14.692    driver_seg_8/clk_en0/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 0.828ns (18.606%)  route 3.622ns (81.394%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.172    driver_seg_8/clk_en0/CLK
    SLICE_X0Y24          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/Q
                         net (fo=2, routed)           1.362     6.990    driver_seg_8/clk_en0/s_cnt_local_reg[26]
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.124     7.114 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_10/O
                         net (fo=1, routed)           0.433     7.547    driver_seg_8/clk_en0/s_cnt_local[0]_i_10_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.671 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.819     8.490    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.614 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.009     9.622    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    14.884    driver_seg_8/clk_en0/CLK
    SLICE_X0Y18          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[2]/C
                         clock pessimism              0.273    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    14.692    driver_seg_8/clk_en0/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 0.828ns (18.606%)  route 3.622ns (81.394%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.172    driver_seg_8/clk_en0/CLK
    SLICE_X0Y24          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/Q
                         net (fo=2, routed)           1.362     6.990    driver_seg_8/clk_en0/s_cnt_local_reg[26]
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.124     7.114 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_10/O
                         net (fo=1, routed)           0.433     7.547    driver_seg_8/clk_en0/s_cnt_local[0]_i_10_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.671 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.819     8.490    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.614 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.009     9.622    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    14.884    driver_seg_8/clk_en0/CLK
    SLICE_X0Y18          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[3]/C
                         clock pessimism              0.273    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X0Y18          FDRE (Setup_fdre_C_R)       -0.429    14.692    driver_seg_8/clk_en0/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -9.622    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.828ns (18.654%)  route 3.611ns (81.346%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.172    driver_seg_8/clk_en0/CLK
    SLICE_X0Y24          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/Q
                         net (fo=2, routed)           1.362     6.990    driver_seg_8/clk_en0/s_cnt_local_reg[26]
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.124     7.114 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_10/O
                         net (fo=1, routed)           0.433     7.547    driver_seg_8/clk_en0/s_cnt_local[0]_i_10_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.671 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.819     8.490    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.614 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.997     9.611    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508    14.880    driver_seg_8/clk_en0/CLK
    SLICE_X0Y22          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[16]/C
                         clock pessimism              0.273    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.429    14.688    driver_seg_8/clk_en0/s_cnt_local_reg[16]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.828ns (18.654%)  route 3.611ns (81.346%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.172    driver_seg_8/clk_en0/CLK
    SLICE_X0Y24          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/Q
                         net (fo=2, routed)           1.362     6.990    driver_seg_8/clk_en0/s_cnt_local_reg[26]
    SLICE_X1Y24          LUT4 (Prop_lut4_I1_O)        0.124     7.114 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_10/O
                         net (fo=1, routed)           0.433     7.547    driver_seg_8/clk_en0/s_cnt_local[0]_i_10_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.671 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.819     8.490    driver_seg_8/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.614 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.997     9.611    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508    14.880    driver_seg_8/clk_en0/CLK
    SLICE_X0Y22          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[17]/C
                         clock pessimism              0.273    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.429    14.688    driver_seg_8/clk_en0/s_cnt_local_reg[17]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  5.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/ce_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/bin_cnt0/s_cnt_local_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.184ns (40.683%)  route 0.268ns (59.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.587     1.500    driver_seg_8/clk_en0/CLK
    SLICE_X1Y22          FDRE                                         r  driver_seg_8/clk_en0/ce_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  driver_seg_8/clk_en0/ce_o_reg/Q
                         net (fo=2, routed)           0.268     1.910    driver_seg_8/bin_cnt0/ce_o
    SLICE_X2Y20          LUT4 (Prop_lut4_I1_O)        0.043     1.953 r  driver_seg_8/bin_cnt0/s_cnt_local[1]_i_1/O
                         net (fo=1, routed)           0.000     1.953    driver_seg_8/bin_cnt0/s_cnt_local[1]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  driver_seg_8/bin_cnt0/s_cnt_local_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.857     2.015    driver_seg_8/bin_cnt0/CLK
    SLICE_X2Y20          FDRE                                         r  driver_seg_8/bin_cnt0/s_cnt_local_reg[1]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.131     1.646    driver_seg_8/bin_cnt0/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/ce_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.944%)  route 0.268ns (59.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.587     1.500    driver_seg_8/clk_en0/CLK
    SLICE_X1Y22          FDRE                                         r  driver_seg_8/clk_en0/ce_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  driver_seg_8/clk_en0/ce_o_reg/Q
                         net (fo=2, routed)           0.268     1.910    driver_seg_8/bin_cnt0/ce_o
    SLICE_X2Y20          LUT3 (Prop_lut3_I1_O)        0.045     1.955 r  driver_seg_8/bin_cnt0/s_cnt_local[0]_i_1/O
                         net (fo=1, routed)           0.000     1.955    driver_seg_8/bin_cnt0/s_cnt_local[0]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.857     2.015    driver_seg_8/bin_cnt0/CLK
    SLICE_X2Y20          FDRE                                         r  driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.120     1.635    driver_seg_8/bin_cnt0/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.590     1.503    driver_seg_8/clk_en0/CLK
    SLICE_X0Y18          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  driver_seg_8/clk_en0/s_cnt_local_reg[0]/Q
                         net (fo=2, routed)           0.184     1.828    driver_seg_8/clk_en0/s_cnt_local_reg[0]
    SLICE_X0Y18          LUT1 (Prop_lut1_I0_O)        0.045     1.873 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.000     1.873    driver_seg_8/clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.943 r  driver_seg_8/clk_en0/s_cnt_local_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.943    driver_seg_8/clk_en0/s_cnt_local_reg[0]_i_2_n_7
    SLICE_X0Y18          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     2.017    driver_seg_8/clk_en0/CLK
    SLICE_X0Y18          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[0]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.105     1.608    driver_seg_8/clk_en0/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.717%)  route 0.188ns (42.283%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.584     1.497    driver_seg_8/clk_en0/CLK
    SLICE_X0Y24          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  driver_seg_8/clk_en0/s_cnt_local_reg[24]/Q
                         net (fo=2, routed)           0.188     1.826    driver_seg_8/clk_en0/s_cnt_local_reg[24]
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.941 r  driver_seg_8/clk_en0/s_cnt_local_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.941    driver_seg_8/clk_en0/s_cnt_local_reg[24]_i_1_n_7
    SLICE_X0Y24          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.852     2.010    driver_seg_8/clk_en0/CLK
    SLICE_X0Y24          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[24]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.105     1.602    driver_seg_8/clk_en0/s_cnt_local_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.717%)  route 0.188ns (42.283%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.589     1.502    driver_seg_8/clk_en0/CLK
    SLICE_X0Y19          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  driver_seg_8/clk_en0/s_cnt_local_reg[4]/Q
                         net (fo=2, routed)           0.188     1.831    driver_seg_8/clk_en0/s_cnt_local_reg[4]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.946 r  driver_seg_8/clk_en0/s_cnt_local_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    driver_seg_8/clk_en0/s_cnt_local_reg[4]_i_1_n_7
    SLICE_X0Y19          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     2.016    driver_seg_8/clk_en0/CLK
    SLICE_X0Y19          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[4]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.105     1.607    driver_seg_8/clk_en0/s_cnt_local_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.717%)  route 0.188ns (42.283%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.587     1.500    driver_seg_8/clk_en0/CLK
    SLICE_X0Y21          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  driver_seg_8/clk_en0/s_cnt_local_reg[12]/Q
                         net (fo=2, routed)           0.188     1.829    driver_seg_8/clk_en0/s_cnt_local_reg[12]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.944 r  driver_seg_8/clk_en0/s_cnt_local_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.944    driver_seg_8/clk_en0/s_cnt_local_reg[12]_i_1_n_7
    SLICE_X0Y21          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.856     2.014    driver_seg_8/clk_en0/CLK
    SLICE_X0Y21          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[12]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.105     1.605    driver_seg_8/clk_en0/s_cnt_local_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.584     1.497    driver_seg_8/clk_en0/CLK
    SLICE_X0Y25          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/Q
                         net (fo=2, routed)           0.189     1.827    driver_seg_8/clk_en0/s_cnt_local_reg[28]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.942 r  driver_seg_8/clk_en0/s_cnt_local_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.942    driver_seg_8/clk_en0/s_cnt_local_reg[28]_i_1_n_7
    SLICE_X0Y25          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.852     2.010    driver_seg_8/clk_en0/CLK
    SLICE_X0Y25          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.105     1.602    driver_seg_8/clk_en0/s_cnt_local_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.587     1.500    driver_seg_8/clk_en0/CLK
    SLICE_X0Y22          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  driver_seg_8/clk_en0/s_cnt_local_reg[16]/Q
                         net (fo=2, routed)           0.189     1.830    driver_seg_8/clk_en0/s_cnt_local_reg[16]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.945 r  driver_seg_8/clk_en0/s_cnt_local_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.945    driver_seg_8/clk_en0/s_cnt_local_reg[16]_i_1_n_7
    SLICE_X0Y22          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.855     2.013    driver_seg_8/clk_en0/CLK
    SLICE_X0Y22          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[16]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.105     1.605    driver_seg_8/clk_en0/s_cnt_local_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.498    driver_seg_8/clk_en0/CLK
    SLICE_X0Y23          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  driver_seg_8/clk_en0/s_cnt_local_reg[20]/Q
                         net (fo=2, routed)           0.189     1.828    driver_seg_8/clk_en0/s_cnt_local_reg[20]
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.943 r  driver_seg_8/clk_en0/s_cnt_local_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.943    driver_seg_8/clk_en0/s_cnt_local_reg[20]_i_1_n_7
    SLICE_X0Y23          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.853     2.011    driver_seg_8/clk_en0/CLK
    SLICE_X0Y23          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[20]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.105     1.603    driver_seg_8/clk_en0/s_cnt_local_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 driver_seg_8/bin_cnt0/s_cnt_local_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/dig_o_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.246ns (53.215%)  route 0.216ns (46.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.501    driver_seg_8/bin_cnt0/CLK
    SLICE_X2Y20          FDRE                                         r  driver_seg_8/bin_cnt0/s_cnt_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.148     1.649 r  driver_seg_8/bin_cnt0/s_cnt_local_reg[1]/Q
                         net (fo=6, routed)           0.216     1.866    driver_seg_8/bin_cnt0/s_cnt[1]
    SLICE_X1Y20          LUT2 (Prop_lut2_I0_O)        0.098     1.964 r  driver_seg_8/bin_cnt0/dig_o[2]_i_1/O
                         net (fo=1, routed)           0.000     1.964    driver_seg_8/bin_cnt0_n_4
    SLICE_X1Y20          FDSE                                         r  driver_seg_8/dig_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.857     2.015    driver_seg_8/CLK
    SLICE_X1Y20          FDSE                                         r  driver_seg_8/dig_o_reg[2]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X1Y20          FDSE (Hold_fdse_C_D)         0.092     1.607    driver_seg_8/dig_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.356    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20     driver_seg_8/bin_cnt0/s_cnt_local_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20     driver_seg_8/bin_cnt0/s_cnt_local_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y22     driver_seg_8/clk_en0/ce_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18     driver_seg_8/clk_en0/s_cnt_local_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20     driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20     driver_seg_8/clk_en0/s_cnt_local_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21     driver_seg_8/clk_en0/s_cnt_local_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21     driver_seg_8/clk_en0/s_cnt_local_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21     driver_seg_8/clk_en0/s_cnt_local_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18     driver_seg_8/clk_en0/s_cnt_local_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18     driver_seg_8/clk_en0/s_cnt_local_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23     driver_seg_8/clk_en0/s_cnt_local_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23     driver_seg_8/clk_en0/s_cnt_local_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23     driver_seg_8/clk_en0/s_cnt_local_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23     driver_seg_8/clk_en0/s_cnt_local_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     driver_seg_8/clk_en0/s_cnt_local_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     driver_seg_8/clk_en0/s_cnt_local_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     driver_seg_8/clk_en0/s_cnt_local_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18     driver_seg_8/clk_en0/s_cnt_local_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18     driver_seg_8/clk_en0/s_cnt_local_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     driver_seg_8/clk_en0/s_cnt_local_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     driver_seg_8/clk_en0/s_cnt_local_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24     driver_seg_8/clk_en0/s_cnt_local_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     driver_seg_8/clk_en0/s_cnt_local_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     driver_seg_8/clk_en0/s_cnt_local_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18     driver_seg_8/clk_en0/s_cnt_local_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     driver_seg_8/clk_en0/s_cnt_local_reg[30]/C



