0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/gte0002/lab3/lab3_given/lab3_1_2/decoder_74138_dataflow_tb.v,1631076430,verilog,,,,decoder_74138_dataflow_tb,,,,,,,,
C:/Users/gte0002/lab3_mod/project_3_2/project_3_2.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
C:/Users/gte0002/lab3_mod/project_3_2/project_3_2.srcs/sources_1/new/Lab3_IC_Design.v,1631196423,verilog,,C:/Users/gte0002/lab3/lab3_given/lab3_1_2/decoder_74138_dataflow_tb.v,,Lab3_IC_Design,,,,,,,,
