#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: False # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Osaze Shears
    tagline: Research Engineer at USC ISI
    avatar: profile.png  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: oyshears@gmail.com
    phone: (757) 508-2757
    website: oshears.github.io #do not add http://
    linkedin: osazeshears
    github: oshears
    telegram: # add your nickname without '@' sign
    gitlab:
    bitbucket:
    twitter: 
    stack-overflow: # Number/Username, e.g. 123456/alandoe
    codewars:
    goodreads: # Number-Username, e.g. 123456-alandoe
    resume: Osaze_Shears_Resume.pdf
    researchgate: https://www.researchgate.net/profile/Osaze-Shears
    
    homepage: index.html

    # languages:
    #   - idiom: English
    #     level: Native

    interests:
      - item: Tutoring
        link: tutoring.html

      - item: Game Development
        link: https://oshears.github.io/osgames/

      - item: 3D Modelling
        link: 3d.html

      - item: My Dogs
        link: dogs.html

      - item: Steam
        link: https://steamcommunity.com/id/epicyoze



career-profile:
    title: Career Profile
    summary: |
      Osaze Shears is passionate about many engineering 
      and computational concepts. These include embedded systems, application-specific integrated 
      circuits (ASICs), field-programmable gate arrays (FPGAs), and microprocessor technologies.

      Osaze spends his free time tutoring other students who are interested in learning to become 
      better computer scientists and engineers to benefit the greater society. The platform he uses
      is Wyzant and has worked with Wyzant for nearly 5 years.

      Osaze is currently a Research Engineer working for the University of Southern California's
      Information Sciences Institute. His research interests
      include:
        - Spiking Neural Networks
        - Hardware Acceleration
        - SoC Design with ASICs and FPGAs
        - Deep Learning 
        - Low Power Computing
        - Augmented and Mixed Reality

education:
    - degree: M.S. in Computer Engineering
      university: Virginia Polytechnic Institute and State University
      time: August 2020 - May 2022
      details: |
        I am currently a M.S. student at Virginia Tech conducting research under the
        Multifunctional Integrated Circuits and Systems (MICS) lab. My research interests
        include:
          - Spiking Neural Networks
          - Hardware Acceleration
          - SoC Design with ASICs and FPGAs
          - Deep Learning 
          - Edge Computing
    - degree: BS in Computer Engineering
      university: George Mason University
      time: June 2014 - May 2018
      details: |
        During my undergraduate studies at George Mason, I studied a variety of different
        topics that provided me with foundatonal knowledge in computer engineering. These
        topics included:
          - Digital System Design
          - Embedded Systems
          - Circuit Design
          - Data Structures
experiences:
    - role: Senior Research Engineer
      time: May 2022 - Present
      company: USC Information Sciences Institute, Arlington, Virginia
      details: |
        - Architected and integrated a top-level SoC design using SystemVerilog with JTAG, PLL, SerDes, and custom IP for a homomorphic encryption ASIC. Interfaced memory-mapped control-status registers with AXI4Lite interconnect for external FPGA access.
        - Developed comprehensive FPGA test platforms using Vivado and Vitis across Xilinx Versal, UltraScale+, and Series 7 devices to validate functionality of slices, interconnect, and hard IP blocks. C code developed for MicroBlaze to enable run-time testing.
        - Developed codebase for automating EDA tool build processes and FPGA debugging using Python and TCL. Maintained codebase using GitLab CI/CD flows, merge requests, and issue tracking.
        - Implemented and optimized MobileNet accelerator on Zynq ZCU104 using Xilinx FINN framework, Python, Xilinx HLS, and C. Worked towards energy efficiency and latency improvements for object detection and tracking with the BDD100K dataset.
        - Performed functional verification and debugging of NoC-based ASIC architectures using Xcelium and emulations on VCU128.
        - Collaborated with interns to bring-up a Synopsys HAPS-100 prototyping platform for emulation of ASIC designs.
        - Maintained GitLab Wiki repositories to document workflows, facilitate knowledge sharing, and host project documentation.

    - role: Graduate Research and Teching Assistant
      time: August 2020 - May 2022
      company: Electrical and Computer Engineering Department, Virginia Tech, Blacksburg, Virginia
      details: |
        - Implemented Zynq-7000 FPGA based interface in Vivado and Verilog for an analog neuromorphic image classifier ASIC. The design leveraged the embedded ARM processor, an external DAC, the internal ADC, and custom AXI IP.
        - Developed bare-metal C applications to run on Zynq-7000 ARM processor for reading and writing data to the analog ASIC interface.
        - Configured a PetaLinux image and device tree for AXI memory-mapped custom IP addressing from Linux running on the ARM CPU. Created Python scripts to streamline IP configuration and evaluation of the neuromorphic ASIC within the embedded OS.
        - Used TCL scripts to automate Vivado's FPGA block design and bitstream generation for reproducibility and continuous integration of the neuromorphic ASIC interface architecture. Maintained a GitHub repository for version control and collaboration.
        - Designed a recurrent neural network accelerator IP using C++ and Intel HLS Compiler for the BladeRF software defined radio. Performed verification using ModelSim co-simulation, and implemented a bitstream generated for the on-board Cyclone V FPGA.
        - Led and instructed a team of 4 undergraduate students in FPGA machine learning accelerator design. Provided weekly lectures, facilitated technical discussions, and advised undergraduate research projects for 3 semesters.
        - Conducted research analyzing firmware and hardware vulnerabilities (CVEs) in the NIST National Vulnerability Database for Colvin Run Networks' supply chain risk assessment tool - Copia.

    - role: Digital Logic Design Engineer
      time: May 2018 - July 2020
      company: BAE Systems Inc., Manassas, Virginia
      details: |
        - Developed and maintained SystemVerilog/UVM testbenches for functional verification of 10+ critical IP cores on production SoCs, including PCI, I2C, UART, and SPI interfaces.
        - Created a Perl framework for generating wafer-level and package-level manufacturing test patterns for SerDes and MBIST IP validation on RAD5545 SoCs, ensuring production-quality hardware functionality.
        - Collaborated with interns in the development of memory test and repair sequences for SoCs using C++ and JTAG Corelis boundary scan hardware. Used on-chip fuses to enable redundant memory columns and repair memory faults for several devices.
        - Presented automated MBIST test insertion methodology research to the Virginia Microelectronics Consortium (VMEC), demonstrating innovation in test automation. 
        - Served in the onsite Young Professionals and Health & Wellness committees
    
    - role: Virginia Microelectronics Consortium (VMEC) Intern
      time: May 2017 - December 2017
      company: BAE Systems Inc., Manassas, Virginia
      details: |
        - Experience documenting and integrating memory built-in self-test (MBIST) systems written in Verilog and VHDL
        - Experience modifying and simulating Universal Verification Methodology (UVM) Test Benches

    - role: Private Tutor
      time: May 2017 - 2022
      company: Wyzant
      details: |
        - Private tutor on Wyzant.com specializing in computer science, computer engineering and programming languages. 
        - Subjects include Verilog, VHDL, Java, Python, C, C++, Swift/Xcode, and Calculus
        - Computer science and engineering tutoring available at: https://www.wyzant.com/Tutors/Osaze

    - role: Learning Assistant (LA)
      time: August 2017 - December 2017
      company: Electrical and Computer Engineering Department, George Mason University, Fairfax, Virginia
      details: |
        - Assisted with teaching 90 students in ECE 331: Digital Systems Design
        - Assisted with teaching 60 students in ECE 332: Digital Electronics and Logic Design Lab

    - role: Peer Mentor
      time: August 2015 - December 2017
      company: Volgenau School of Engineering, George Mason University, Fairfax, Virginia
      details: |
        - Provide mentoring and tutoring services for George Mason University Engineering courses
        - Equip students with effective study habits and techniques to succeed outside of tutoring
        - Concentrate in supporting students with Computer Science, Computer Engineering, Physics and Calculus
    
    - role: Technology Coordinator & STEP Logistics Coordinator
      time: September 2014 - May 2017
      company: Office of Diversity, Inclusion and Multicultural Education, George Mason University, Fairfax, Virginia
      details: |
        - Managed the website for ODIME
        - Assisted with scheduling and organization of GMU's Student Transition Empowerment Program (STEP)
        - Developed a mobile app to provide information about the STEP program to the students

    - role: President
      time: May 2016 - May 2017
      company: F1rst Gen Mason, George Mason University, Fairfax, Virginia
      details: |
        - Designed a new visual identity for the organization
        - Developed an mobile app to help students calculate their grade point averages

projects:
    title: Projects
    intro: >
      Below is a list of projects that I have engaged in over the years:
    assignments:
      - title: BladeRF Delayed Feedback Reservoir
        link: https://github.com/oshears/bladerf_dfr_accelerator
        tagline: A reservoir computing accelerator embedded in the BladeRF software defined radio

      - title: Hybrid FPGA-ASIC Delayed Feedback Reservoir
        link: https://github.com/oshears/hybrid_dfr_system
        tagline: A hybrid reservoir computing system leveraging FPGA and ASIC capabilities

      - title: Multiprocessing with Spiking Neural Networks
        link: https://oshears.github.io/assets/docs/vt_ece_5510_project_report.pdf
        tagline: A Benchmarking Evaluation of Multithreaded SNNs in BindsNET

      - title: Image Classification with Spiking Neural Networks
        link: https://oshears.github.io/adv-ml-2020-snn-project/
        tagline: An Accuracy Evaluation of various SNNs for performing MNIST Digit Classification in BindsNET
      
      - title: 'Project LENS'
        link: https://www.youtube.com/watch?v=6TalQVtu-Ss
        tagline: A Robotic Eye System Using Artificial Muscles
        poster: https://oshears.github.io/assets/docs/Project_LENS_Poster.pdf

      - title: Hardware Security Survey
        link: https://oshears.github.io/assets/docs/OsazeShears_HardwareSecurity.pdf
        tagline: An overview of the need for hardware security and its implementation. 
        poster: https://oshears.github.io/assets/docs/OsazeShears_HardwareSecurity.pdf

      - title: Memory Built-In Self-Test Integration
        link: https://oshears.github.io/assets/docs/OsazeShears_VMECPoster.pdf
        tagline: An project to improve the integration of MBIST logic into ASICs at BAE Systems.
        poster: https://oshears.github.io/assets/docs/OsazeShears_VMECPoster.pdf

      - title: Real Estate Price Prediction using Machine Learning
        link: https://oshears.github.io/assets/docs/OsazeShears_RealestatePrediction.pdf
        tagline: An introduction to predicting real estate prices in Virginia using various Machine Learning models.
        poster: https://oshears.github.io/assets/docs/OsazeShears_RealestatePrediction.pdf

      - title: Single-Cycle MIPS Processor on FPGA
        link: 
        tagline: A Simple MIPS Processor Developed on a Basys 2 Development Board

      - title: GMU GPA
        tagline: A Mobile Application to Help GMU Students Estimate Their GPAs


awards:
    title: Awards
    intro: |
      Below is a list of my accomplishments over the years.
    papers:
      - title: ECE Department Bradley Fellowship
        year: January 2020
        description: Awarded by Virginia Tech's Electrical and Computer Engineering Department
      - title: Summa Cum Laude
        year: May 2018
        description: Awarded by GMU's Volgenau School of Engineering (VSE)
      - title: ECE Chairman's Award
        year: May 2018
        description: Awarded by GMU's Electrical and Computer Engineering Department's
      - title: ECE Outstanding Academic Achievement Award
        year: May 2018
        description: Awarded by GMU's Electrical and Computer Engineering Department's
      - title: ECE Senior Design Project Award
        year: May 2018
        description: Awarded by GMU's Electrical and Computer Engineering Department's  for Project LENS
      - title: Dean's Advisory Board Award
        year: April 2018
        description: Awarded by GMU's Volgenau School of Engineering (VSE) for Project LENS
      - title: Honors College
        year: June 2014 - May 2018
        description: Awarded by GMU's Honors College
      - title: OSCAR Fellow
        year: August 2017
        description: Awarded by GMU's Office of Student Scholarship, Creative Activities and Research (OSCAR)
      - title: Undergraduate Research Scholar Program (URSP) Grant
        year: January 2017, August 2017
        description: Awarded by GMU's Office of Student Scholarship, Creative Activities and Research (OSCAR)
      - title: Black Scholar of the Year
        year: February 2015
        description: Awarded by GMU's Office of Diversity, Inclusion and Multicultural Education (ODIME)
      - title: Dean's List
        year: June 2014 - May 2018
        description: Awarded by GMU's Volgenau School of Engineering (VSE)
      
activities:
    events: 
      - title: Design Automation Conference Young Fellow Program (2020)
      - title: EIP College Application Coach (2017)
      - title: Society of Hispanic Professional Engineers Regional Conference
      - title: Society of Hispanic Professional Engineers National Conference with Google Travel Fund
      - title: Student Transition Empowerment Program at George Mason University
      - title: Boys and Girls Club Robotics Volunteer

publications:
    title: Publications
    intro: |
      Below is a list of publications that I have written.
    papers:
      - title: FPGA Reservoir Computing Networks for Dynamic Spectrum Sensing
        link: https://vtechworks.lib.vt.edu/items/9c1ea54d-fcea-47b8-8307-95e0f0ab820a
        authors: Osaze Shears
        conference: Virginia Tech
      - title: A Hybrid FPGA-ASIC Delayed Feedback Reservoir System to Enable Spectrum Sensing/Sharing for Low Power IoT Devices ICCAD Special Session Paper
        link: https://ieeexplore.ieee.org/abstract/document/9643536
        authors: Osaze Shears, Kangjun Bai, Lingjia Liu, and Yang Yi
        conference: 2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD)

skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: Python
        level: 90%

      - name: VHDL
        level: 85%

      - name: Verilog/System Verilog
        level: 70%

      - name: Java
        level: 65%

      - name: C/C++
        level: 60%

      - name: Unity 3D
        level: 50%

      - name: Blender
        level: 50%

      - name: Adobe Illustrator/Affinity Designer
        level: 50%

      - name: Xcode/ Swift
        level: 25%

# footer: >
#     Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
