INFO: [VRFC 10-163] Analyzing VHDL file "/home/k_rakeesh/Documents/CACD_labs/lab_07/lab_07.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
