//
// Module mopshub_lib.ethernet_core.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 15:42:45 02/24/23
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module ethernet_core( 
   // Port Declarations
   // Port Declarations
   input   wire            clk125, 
   input   wire    [75:0]  data_rec_uplink, 
   input   wire    [75:0]  data_tra_downlink, 
   input   wire    [3:0]   dip_sw, 
   input   wire            gmii_rx_dv, 
   input   wire            gmii_rx_er, 
   input   wire    [7:0]   gmii_rxd, 
   input   wire            mmcm_locked, 
   input   wire            resetdone, 
   input   wire            sysclk_n, 
   input   wire            sysclk_p, 
   output  wire            clk_ipb, 
   output  wire    [4:0]   configuration_vector, 
   output  wire    [75:0]  data_rec_elink_dbg, 
   output  wire            gmii_tx_en, 
   output  wire            gmii_tx_er, 
   output  wire    [7:0]   gmii_txd, 
   output  wire            led, 
   output  wire            rst_eth, 
   output  wire            sfp_enable, 
   output  wire            start_write_elink_dbg, 
   input   wire            clk, 
   input   wire            rst, 
   input   wire            irq_elink_dbg_in, 
   input   wire            buffer_eth_en
);

// Internal Declarations


// Local declarations

// Internal signal declarations
// Internal Declarations


// Local declarations

// Internal signal declarations
wire         start_write_elink_fifo_dbg;
wire         rst_read_s;
reg          clk_en;
wire  [75:0] data_rec_ethernet;
wire         eth_locked;
wire         fifo_r_empty;
wire         fifo_w_empty;
wire  [7:0]  leds;
wire  [7:0]  mac_rx_data;                  // -- AXI4 style MAC signals
wire         mac_rx_error;
wire         mac_rx_last;
wire         mac_rx_valid;
wire  [7:0]  mac_tx_data;
wire         mac_tx_error;
wire         mac_tx_last;
wire         mac_tx_ready;
wire         mac_tx_valid;
wire  [0:0]  tx_axis_mac_tuser;
wire         wena_w_fifo;
reg          rena_w_elink;
wire         fifo_full;
reg          dout_rdy_fifo_reg;
wire  [75:0] data_tra_downlink_ffout;
wire         start_read_elink_dbg;
reg          irq_elink_dbg_fifo;
wire         fifo_flush_dbg;
wire         debug_mode;
wire  [75:0] data_tra_out;                 // Output data to be written on the CAN bus
wire  [4:0]  data_tra_select;

// ModuleWare signal declarations(v1.12) for instance 'dbg_fifo_read' of 'fifo'
reg [75:0] mw_dbg_fifo_readreg_cval0;
reg [75:0] mw_dbg_fifo_readreg_cval1;
reg [75:0] mw_dbg_fifo_readreg_cval2;
reg [75:0] mw_dbg_fifo_readreg_cval3;
reg [75:0] mw_dbg_fifo_readreg_cval4;
reg [75:0] mw_dbg_fifo_readreg_cval5;
reg [75:0] mw_dbg_fifo_readreg_cval6;
reg [75:0] mw_dbg_fifo_readreg_cval7;
reg [75:0] mw_dbg_fifo_readreg_cval8;
reg [75:0] mw_dbg_fifo_readreg_cval9;
reg [75:0] mw_dbg_fifo_readreg_cval10;
reg [75:0] mw_dbg_fifo_readreg_cval11;
reg [75:0] mw_dbg_fifo_readreg_cval12;
reg [75:0] mw_dbg_fifo_readreg_cval13;
reg [75:0] mw_dbg_fifo_readreg_cval14;
reg [75:0] mw_dbg_fifo_readreg_cval15;
reg [75:0] mw_dbg_fifo_readreg_cval16;
reg [75:0] mw_dbg_fifo_readreg_cval17;
reg [75:0] mw_dbg_fifo_readreg_cval18;
reg [75:0] mw_dbg_fifo_readreg_cval19;
reg [75:0] mw_dbg_fifo_readreg_cval20;
wire [75:0] mw_dbg_fifo_readreg_nval0;
wire [75:0] mw_dbg_fifo_readreg_nval1;
wire [75:0] mw_dbg_fifo_readreg_nval2;
wire [75:0] mw_dbg_fifo_readreg_nval3;
wire [75:0] mw_dbg_fifo_readreg_nval4;
wire [75:0] mw_dbg_fifo_readreg_nval5;
wire [75:0] mw_dbg_fifo_readreg_nval6;
wire [75:0] mw_dbg_fifo_readreg_nval7;
wire [75:0] mw_dbg_fifo_readreg_nval8;
wire [75:0] mw_dbg_fifo_readreg_nval9;
wire [75:0] mw_dbg_fifo_readreg_nval10;
wire [75:0] mw_dbg_fifo_readreg_nval11;
wire [75:0] mw_dbg_fifo_readreg_nval12;
wire [75:0] mw_dbg_fifo_readreg_nval13;
wire [75:0] mw_dbg_fifo_readreg_nval14;
wire [75:0] mw_dbg_fifo_readreg_nval15;
wire [75:0] mw_dbg_fifo_readreg_nval16;
wire [75:0] mw_dbg_fifo_readreg_nval17;
wire [75:0] mw_dbg_fifo_readreg_nval18;
wire [75:0] mw_dbg_fifo_readreg_nval19;
wire [75:0] mw_dbg_fifo_readreg_nval20;
wire mw_dbg_fifo_readtemp_rena;
wire mw_dbg_fifo_readtemp_wena;
wire mw_dbg_fifo_readtemp_full;
wire mw_dbg_fifo_readtemp_empty;
reg [4:0] mw_dbg_fifo_readaddr_cval;
wire [4:0] mw_dbg_fifo_readaddr_nval;

// ModuleWare signal declarations(v1.12) for instance 'dbg_fifo_write' of 'fifo'
reg [75:0] mw_dbg_fifo_writereg_cval0;
reg [75:0] mw_dbg_fifo_writereg_cval1;
reg [75:0] mw_dbg_fifo_writereg_cval2;
reg [75:0] mw_dbg_fifo_writereg_cval3;
reg [75:0] mw_dbg_fifo_writereg_cval4;
reg [75:0] mw_dbg_fifo_writereg_cval5;
reg [75:0] mw_dbg_fifo_writereg_cval6;
reg [75:0] mw_dbg_fifo_writereg_cval7;
reg [75:0] mw_dbg_fifo_writereg_cval8;
reg [75:0] mw_dbg_fifo_writereg_cval9;
reg [75:0] mw_dbg_fifo_writereg_cval10;
reg [75:0] mw_dbg_fifo_writereg_cval11;
reg [75:0] mw_dbg_fifo_writereg_cval12;
reg [75:0] mw_dbg_fifo_writereg_cval13;
reg [75:0] mw_dbg_fifo_writereg_cval14;
reg [75:0] mw_dbg_fifo_writereg_cval15;
reg [75:0] mw_dbg_fifo_writereg_cval16;
reg [75:0] mw_dbg_fifo_writereg_cval17;
reg [75:0] mw_dbg_fifo_writereg_cval18;
reg [75:0] mw_dbg_fifo_writereg_cval19;
reg [75:0] mw_dbg_fifo_writereg_cval20;
wire [75:0] mw_dbg_fifo_writereg_nval0;
wire [75:0] mw_dbg_fifo_writereg_nval1;
wire [75:0] mw_dbg_fifo_writereg_nval2;
wire [75:0] mw_dbg_fifo_writereg_nval3;
wire [75:0] mw_dbg_fifo_writereg_nval4;
wire [75:0] mw_dbg_fifo_writereg_nval5;
wire [75:0] mw_dbg_fifo_writereg_nval6;
wire [75:0] mw_dbg_fifo_writereg_nval7;
wire [75:0] mw_dbg_fifo_writereg_nval8;
wire [75:0] mw_dbg_fifo_writereg_nval9;
wire [75:0] mw_dbg_fifo_writereg_nval10;
wire [75:0] mw_dbg_fifo_writereg_nval11;
wire [75:0] mw_dbg_fifo_writereg_nval12;
wire [75:0] mw_dbg_fifo_writereg_nval13;
wire [75:0] mw_dbg_fifo_writereg_nval14;
wire [75:0] mw_dbg_fifo_writereg_nval15;
wire [75:0] mw_dbg_fifo_writereg_nval16;
wire [75:0] mw_dbg_fifo_writereg_nval17;
wire [75:0] mw_dbg_fifo_writereg_nval18;
wire [75:0] mw_dbg_fifo_writereg_nval19;
wire [75:0] mw_dbg_fifo_writereg_nval20;
wire mw_dbg_fifo_writetemp_rena;
wire mw_dbg_fifo_writetemp_wena;
wire mw_dbg_fifo_writetemp_full;
wire mw_dbg_fifo_writetemp_empty;
reg [4:0] mw_dbg_fifo_writeaddr_cval;
wire [4:0] mw_dbg_fifo_writeaddr_nval;


// Instances 
buffer_tra_data tra_data_buf_eth0( 
   .clk             (clk), 
   .data_tra_in     (data_tra_downlink), 
   .buffer_en       (buffer_eth_en), 
   .rst             (rst), 
   .debug_mode      (debug_mode), 
   .data_tra_select (data_tra_select), 
   .data_tra_out    (data_tra_out)
); 

//  Instances
// 
ethernet_emac_wrapper ethernet_emac_wrapper0( 
   .clk125             (clk125), 
   .eth_locked         (eth_locked), 
   .rst_eth            (rst_eth), 
   .rx_axis_mac_tdata  (mac_rx_data), 
   .rx_axis_mac_tvalid (mac_rx_valid), 
   .rx_axis_mac_tlast  (mac_rx_last), 
   .rx_axis_mac_tuser  (mac_rx_error), 
   .tx_axis_mac_tdata  (mac_tx_data), 
   .tx_axis_mac_tvalid (mac_tx_valid), 
   .tx_axis_mac_tlast  (mac_tx_last), 
   .tx_axis_mac_tuser  (tx_axis_mac_tuser), 
   .tx_axis_mac_tready (mac_tx_ready), 
   .gmii_txd           (gmii_txd), 
   .gmii_tx_en         (gmii_tx_en), 
   .gmii_tx_er         (gmii_tx_er), 
   .gmii_rxd           (gmii_rxd), 
   .gmii_rx_dv         (gmii_rx_dv), 
   .gmii_rx_er         (gmii_rx_er)
); 

ethernet_ipbus ethernet_ipbus0( 
   .rst_eth               (rst_eth), 
   .eth_locked            (eth_locked), 
   .mac_rx_data           (mac_rx_data), 
   .mac_rx_valid          (mac_rx_valid), 
   .mac_rx_last           (mac_rx_last), 
   .mac_rx_error          (mac_rx_error), 
   .mac_tx_data           (mac_tx_data), 
   .mac_tx_valid          (mac_tx_valid), 
   .mac_tx_last           (mac_tx_last), 
   .mac_tx_error          (mac_tx_error), 
   .mac_tx_ready          (mac_tx_ready), 
   .clk125                (clk125), 
   .sysclk_p              (sysclk_p), 
   .sysclk_n              (sysclk_n), 
   .clk_ipb_o             (clk_ipb), 
   .start_write_elink_dbg (start_write_elink_fifo_dbg), 
   .start_read_elink_dbg  (start_read_elink_dbg), 
   .fifo_flush_dbg        (fifo_flush_dbg), 
   .irq_tra_sig           (irq_elink_dbg_fifo), 
   .data_tra_downlink     (data_tra_downlink_ffout), 
   .data_rec_uplink       (data_rec_uplink), 
   .data_rec_ethernet     (data_rec_ethernet), 
   .leds                  (leds), 
   .dip_sw                (dip_sw)
); 

// HDL Embedded Text Block 1 eb1
// HDL Embedded Text Block 2 eb2
assign sfp_enable = 1'b1;
assign configuration_vector =  5'b10000;
assign eth_locked = resetdone && mmcm_locked;
assign tx_axis_mac_tuser = mac_tx_error;
// HDL Embedded Text Block 4 eb4
 
assign debug_mode =1'b0;
initial rena_w_elink           = 1'b0;
initial irq_elink_dbg_fifo           = 1'b0;
initial dout_rdy_fifo_reg   = 1'b0;
initial clk_en              = 1'b1;

assign led    = leds[0];

assign wena_w_fifo    = start_write_elink_fifo_dbg && !fifo_full;
assign start_write_elink_dbg  = dout_rdy_fifo_reg;


assign rst_read_s            = (rst   && !fifo_flush_dbg);

//FIFO block 
// write elink part
always @ (posedge clk125)
    if (!rst) rena_w_elink   <=1'b0;
    else    rena_w_elink   <= !fifo_w_empty;   
    
    
always @ (posedge clk)
  if (!rst) dout_rdy_fifo_reg   <= 1'b0;
  else
    begin
      if (rena_w_elink == 1) dout_rdy_fifo_reg   <= 1'b1;
      else dout_rdy_fifo_reg   <= 1'b0;
    end   

//read elink part
always @ (posedge clk125)
    if (!rst) irq_elink_dbg_fifo   <=1'b0;
    else    irq_elink_dbg_fifo   <= !fifo_r_empty;   
    













// ModuleWare code(v1.12) for instance 'dbg_fifo_read' of 'fifo'
assign fifo_r_empty = mw_dbg_fifo_readtemp_empty;
assign data_tra_downlink_ffout = mw_dbg_fifo_readreg_cval0;
assign mw_dbg_fifo_readtemp_rena = rst_read_s & start_read_elink_dbg & ~mw_dbg_fifo_readtemp_empty;
assign mw_dbg_fifo_readtemp_wena = rst_read_s & irq_elink_dbg_in & ~mw_dbg_fifo_readtemp_full;
assign mw_dbg_fifo_readtemp_empty = (mw_dbg_fifo_readaddr_cval == 0);
assign mw_dbg_fifo_readtemp_full = (mw_dbg_fifo_readaddr_cval == 20);

assign mw_dbg_fifo_readaddr_nval = (~rst_read_s) ? 0
   : mw_dbg_fifo_readtemp_wena ? mw_dbg_fifo_readtemp_rena ? mw_dbg_fifo_readaddr_cval : mw_dbg_fifo_readaddr_cval + 1'b1
   : mw_dbg_fifo_readtemp_rena ? mw_dbg_fifo_readaddr_cval - 1'b1
   : mw_dbg_fifo_readaddr_cval;
always @(posedge clk)
begin : dbg_fifo_readseq_proc
   if (clk_en)
      mw_dbg_fifo_readaddr_cval = mw_dbg_fifo_readaddr_nval;
end

always @(posedge clk)
begin : dbg_fifo_readmove_proc
   if (clk_en)
   begin
      mw_dbg_fifo_readreg_cval0[75:0]  = mw_dbg_fifo_readreg_nval0[75:0] ;
      mw_dbg_fifo_readreg_cval1[75:0]  = mw_dbg_fifo_readreg_nval1[75:0] ;
      mw_dbg_fifo_readreg_cval2[75:0]  = mw_dbg_fifo_readreg_nval2[75:0] ;
      mw_dbg_fifo_readreg_cval3[75:0]  = mw_dbg_fifo_readreg_nval3[75:0] ;
      mw_dbg_fifo_readreg_cval4[75:0]  = mw_dbg_fifo_readreg_nval4[75:0] ;
      mw_dbg_fifo_readreg_cval5[75:0]  = mw_dbg_fifo_readreg_nval5[75:0] ;
      mw_dbg_fifo_readreg_cval6[75:0]  = mw_dbg_fifo_readreg_nval6[75:0] ;
      mw_dbg_fifo_readreg_cval7[75:0]  = mw_dbg_fifo_readreg_nval7[75:0] ;
      mw_dbg_fifo_readreg_cval8[75:0]  = mw_dbg_fifo_readreg_nval8[75:0] ;
      mw_dbg_fifo_readreg_cval9[75:0]  = mw_dbg_fifo_readreg_nval9[75:0] ;
      mw_dbg_fifo_readreg_cval10[75:0]  = mw_dbg_fifo_readreg_nval10[75:0] ;
      mw_dbg_fifo_readreg_cval11[75:0]  = mw_dbg_fifo_readreg_nval11[75:0] ;
      mw_dbg_fifo_readreg_cval12[75:0]  = mw_dbg_fifo_readreg_nval12[75:0] ;
      mw_dbg_fifo_readreg_cval13[75:0]  = mw_dbg_fifo_readreg_nval13[75:0] ;
      mw_dbg_fifo_readreg_cval14[75:0]  = mw_dbg_fifo_readreg_nval14[75:0] ;
      mw_dbg_fifo_readreg_cval15[75:0]  = mw_dbg_fifo_readreg_nval15[75:0] ;
      mw_dbg_fifo_readreg_cval16[75:0]  = mw_dbg_fifo_readreg_nval16[75:0] ;
      mw_dbg_fifo_readreg_cval17[75:0]  = mw_dbg_fifo_readreg_nval17[75:0] ;
      mw_dbg_fifo_readreg_cval18[75:0]  = mw_dbg_fifo_readreg_nval18[75:0] ;
      mw_dbg_fifo_readreg_cval19[75:0]  = mw_dbg_fifo_readreg_nval19[75:0] ;
      mw_dbg_fifo_readreg_cval20[75:0]  = mw_dbg_fifo_readreg_nval20[75:0] ;
   end
end
assign mw_dbg_fifo_readreg_nval0[75:0] = mw_dbg_fifo_readtemp_wena ? mw_dbg_fifo_readtemp_rena ? (mw_dbg_fifo_readaddr_cval == 0) ? data_tra_out : mw_dbg_fifo_readreg_cval1[75:0] : mw_dbg_fifo_readreg_cval0[75:0] : mw_dbg_fifo_readtemp_rena ? mw_dbg_fifo_readreg_cval1[75:0] : mw_dbg_fifo_readreg_cval0[75:0];
assign mw_dbg_fifo_readreg_nval1[75:0] = mw_dbg_fifo_readtemp_wena ? mw_dbg_fifo_readtemp_rena ? (mw_dbg_fifo_readaddr_cval == 1) ? data_tra_out : mw_dbg_fifo_readreg_cval2[75:0]
    : (mw_dbg_fifo_readaddr_cval == 0) ? data_tra_out : mw_dbg_fifo_readreg_cval1[75:0]
    : mw_dbg_fifo_readtemp_rena ? mw_dbg_fifo_readreg_cval2[75:0] : mw_dbg_fifo_readreg_cval1[75:0];
assign mw_dbg_fifo_readreg_nval2[75:0] = mw_dbg_fifo_readtemp_wena ? mw_dbg_fifo_readtemp_rena ? (mw_dbg_fifo_readaddr_cval == 2) ? data_tra_out : mw_dbg_fifo_readreg_cval3[75:0]
    : (mw_dbg_fifo_readaddr_cval == 1) ? data_tra_out : mw_dbg_fifo_readreg_cval2[75:0]
    : mw_dbg_fifo_readtemp_rena ? mw_dbg_fifo_readreg_cval3[75:0] : mw_dbg_fifo_readreg_cval2[75:0];
assign mw_dbg_fifo_readreg_nval3[75:0] = mw_dbg_fifo_readtemp_wena ? mw_dbg_fifo_readtemp_rena ? (mw_dbg_fifo_readaddr_cval == 3) ? data_tra_out : mw_dbg_fifo_readreg_cval4[75:0]
    : (mw_dbg_fifo_readaddr_cval == 2) ? data_tra_out : mw_dbg_fifo_readreg_cval3[75:0]
    : mw_dbg_fifo_readtemp_rena ? mw_dbg_fifo_readreg_cval4[75:0] : mw_dbg_fifo_readreg_cval3[75:0];
assign mw_dbg_fifo_readreg_nval4[75:0] = mw_dbg_fifo_readtemp_wena ? mw_dbg_fifo_readtemp_rena ? (mw_dbg_fifo_readaddr_cval == 4) ? data_tra_out : mw_dbg_fifo_readreg_cval5[75:0]
    : (mw_dbg_fifo_readaddr_cval == 3) ? data_tra_out : mw_dbg_fifo_readreg_cval4[75:0]
    : mw_dbg_fifo_readtemp_rena ? mw_dbg_fifo_readreg_cval5[75:0] : mw_dbg_fifo_readreg_cval4[75:0];
assign mw_dbg_fifo_readreg_nval5[75:0] = mw_dbg_fifo_readtemp_wena ? mw_dbg_fifo_readtemp_rena ? (mw_dbg_fifo_readaddr_cval == 5) ? data_tra_out : mw_dbg_fifo_readreg_cval6[75:0]
    : (mw_dbg_fifo_readaddr_cval == 4) ? data_tra_out : mw_dbg_fifo_readreg_cval5[75:0]
    : mw_dbg_fifo_readtemp_rena ? mw_dbg_fifo_readreg_cval6[75:0] : mw_dbg_fifo_readreg_cval5[75:0];
assign mw_dbg_fifo_readreg_nval6[75:0] = mw_dbg_fifo_readtemp_wena ? mw_dbg_fifo_readtemp_rena ? (mw_dbg_fifo_readaddr_cval == 6) ? data_tra_out : mw_dbg_fifo_readreg_cval7[75:0]
    : (mw_dbg_fifo_readaddr_cval == 5) ? data_tra_out : mw_dbg_fifo_readreg_cval6[75:0]
    : mw_dbg_fifo_readtemp_rena ? mw_dbg_fifo_readreg_cval7[75:0] : mw_dbg_fifo_readreg_cval6[75:0];
assign mw_dbg_fifo_readreg_nval7[75:0] = mw_dbg_fifo_readtemp_wena ? mw_dbg_fifo_readtemp_rena ? (mw_dbg_fifo_readaddr_cval == 7) ? data_tra_out : mw_dbg_fifo_readreg_cval8[75:0]
    : (mw_dbg_fifo_readaddr_cval == 6) ? data_tra_out : mw_dbg_fifo_readreg_cval7[75:0]
    : mw_dbg_fifo_readtemp_rena ? mw_dbg_fifo_readreg_cval8[75:0] : mw_dbg_fifo_readreg_cval7[75:0];
assign mw_dbg_fifo_readreg_nval8[75:0] = mw_dbg_fifo_readtemp_wena ? mw_dbg_fifo_readtemp_rena ? (mw_dbg_fifo_readaddr_cval == 8) ? data_tra_out : mw_dbg_fifo_readreg_cval9[75:0]
    : (mw_dbg_fifo_readaddr_cval == 7) ? data_tra_out : mw_dbg_fifo_readreg_cval8[75:0]
    : mw_dbg_fifo_readtemp_rena ? mw_dbg_fifo_readreg_cval9[75:0] : mw_dbg_fifo_readreg_cval8[75:0];
assign mw_dbg_fifo_readreg_nval9[75:0] = mw_dbg_fifo_readtemp_wena ? mw_dbg_fifo_readtemp_rena ? (mw_dbg_fifo_readaddr_cval == 9) ? data_tra_out : mw_dbg_fifo_readreg_cval10[75:0]
    : (mw_dbg_fifo_readaddr_cval == 8) ? data_tra_out : mw_dbg_fifo_readreg_cval9[75:0]
    : mw_dbg_fifo_readtemp_rena ? mw_dbg_fifo_readreg_cval10[75:0] : mw_dbg_fifo_readreg_cval9[75:0];
assign mw_dbg_fifo_readreg_nval10[75:0] = mw_dbg_fifo_readtemp_wena ? mw_dbg_fifo_readtemp_rena ? (mw_dbg_fifo_readaddr_cval == 10) ? data_tra_out : mw_dbg_fifo_readreg_cval11[75:0]
    : (mw_dbg_fifo_readaddr_cval == 9) ? data_tra_out : mw_dbg_fifo_readreg_cval10[75:0]
    : mw_dbg_fifo_readtemp_rena ? mw_dbg_fifo_readreg_cval11[75:0] : mw_dbg_fifo_readreg_cval10[75:0];
assign mw_dbg_fifo_readreg_nval11[75:0] = mw_dbg_fifo_readtemp_wena ? mw_dbg_fifo_readtemp_rena ? (mw_dbg_fifo_readaddr_cval == 11) ? data_tra_out : mw_dbg_fifo_readreg_cval12[75:0]
    : (mw_dbg_fifo_readaddr_cval == 10) ? data_tra_out : mw_dbg_fifo_readreg_cval11[75:0]
    : mw_dbg_fifo_readtemp_rena ? mw_dbg_fifo_readreg_cval12[75:0] : mw_dbg_fifo_readreg_cval11[75:0];
assign mw_dbg_fifo_readreg_nval12[75:0] = mw_dbg_fifo_readtemp_wena ? mw_dbg_fifo_readtemp_rena ? (mw_dbg_fifo_readaddr_cval == 12) ? data_tra_out : mw_dbg_fifo_readreg_cval13[75:0]
    : (mw_dbg_fifo_readaddr_cval == 11) ? data_tra_out : mw_dbg_fifo_readreg_cval12[75:0]
    : mw_dbg_fifo_readtemp_rena ? mw_dbg_fifo_readreg_cval13[75:0] : mw_dbg_fifo_readreg_cval12[75:0];
assign mw_dbg_fifo_readreg_nval13[75:0] = mw_dbg_fifo_readtemp_wena ? mw_dbg_fifo_readtemp_rena ? (mw_dbg_fifo_readaddr_cval == 13) ? data_tra_out : mw_dbg_fifo_readreg_cval14[75:0]
    : (mw_dbg_fifo_readaddr_cval == 12) ? data_tra_out : mw_dbg_fifo_readreg_cval13[75:0]
    : mw_dbg_fifo_readtemp_rena ? mw_dbg_fifo_readreg_cval14[75:0] : mw_dbg_fifo_readreg_cval13[75:0];
assign mw_dbg_fifo_readreg_nval14[75:0] = mw_dbg_fifo_readtemp_wena ? mw_dbg_fifo_readtemp_rena ? (mw_dbg_fifo_readaddr_cval == 14) ? data_tra_out : mw_dbg_fifo_readreg_cval15[75:0]
    : (mw_dbg_fifo_readaddr_cval == 13) ? data_tra_out : mw_dbg_fifo_readreg_cval14[75:0]
    : mw_dbg_fifo_readtemp_rena ? mw_dbg_fifo_readreg_cval15[75:0] : mw_dbg_fifo_readreg_cval14[75:0];
assign mw_dbg_fifo_readreg_nval15[75:0] = mw_dbg_fifo_readtemp_wena ? mw_dbg_fifo_readtemp_rena ? (mw_dbg_fifo_readaddr_cval == 15) ? data_tra_out : mw_dbg_fifo_readreg_cval16[75:0]
    : (mw_dbg_fifo_readaddr_cval == 14) ? data_tra_out : mw_dbg_fifo_readreg_cval15[75:0]
    : mw_dbg_fifo_readtemp_rena ? mw_dbg_fifo_readreg_cval16[75:0] : mw_dbg_fifo_readreg_cval15[75:0];
assign mw_dbg_fifo_readreg_nval16[75:0] = mw_dbg_fifo_readtemp_wena ? mw_dbg_fifo_readtemp_rena ? (mw_dbg_fifo_readaddr_cval == 16) ? data_tra_out : mw_dbg_fifo_readreg_cval17[75:0]
    : (mw_dbg_fifo_readaddr_cval == 15) ? data_tra_out : mw_dbg_fifo_readreg_cval16[75:0]
    : mw_dbg_fifo_readtemp_rena ? mw_dbg_fifo_readreg_cval17[75:0] : mw_dbg_fifo_readreg_cval16[75:0];
assign mw_dbg_fifo_readreg_nval17[75:0] = mw_dbg_fifo_readtemp_wena ? mw_dbg_fifo_readtemp_rena ? (mw_dbg_fifo_readaddr_cval == 17) ? data_tra_out : mw_dbg_fifo_readreg_cval18[75:0]
    : (mw_dbg_fifo_readaddr_cval == 16) ? data_tra_out : mw_dbg_fifo_readreg_cval17[75:0]
    : mw_dbg_fifo_readtemp_rena ? mw_dbg_fifo_readreg_cval18[75:0] : mw_dbg_fifo_readreg_cval17[75:0];
assign mw_dbg_fifo_readreg_nval18[75:0] = mw_dbg_fifo_readtemp_wena ? mw_dbg_fifo_readtemp_rena ? (mw_dbg_fifo_readaddr_cval == 18) ? data_tra_out : mw_dbg_fifo_readreg_cval19[75:0]
    : (mw_dbg_fifo_readaddr_cval == 17) ? data_tra_out : mw_dbg_fifo_readreg_cval18[75:0]
    : mw_dbg_fifo_readtemp_rena ? mw_dbg_fifo_readreg_cval19[75:0] : mw_dbg_fifo_readreg_cval18[75:0];
assign mw_dbg_fifo_readreg_nval19[75:0] = mw_dbg_fifo_readtemp_wena ? mw_dbg_fifo_readtemp_rena ? (mw_dbg_fifo_readaddr_cval == 19) ? data_tra_out : mw_dbg_fifo_readreg_cval20[75:0]
    : (mw_dbg_fifo_readaddr_cval == 18) ? data_tra_out : mw_dbg_fifo_readreg_cval19[75:0]
    : mw_dbg_fifo_readtemp_rena ? mw_dbg_fifo_readreg_cval20[75:0] : mw_dbg_fifo_readreg_cval19[75:0];
assign mw_dbg_fifo_readreg_nval20[75:0] = mw_dbg_fifo_readtemp_wena ? mw_dbg_fifo_readtemp_rena ? mw_dbg_fifo_readreg_cval20[75:0]
    : (mw_dbg_fifo_readaddr_cval == 19) ? data_tra_out : mw_dbg_fifo_readreg_cval20[75:0]
    : mw_dbg_fifo_readtemp_rena ? mw_dbg_fifo_readreg_cval20[75:0] : mw_dbg_fifo_readreg_cval20[75:0];

// ModuleWare code(v1.12) for instance 'dbg_fifo_write' of 'fifo'
assign fifo_full = mw_dbg_fifo_writetemp_full;
assign fifo_w_empty = mw_dbg_fifo_writetemp_empty;
assign data_rec_elink_dbg = mw_dbg_fifo_writereg_cval0;
assign mw_dbg_fifo_writetemp_rena = rst & rena_w_elink & ~mw_dbg_fifo_writetemp_empty;
assign mw_dbg_fifo_writetemp_wena = rst & wena_w_fifo & ~mw_dbg_fifo_writetemp_full;
assign mw_dbg_fifo_writetemp_empty = (mw_dbg_fifo_writeaddr_cval == 0);
assign mw_dbg_fifo_writetemp_full = (mw_dbg_fifo_writeaddr_cval == 20);

assign mw_dbg_fifo_writeaddr_nval = (~rst) ? 0
   : mw_dbg_fifo_writetemp_wena ? mw_dbg_fifo_writetemp_rena ? mw_dbg_fifo_writeaddr_cval : mw_dbg_fifo_writeaddr_cval + 1'b1
   : mw_dbg_fifo_writetemp_rena ? mw_dbg_fifo_writeaddr_cval - 1'b1
   : mw_dbg_fifo_writeaddr_cval;
always @(posedge clk125)
begin : dbg_fifo_writeseq_proc
   if (clk_en)
      mw_dbg_fifo_writeaddr_cval = mw_dbg_fifo_writeaddr_nval;
end

always @(posedge clk125)
begin : dbg_fifo_writemove_proc
   if (clk_en)
   begin
      mw_dbg_fifo_writereg_cval0[75:0]  = mw_dbg_fifo_writereg_nval0[75:0] ;
      mw_dbg_fifo_writereg_cval1[75:0]  = mw_dbg_fifo_writereg_nval1[75:0] ;
      mw_dbg_fifo_writereg_cval2[75:0]  = mw_dbg_fifo_writereg_nval2[75:0] ;
      mw_dbg_fifo_writereg_cval3[75:0]  = mw_dbg_fifo_writereg_nval3[75:0] ;
      mw_dbg_fifo_writereg_cval4[75:0]  = mw_dbg_fifo_writereg_nval4[75:0] ;
      mw_dbg_fifo_writereg_cval5[75:0]  = mw_dbg_fifo_writereg_nval5[75:0] ;
      mw_dbg_fifo_writereg_cval6[75:0]  = mw_dbg_fifo_writereg_nval6[75:0] ;
      mw_dbg_fifo_writereg_cval7[75:0]  = mw_dbg_fifo_writereg_nval7[75:0] ;
      mw_dbg_fifo_writereg_cval8[75:0]  = mw_dbg_fifo_writereg_nval8[75:0] ;
      mw_dbg_fifo_writereg_cval9[75:0]  = mw_dbg_fifo_writereg_nval9[75:0] ;
      mw_dbg_fifo_writereg_cval10[75:0]  = mw_dbg_fifo_writereg_nval10[75:0] ;
      mw_dbg_fifo_writereg_cval11[75:0]  = mw_dbg_fifo_writereg_nval11[75:0] ;
      mw_dbg_fifo_writereg_cval12[75:0]  = mw_dbg_fifo_writereg_nval12[75:0] ;
      mw_dbg_fifo_writereg_cval13[75:0]  = mw_dbg_fifo_writereg_nval13[75:0] ;
      mw_dbg_fifo_writereg_cval14[75:0]  = mw_dbg_fifo_writereg_nval14[75:0] ;
      mw_dbg_fifo_writereg_cval15[75:0]  = mw_dbg_fifo_writereg_nval15[75:0] ;
      mw_dbg_fifo_writereg_cval16[75:0]  = mw_dbg_fifo_writereg_nval16[75:0] ;
      mw_dbg_fifo_writereg_cval17[75:0]  = mw_dbg_fifo_writereg_nval17[75:0] ;
      mw_dbg_fifo_writereg_cval18[75:0]  = mw_dbg_fifo_writereg_nval18[75:0] ;
      mw_dbg_fifo_writereg_cval19[75:0]  = mw_dbg_fifo_writereg_nval19[75:0] ;
      mw_dbg_fifo_writereg_cval20[75:0]  = mw_dbg_fifo_writereg_nval20[75:0] ;
   end
end
assign mw_dbg_fifo_writereg_nval0[75:0] = mw_dbg_fifo_writetemp_wena ? mw_dbg_fifo_writetemp_rena ? (mw_dbg_fifo_writeaddr_cval == 0) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval1[75:0] : mw_dbg_fifo_writereg_cval0[75:0] : mw_dbg_fifo_writetemp_rena ? mw_dbg_fifo_writereg_cval1[75:0] : mw_dbg_fifo_writereg_cval0[75:0];
assign mw_dbg_fifo_writereg_nval1[75:0] = mw_dbg_fifo_writetemp_wena ? mw_dbg_fifo_writetemp_rena ? (mw_dbg_fifo_writeaddr_cval == 1) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval2[75:0]
    : (mw_dbg_fifo_writeaddr_cval == 0) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval1[75:0]
    : mw_dbg_fifo_writetemp_rena ? mw_dbg_fifo_writereg_cval2[75:0] : mw_dbg_fifo_writereg_cval1[75:0];
assign mw_dbg_fifo_writereg_nval2[75:0] = mw_dbg_fifo_writetemp_wena ? mw_dbg_fifo_writetemp_rena ? (mw_dbg_fifo_writeaddr_cval == 2) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval3[75:0]
    : (mw_dbg_fifo_writeaddr_cval == 1) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval2[75:0]
    : mw_dbg_fifo_writetemp_rena ? mw_dbg_fifo_writereg_cval3[75:0] : mw_dbg_fifo_writereg_cval2[75:0];
assign mw_dbg_fifo_writereg_nval3[75:0] = mw_dbg_fifo_writetemp_wena ? mw_dbg_fifo_writetemp_rena ? (mw_dbg_fifo_writeaddr_cval == 3) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval4[75:0]
    : (mw_dbg_fifo_writeaddr_cval == 2) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval3[75:0]
    : mw_dbg_fifo_writetemp_rena ? mw_dbg_fifo_writereg_cval4[75:0] : mw_dbg_fifo_writereg_cval3[75:0];
assign mw_dbg_fifo_writereg_nval4[75:0] = mw_dbg_fifo_writetemp_wena ? mw_dbg_fifo_writetemp_rena ? (mw_dbg_fifo_writeaddr_cval == 4) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval5[75:0]
    : (mw_dbg_fifo_writeaddr_cval == 3) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval4[75:0]
    : mw_dbg_fifo_writetemp_rena ? mw_dbg_fifo_writereg_cval5[75:0] : mw_dbg_fifo_writereg_cval4[75:0];
assign mw_dbg_fifo_writereg_nval5[75:0] = mw_dbg_fifo_writetemp_wena ? mw_dbg_fifo_writetemp_rena ? (mw_dbg_fifo_writeaddr_cval == 5) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval6[75:0]
    : (mw_dbg_fifo_writeaddr_cval == 4) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval5[75:0]
    : mw_dbg_fifo_writetemp_rena ? mw_dbg_fifo_writereg_cval6[75:0] : mw_dbg_fifo_writereg_cval5[75:0];
assign mw_dbg_fifo_writereg_nval6[75:0] = mw_dbg_fifo_writetemp_wena ? mw_dbg_fifo_writetemp_rena ? (mw_dbg_fifo_writeaddr_cval == 6) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval7[75:0]
    : (mw_dbg_fifo_writeaddr_cval == 5) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval6[75:0]
    : mw_dbg_fifo_writetemp_rena ? mw_dbg_fifo_writereg_cval7[75:0] : mw_dbg_fifo_writereg_cval6[75:0];
assign mw_dbg_fifo_writereg_nval7[75:0] = mw_dbg_fifo_writetemp_wena ? mw_dbg_fifo_writetemp_rena ? (mw_dbg_fifo_writeaddr_cval == 7) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval8[75:0]
    : (mw_dbg_fifo_writeaddr_cval == 6) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval7[75:0]
    : mw_dbg_fifo_writetemp_rena ? mw_dbg_fifo_writereg_cval8[75:0] : mw_dbg_fifo_writereg_cval7[75:0];
assign mw_dbg_fifo_writereg_nval8[75:0] = mw_dbg_fifo_writetemp_wena ? mw_dbg_fifo_writetemp_rena ? (mw_dbg_fifo_writeaddr_cval == 8) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval9[75:0]
    : (mw_dbg_fifo_writeaddr_cval == 7) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval8[75:0]
    : mw_dbg_fifo_writetemp_rena ? mw_dbg_fifo_writereg_cval9[75:0] : mw_dbg_fifo_writereg_cval8[75:0];
assign mw_dbg_fifo_writereg_nval9[75:0] = mw_dbg_fifo_writetemp_wena ? mw_dbg_fifo_writetemp_rena ? (mw_dbg_fifo_writeaddr_cval == 9) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval10[75:0]
    : (mw_dbg_fifo_writeaddr_cval == 8) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval9[75:0]
    : mw_dbg_fifo_writetemp_rena ? mw_dbg_fifo_writereg_cval10[75:0] : mw_dbg_fifo_writereg_cval9[75:0];
assign mw_dbg_fifo_writereg_nval10[75:0] = mw_dbg_fifo_writetemp_wena ? mw_dbg_fifo_writetemp_rena ? (mw_dbg_fifo_writeaddr_cval == 10) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval11[75:0]
    : (mw_dbg_fifo_writeaddr_cval == 9) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval10[75:0]
    : mw_dbg_fifo_writetemp_rena ? mw_dbg_fifo_writereg_cval11[75:0] : mw_dbg_fifo_writereg_cval10[75:0];
assign mw_dbg_fifo_writereg_nval11[75:0] = mw_dbg_fifo_writetemp_wena ? mw_dbg_fifo_writetemp_rena ? (mw_dbg_fifo_writeaddr_cval == 11) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval12[75:0]
    : (mw_dbg_fifo_writeaddr_cval == 10) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval11[75:0]
    : mw_dbg_fifo_writetemp_rena ? mw_dbg_fifo_writereg_cval12[75:0] : mw_dbg_fifo_writereg_cval11[75:0];
assign mw_dbg_fifo_writereg_nval12[75:0] = mw_dbg_fifo_writetemp_wena ? mw_dbg_fifo_writetemp_rena ? (mw_dbg_fifo_writeaddr_cval == 12) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval13[75:0]
    : (mw_dbg_fifo_writeaddr_cval == 11) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval12[75:0]
    : mw_dbg_fifo_writetemp_rena ? mw_dbg_fifo_writereg_cval13[75:0] : mw_dbg_fifo_writereg_cval12[75:0];
assign mw_dbg_fifo_writereg_nval13[75:0] = mw_dbg_fifo_writetemp_wena ? mw_dbg_fifo_writetemp_rena ? (mw_dbg_fifo_writeaddr_cval == 13) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval14[75:0]
    : (mw_dbg_fifo_writeaddr_cval == 12) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval13[75:0]
    : mw_dbg_fifo_writetemp_rena ? mw_dbg_fifo_writereg_cval14[75:0] : mw_dbg_fifo_writereg_cval13[75:0];
assign mw_dbg_fifo_writereg_nval14[75:0] = mw_dbg_fifo_writetemp_wena ? mw_dbg_fifo_writetemp_rena ? (mw_dbg_fifo_writeaddr_cval == 14) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval15[75:0]
    : (mw_dbg_fifo_writeaddr_cval == 13) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval14[75:0]
    : mw_dbg_fifo_writetemp_rena ? mw_dbg_fifo_writereg_cval15[75:0] : mw_dbg_fifo_writereg_cval14[75:0];
assign mw_dbg_fifo_writereg_nval15[75:0] = mw_dbg_fifo_writetemp_wena ? mw_dbg_fifo_writetemp_rena ? (mw_dbg_fifo_writeaddr_cval == 15) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval16[75:0]
    : (mw_dbg_fifo_writeaddr_cval == 14) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval15[75:0]
    : mw_dbg_fifo_writetemp_rena ? mw_dbg_fifo_writereg_cval16[75:0] : mw_dbg_fifo_writereg_cval15[75:0];
assign mw_dbg_fifo_writereg_nval16[75:0] = mw_dbg_fifo_writetemp_wena ? mw_dbg_fifo_writetemp_rena ? (mw_dbg_fifo_writeaddr_cval == 16) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval17[75:0]
    : (mw_dbg_fifo_writeaddr_cval == 15) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval16[75:0]
    : mw_dbg_fifo_writetemp_rena ? mw_dbg_fifo_writereg_cval17[75:0] : mw_dbg_fifo_writereg_cval16[75:0];
assign mw_dbg_fifo_writereg_nval17[75:0] = mw_dbg_fifo_writetemp_wena ? mw_dbg_fifo_writetemp_rena ? (mw_dbg_fifo_writeaddr_cval == 17) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval18[75:0]
    : (mw_dbg_fifo_writeaddr_cval == 16) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval17[75:0]
    : mw_dbg_fifo_writetemp_rena ? mw_dbg_fifo_writereg_cval18[75:0] : mw_dbg_fifo_writereg_cval17[75:0];
assign mw_dbg_fifo_writereg_nval18[75:0] = mw_dbg_fifo_writetemp_wena ? mw_dbg_fifo_writetemp_rena ? (mw_dbg_fifo_writeaddr_cval == 18) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval19[75:0]
    : (mw_dbg_fifo_writeaddr_cval == 17) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval18[75:0]
    : mw_dbg_fifo_writetemp_rena ? mw_dbg_fifo_writereg_cval19[75:0] : mw_dbg_fifo_writereg_cval18[75:0];
assign mw_dbg_fifo_writereg_nval19[75:0] = mw_dbg_fifo_writetemp_wena ? mw_dbg_fifo_writetemp_rena ? (mw_dbg_fifo_writeaddr_cval == 19) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval20[75:0]
    : (mw_dbg_fifo_writeaddr_cval == 18) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval19[75:0]
    : mw_dbg_fifo_writetemp_rena ? mw_dbg_fifo_writereg_cval20[75:0] : mw_dbg_fifo_writereg_cval19[75:0];
assign mw_dbg_fifo_writereg_nval20[75:0] = mw_dbg_fifo_writetemp_wena ? mw_dbg_fifo_writetemp_rena ? mw_dbg_fifo_writereg_cval20[75:0]
    : (mw_dbg_fifo_writeaddr_cval == 19) ? data_rec_ethernet : mw_dbg_fifo_writereg_cval20[75:0]
    : mw_dbg_fifo_writetemp_rena ? mw_dbg_fifo_writereg_cval20[75:0] : mw_dbg_fifo_writereg_cval20[75:0];

endmodule // ethernet_core
// ethernet_core
