{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479218092842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479218092842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 21:54:52 2016 " "Processing started: Tue Nov 15 21:54:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479218092842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479218092842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_TX -c UART_TX " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_TX -c UART_TX" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479218092842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479218093092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_bps_module.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_bps_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_BPS_MODULE " "Found entity 1: TX_BPS_MODULE" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479218093139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479218093139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_ctl_module.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_ctl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_CTL_MODULE " "Found entity 1: TX_CTL_MODULE" {  } { { "TX_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_CTL_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479218093139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479218093139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_MODULE " "Found entity 1: TX_MODULE" {  } { { "TX_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479218093139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479218093139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctl_module.v 1 1 " "Found 1 design units, including 1 entities, in source file ctl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 CTL_MODULE " "Found entity 1: CTL_MODULE" {  } { { "CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/CTL_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479218093139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479218093139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/top_module.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479218093139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479218093139 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1479218093248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTL_MODULE CTL_MODULE:U3 " "Elaborating entity \"CTL_MODULE\" for hierarchy \"CTL_MODULE:U3\"" {  } { { "top_module.v" "U3" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/top_module.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479218093248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_MODULE TX_MODULE:U4 " "Elaborating entity \"TX_MODULE\" for hierarchy \"TX_MODULE:U4\"" {  } { { "top_module.v" "U4" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/top_module.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479218093248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_BPS_MODULE TX_MODULE:U4\|TX_BPS_MODULE:U1 " "Elaborating entity \"TX_BPS_MODULE\" for hierarchy \"TX_MODULE:U4\|TX_BPS_MODULE:U1\"" {  } { { "TX_MODULE.v" "U1" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_MODULE.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479218093248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_CTL_MODULE TX_MODULE:U4\|TX_CTL_MODULE:U2 " "Elaborating entity \"TX_CTL_MODULE\" for hierarchy \"TX_MODULE:U4\|TX_CTL_MODULE:U2\"" {  } { { "TX_MODULE.v" "U2" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_MODULE.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479218093248 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "0 " "0 design partitions require synthesis" {  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "" 0 -1 1479218093295 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "" 0 -1 1479218093295 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "" 0 -1 1479218093295 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1479218093326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479218093373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 21:54:53 2016 " "Processing ended: Tue Nov 15 21:54:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479218093373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479218093373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479218093373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479218093373 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479218094434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479218094434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 21:54:54 2016 " "Processing started: Tue Nov 15 21:54:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479218094434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479218094434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off UART_TX -c UART_TX --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off UART_TX -c UART_TX --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479218094434 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "Top " "Using previously generated Fitter netlist for partition \"Top\"" {  } {  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "" 0 -1 1479218094683 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "1 " "Resolved and merged 1 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "" 0 -1 1479218094808 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1479218094808 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1479218094808 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1479218094902 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1479218094902 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1479218094902 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1479218094902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "441 " "Peak virtual memory: 441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479218094948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 21:54:54 2016 " "Processing ended: Tue Nov 15 21:54:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479218094948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479218094948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479218094948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479218094948 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479218096056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479218096056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 21:54:55 2016 " "Processing started: Tue Nov 15 21:54:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479218096056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479218096056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UART_TX -c UART_TX " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UART_TX -c UART_TX" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479218096056 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479218096134 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UART_TX EP4CE40F23C6 " "Selected device EP4CE40F23C6 for design \"UART_TX\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1479218096150 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1479218096228 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1479218096228 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1479218096228 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1479218096415 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "100.00 1 0 2 " "Fitter is preserving placement for 100.00 percent of the design from 1 Post-Fit partitions and 0 imported partitions of 2 total partitions" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partitions and %3!d! imported partitions of %4!d! total partitions" 0 0 "" 0 -1 1479218096711 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C6 " "Device EP4CE15F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1479218096727 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C6 " "Device EP4CE30F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1479218096727 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C6 " "Device EP4CE55F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1479218096727 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C6 " "Device EP4CE75F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1479218096727 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1479218096727 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 216 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1479218096727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 218 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1479218096727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 220 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1479218096727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 222 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1479218096727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 224 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1479218096727 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1479218096727 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1479218096727 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN T1 (CLK3, DIFFCLK_1n)) " "Promoted node CLK~input (placed in PIN T1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "CLK~inputclkctrl Global Clock CLKCTRL_G3 " "Promoted CLK~inputclkctrl to use location or clock signal Global Clock CLKCTRL_G3" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/top_module.v" 14 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~inputclkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 195 8288 9036 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1479218097975 ""}  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/top_module.v" 14 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 191 8288 9036 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1 1479218097975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "RSTn~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Promoted node RSTn~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "RSTn~inputclkctrl Global Clock CLKCTRL_G4 " "Promoted RSTn~inputclkctrl to use location or clock signal Global Clock CLKCTRL_G4" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/top_module.v" 15 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RSTn~inputclkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 194 8288 9036 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1479218097975 ""}  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/top_module.v" 15 0 0 } } { "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RSTn~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 192 8288 9036 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1 1479218097975 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART_TX.sdc " "Synopsys Design Constraints File file not found: 'UART_TX.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1479218098224 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1479218098224 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1479218098224 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1479218098224 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1479218098224 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1479218098240 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1479218098240 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1479218098240 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1479218098240 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1479218098240 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1479218098240 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1479218098240 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1479218098240 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1479218098240 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1479218098240 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1479218098240 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1479218098255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1479218099566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1479218099597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1479218099597 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1479218099691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1479218099691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1479218100252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "100.00 " "Router is attempting to preserve 100.00 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "" 0 -1 1479218101392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y22 X10_Y32 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y22 to location X10_Y32" {  } { { "loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y22 to location X10_Y32"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y22 to location X10_Y32"} 0 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1479218101423 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1479218101423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1479218101548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1479218101548 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1479218101548 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1479218101548 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1479218101673 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1479218102078 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1479218102172 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1479218102673 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1479218103594 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/output_files/UART_TX.fit.smsg " "Generated suppressed messages file D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/output_files/UART_TX.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1479218104717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479218105029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 21:55:05 2016 " "Processing ended: Tue Nov 15 21:55:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479218105029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479218105029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479218105029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479218105029 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479218106167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479218106167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 21:55:05 2016 " "Processing started: Tue Nov 15 21:55:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479218106167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479218106167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off UART_TX -c UART_TX " "Command: quartus_asm --read_settings_files=off --write_settings_files=off UART_TX -c UART_TX" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479218106167 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1479218107804 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1479218107882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479218108490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 21:55:08 2016 " "Processing ended: Tue Nov 15 21:55:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479218108490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479218108490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479218108490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479218108490 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1479218114111 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479218114735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479218114735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 21:55:14 2016 " "Processing started: Tue Nov 15 21:55:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479218114735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479218114735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UART_TX -c UART_TX " "Command: quartus_sta UART_TX -c UART_TX" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479218114735 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1479218114813 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479218114922 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1479218114922 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1479218115000 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1479218115000 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART_TX.sdc " "Synopsys Design Constraints File file not found: 'UART_TX.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1479218115265 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1479218115265 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1479218115265 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1479218115265 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1479218115468 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1479218115468 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1479218115468 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1479218115484 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1479218115484 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1479218115484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.185 " "Worst-case setup slack is -2.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218115484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218115484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.185       -69.903 CLK  " "   -2.185       -69.903 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218115484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479218115484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218115499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218115499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342         0.000 CLK  " "    0.342         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218115499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479218115499 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1479218115499 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1479218115499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218115499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218115499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -48.000 CLK  " "   -3.000       -48.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218115499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479218115499 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1479218115546 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1479218115562 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1479218115920 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1479218115967 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1479218115967 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1479218115967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.842 " "Worst-case setup slack is -1.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218115967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218115967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.842       -57.046 CLK  " "   -1.842       -57.046 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218115967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479218115967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.298 " "Worst-case hold slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218115983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218115983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298         0.000 CLK  " "    0.298         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218115983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479218115983 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1479218115983 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1479218115983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218115983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218115983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -48.000 CLK  " "   -3.000       -48.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218115983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479218115983 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1479218116030 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1479218116170 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1479218116170 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1479218116170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.794 " "Worst-case setup slack is -0.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218116170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218116170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.794       -20.819 CLK  " "   -0.794       -20.819 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218116170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479218116170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218116170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218116170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 CLK  " "    0.179         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218116170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479218116170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1479218116186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1479218116186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218116186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218116186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -50.649 CLK  " "   -3.000       -50.649 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1479218116186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1479218116186 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1479218116560 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1479218116560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "497 " "Peak virtual memory: 497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479218116622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 21:55:16 2016 " "Processing ended: Tue Nov 15 21:55:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479218116622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479218116622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479218116622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479218116622 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479218117839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479218117839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 21:55:17 2016 " "Processing started: Tue Nov 15 21:55:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479218117839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479218117839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off UART_TX -c UART_TX " "Command: quartus_drc --read_settings_files=off --write_settings_files=off UART_TX -c UART_TX" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479218117839 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART_TX.sdc " "Synopsys Design Constraints File file not found: 'UART_TX.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1479218118120 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1479218118120 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1479218118120 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1479218118120 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " RSTn " "Node  \"RSTn\"" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/top_module.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 8 8288 9036 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1 1479218118151 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 2 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 2 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " RSTn~inputclkctrl " "Node  \"RSTn~inputclkctrl\"" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/top_module.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 194 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " CLK~inputclkctrl " "Node  \"CLK~inputclkctrl\"" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/top_module.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 195 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1 1479218118151 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " RSTn~inputclkctrl " "Node  \"RSTn~inputclkctrl\"" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/top_module.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 194 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " CLK~inputclkctrl " "Node  \"CLK~inputclkctrl\"" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/top_module.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 195 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[8\]~19 " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[8\]~19\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 98 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " CTL_MODULE:U3\|Equal0~8 " "Node  \"CTL_MODULE:U3\|Equal0~8\"" {  } { { "CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/CTL_MODULE.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 86 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " CTL_MODULE:U3\|isEn " "Node  \"CTL_MODULE:U3\|isEn\"" {  } { { "CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/CTL_MODULE.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 69 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_CTL_MODULE:U2\|state_index\[3\] " "Node  \"TX_MODULE:U4\|TX_CTL_MODULE:U2\|state_index\[3\]\"" {  } { { "TX_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_CTL_MODULE.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 15 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_CTL_MODULE:U2\|state_index\[0\] " "Node  \"TX_MODULE:U4\|TX_CTL_MODULE:U2\|state_index\[0\]\"" {  } { { "TX_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_CTL_MODULE.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 18 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_CTL_MODULE:U2\|state_index\[1\] " "Node  \"TX_MODULE:U4\|TX_CTL_MODULE:U2\|state_index\[1\]\"" {  } { { "TX_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_CTL_MODULE.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 17 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_CTL_MODULE:U2\|state_index\[2\] " "Node  \"TX_MODULE:U4\|TX_CTL_MODULE:U2\|state_index\[2\]\"" {  } { { "TX_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_CTL_MODULE.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 16 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Equal1~3 " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Equal1~3\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 73 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[8\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[8\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 29 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[11\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[11\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 26 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[4\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[4\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 33 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[9\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[9\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 28 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_CTL_MODULE:U2\|rTX " "Node  \"TX_MODULE:U4\|TX_CTL_MODULE:U2\|rTX\"" {  } { { "TX_CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_CTL_MODULE.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 19 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[1\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[1\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 36 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[12\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[12\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 25 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[7\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[7\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 30 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[0\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[0\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 37 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[2\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[2\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 35 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[10\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[10\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 27 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[3\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[3\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 34 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[5\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[5\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 32 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[6\] " "Node  \"TX_MODULE:U4\|TX_BPS_MODULE:U1\|Count_BPS\[6\]\"" {  } { { "TX_BPS_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 31 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " CTL_MODULE:U3\|Count_Sec\[1\] " "Node  \"CTL_MODULE:U3\|Count_Sec\[1\]\"" {  } { { "CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/CTL_MODULE.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 65 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " CTL_MODULE:U3\|Count_Sec\[0\] " "Node  \"CTL_MODULE:U3\|Count_Sec\[0\]\"" {  } { { "CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/CTL_MODULE.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 66 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " CTL_MODULE:U3\|Count_Sec\[2\] " "Node  \"CTL_MODULE:U3\|Count_Sec\[2\]\"" {  } { { "CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/CTL_MODULE.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 64 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " CTL_MODULE:U3\|Count_Sec\[4\] " "Node  \"CTL_MODULE:U3\|Count_Sec\[4\]\"" {  } { { "CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/CTL_MODULE.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 62 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " CTL_MODULE:U3\|Count_Sec\[3\] " "Node  \"CTL_MODULE:U3\|Count_Sec\[3\]\"" {  } { { "CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/CTL_MODULE.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 63 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_NODES_INFO" " CTL_MODULE:U3\|Count_Sec\[11\] " "Node  \"CTL_MODULE:U3\|Count_Sec\[11\]\"" {  } { { "CTL_MODULE.v" "" { Text "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/CTL_MODULE.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1 1479218118151 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1 1479218118151 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1 1479218118151 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "52 1 " "Design Assistant information: finished post-fitting analysis of current design -- generated 52 information messages and 1 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0 -1 1479218118151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "377 " "Peak virtual memory: 377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479218118182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 21:55:18 2016 " "Processing ended: Tue Nov 15 21:55:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479218118182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479218118182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479218118182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479218118182 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479218119259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479218119259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 21:55:19 2016 " "Processing started: Tue Nov 15 21:55:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479218119259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479218119259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off UART_TX -c UART_TX " "Command: quartus_eda --read_settings_files=off --write_settings_files=off UART_TX -c UART_TX" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479218119259 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_TX_6_1200mv_85c_slow.vo D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/simulation/modelsim/ simulation " "Generated file UART_TX_6_1200mv_85c_slow.vo in folder \"D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479218119711 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_TX_6_1200mv_0c_slow.vo D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/simulation/modelsim/ simulation " "Generated file UART_TX_6_1200mv_0c_slow.vo in folder \"D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479218119742 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_TX_min_1200mv_0c_fast.vo D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/simulation/modelsim/ simulation " "Generated file UART_TX_min_1200mv_0c_fast.vo in folder \"D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479218119774 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_TX.vo D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/simulation/modelsim/ simulation " "Generated file UART_TX.vo in folder \"D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479218119820 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_TX_6_1200mv_85c_v_slow.sdo D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/simulation/modelsim/ simulation " "Generated file UART_TX_6_1200mv_85c_v_slow.sdo in folder \"D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479218119851 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_TX_6_1200mv_0c_v_slow.sdo D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/simulation/modelsim/ simulation " "Generated file UART_TX_6_1200mv_0c_v_slow.sdo in folder \"D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479218119883 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_TX_min_1200mv_0c_v_fast.sdo D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/simulation/modelsim/ simulation " "Generated file UART_TX_min_1200mv_0c_v_fast.sdo in folder \"D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479218119914 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_TX_v.sdo D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/simulation/modelsim/ simulation " "Generated file UART_TX_v.sdo in folder \"D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1479218119945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479218119992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 21:55:19 2016 " "Processing ended: Tue Nov 15 21:55:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479218119992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479218119992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479218119992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479218119992 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Quartus II Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479218120600 ""}
