Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: cpu_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu_top"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : cpu_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/signextend.v" into library work
Parsing module <signextend>.
Analyzing Verilog file "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/regfile.v" into library work
Parsing module <regfile>.
Analyzing Verilog file "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/pcplus4.v" into library work
Parsing module <pcplus4>.
Analyzing Verilog file "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/mux_regdest.v" into library work
Parsing module <muxregdest>.
Analyzing Verilog file "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/mux21.v" into library work
Parsing module <mux>.
Analyzing Verilog file "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/instr_brkup.v" into library work
Parsing module <instr_brkup>.
Analyzing Verilog file "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/dflop.v" into library work
Parsing module <dflop>.
Analyzing Verilog file "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/controller.v" into library work
Parsing module <controller>.
Analyzing Verilog file "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/branch_check.v" into library work
Parsing module <branch_jump_check>.
Analyzing Verilog file "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/ALUControl.v" into library work
Parsing module <alucontrol>.
Analyzing Verilog file "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/pc.vf" into library work
Parsing module <pc>.
Analyzing Verilog file "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/memwb.v" into library work
Parsing module <memwb>.
Analyzing Verilog file "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/imem.v" into library work
Parsing module <imem>.
Analyzing Verilog file "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/ifid.v" into library work
Parsing module <ifid>.
Analyzing Verilog file "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/idex.v" into library work
Parsing module <idex>.
Analyzing Verilog file "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/exmem.v" into library work
Parsing module <exmem>.
Analyzing Verilog file "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/dmem.v" into library work
Parsing module <dmem>.
Analyzing Verilog file "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/dec_regread.vf" into library work
Parsing module <dec_regread>.
Analyzing Verilog file "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/alu_top.vf" into library work
Parsing module <alu_top>.
Analyzing Verilog file "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/cpu_top.v" into library work
Parsing module <cpu_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <cpu_top>.

Elaborating module <pc>.

Elaborating module <dflop>.

Elaborating module <mux>.

Elaborating module <pcplus4>.

Elaborating module <imem>.
Reading initialization file \"memfile.h\".
WARNING:HDLCompiler:1670 - "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/imem.v" Line 18: Signal <imemram> in initial block is partially initialized.

Elaborating module <ifid>.

Elaborating module <dec_regread>.

Elaborating module <branch_jump_check>.

Elaborating module <controller>.

Elaborating module <instr_brkup>.

Elaborating module <regfile>.

Elaborating module <signextend>.
WARNING:HDLCompiler:1127 - "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/cpu_top.v" Line 105: Assignment to rs_addr_id_w ignored, since the identifier is never used

Elaborating module <idex>.

Elaborating module <alu_top>.

Elaborating module <alucontrol>.

Elaborating module <alu>.

Elaborating module <muxregdest>.

Elaborating module <exmem>.

Elaborating module <dmem>.

Elaborating module <memwb>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_top>.
    Related source file is "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/cpu_top.v".
INFO:Xst:3210 - "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/cpu_top.v" line 104: Output port <rs_addr> of the instance <dec_controller_regread_id> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cpu_top> synthesized.

Synthesizing Unit <pc>.
    Related source file is "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/pc.vf".
    Summary:
	no macro.
Unit <pc> synthesized.

Synthesizing Unit <dflop>.
    Related source file is "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/dflop.v".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <dflop> synthesized.

Synthesizing Unit <mux>.
    Related source file is "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/mux21.v".
        D_WIDTH = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux> synthesized.

Synthesizing Unit <pcplus4>.
    Related source file is "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/pcplus4.v".
        ADDR_WIDTH = 32
    Found 32-bit adder for signal <pc4> created at line 6.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <pcplus4> synthesized.

Synthesizing Unit <imem>.
    Related source file is "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/imem.v".
        ADDR_WIDTH = 32
        D_WIDTH = 32
WARNING:Xst:647 - Input <pc_addr<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'imemram', unconnected in block 'imem', is tied to its initial value.
    Found 512x32-bit single-port Read Only RAM <Mram_imemram> for signal <imemram>.
    Summary:
	inferred   1 RAM(s).
Unit <imem> synthesized.

Synthesizing Unit <ifid>.
    Related source file is "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/ifid.v".
        WIDTH = 32
    Found 32-bit register for signal <instr_latch>.
    Found 32-bit register for signal <pcplus4_latch>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <ifid> synthesized.

Synthesizing Unit <dec_regread>.
    Related source file is "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/dec_regread.vf".
INFO:Xst:3210 - "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/dec_regread.vf" line 113: Output port <shamnt> of the instance <instr_brkup_dec> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dec_regread> synthesized.

Synthesizing Unit <branch_jump_check>.
    Related source file is "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/branch_check.v".
        D_WIDTH = 32
WARNING:Xst:647 - Input <imm<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit adder for signal <pcplus4[31]_imm[29]_add_3_OUT> created at line 14.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 Latch(s).
	inferred   1 Multiplexer(s).
Unit <branch_jump_check> synthesized.

Synthesizing Unit <controller>.
    Related source file is "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/controller.v".
    Summary:
	no macro.
Unit <controller> synthesized.

Synthesizing Unit <instr_brkup>.
    Related source file is "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/instr_brkup.v".
    Summary:
	no macro.
Unit <instr_brkup> synthesized.

Synthesizing Unit <regfile>.
    Related source file is "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/regfile.v".
        ADDR_WIDTH = 5
        D_WIDTH = 32
    Found 32-bit register for signal <rdata2>.
    Found 32-bit register for signal <rdata1>.
    Found 32x32-bit dual-port RAM <Mram_regfilemem> for signal <regfilemem>.
    Summary:
	inferred   2 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <regfile> synthesized.

Synthesizing Unit <signextend>.
    Related source file is "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/signextend.v".
        D_WIDTH = 32
    Summary:
	no macro.
Unit <signextend> synthesized.

Synthesizing Unit <idex>.
    Related source file is "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/idex.v".
    Found 2-bit register for signal <MEM>.
    Found 4-bit register for signal <EX>.
    Found 6-bit register for signal <fnct_ex>.
    Found 32-bit register for signal <imm_ex>.
    Found 5-bit register for signal <rd_addr_ex>.
    Found 5-bit register for signal <rt_addr_ex>.
    Found 32-bit register for signal <opA_ex>.
    Found 32-bit register for signal <opB_ex>.
    Found 2-bit register for signal <WB>.
    Summary:
	inferred 120 D-type flip-flop(s).
Unit <idex> synthesized.

Synthesizing Unit <alu_top>.
    Related source file is "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/alu_top.vf".
    Summary:
	no macro.
Unit <alu_top> synthesized.

Synthesizing Unit <alucontrol>.
    Related source file is "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/ALUControl.v".
    Found 64x4-bit Read Only RAM for signal <GND_48_o_GND_48_o_mux_15_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   5 Multiplexer(s).
Unit <alucontrol> synthesized.

Synthesizing Unit <alu>.
    Related source file is "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/alu.v".
    Found 33-bit subtractor for signal <GND_49_o_GND_49_o_sub_9_OUT> created at line 36.
    Found 33-bit adder for signal <n0040> created at line 29.
    Found 32x32-bit multiplier for signal <n0029> created at line 32.
WARNING:Xst:737 - Found 1-bit latch for signal <cout>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <opA[31]_opB[31]_LessThan_7_o> created at line 35
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
Unit <alu> synthesized.

Synthesizing Unit <muxregdest>.
    Related source file is "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/mux_regdest.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <muxregdest> synthesized.

Synthesizing Unit <exmem>.
    Related source file is "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/exmem.v".
    Found 2-bit register for signal <MEM>.
    Found 32-bit register for signal <wdata>.
    Found 32-bit register for signal <ALUVal>.
    Found 5-bit register for signal <d_addr>.
    Found 2-bit register for signal <WB>.
    Summary:
	inferred  73 D-type flip-flop(s).
Unit <exmem> synthesized.

Synthesizing Unit <dmem>.
    Related source file is "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/dmem.v".
        ADDR_WIDTH = 32
        D_WIDTH = 32
WARNING:Xst:647 - Input <addr<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <rdata>.
    Found 512x32-bit single-port RAM <Mram_dmemram> for signal <dmemram>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dmem> synthesized.

Synthesizing Unit <memwb>.
    Related source file is "/home/ameyapatil/Desktop/Projects_2017/ProcessorDesign/PipelineMIPS/memwb.v".
    Found 32-bit register for signal <dmem_rdata>.
    Found 32-bit register for signal <ALUResult>.
    Found 5-bit register for signal <dest_addr>.
    Found 2-bit register for signal <WB>.
    Summary:
	inferred  71 D-type flip-flop(s).
Unit <memwb> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 32x32-bit dual-port RAM                               : 2
 512x32-bit single-port RAM                            : 1
 512x32-bit single-port Read Only RAM                  : 1
 64x4-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 24
 2-bit register                                        : 5
 32-bit register                                       : 13
 4-bit register                                        : 1
 5-bit register                                        : 4
 6-bit register                                        : 1
# Latches                                              : 33
 1-bit latch                                           : 33
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 11
 32-bit 2-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 5
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <imm_ex_16> has a constant value of 0 in block <idex_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imm_ex_17> has a constant value of 0 in block <idex_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imm_ex_18> has a constant value of 0 in block <idex_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imm_ex_19> has a constant value of 0 in block <idex_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imm_ex_20> has a constant value of 0 in block <idex_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imm_ex_21> has a constant value of 0 in block <idex_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imm_ex_22> has a constant value of 0 in block <idex_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imm_ex_23> has a constant value of 0 in block <idex_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imm_ex_24> has a constant value of 0 in block <idex_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imm_ex_25> has a constant value of 0 in block <idex_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imm_ex_26> has a constant value of 0 in block <idex_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imm_ex_27> has a constant value of 0 in block <idex_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imm_ex_28> has a constant value of 0 in block <idex_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imm_ex_29> has a constant value of 0 in block <idex_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imm_ex_30> has a constant value of 0 in block <idex_reg2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <imm_ex_31> has a constant value of 0 in block <idex_reg2>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <alucontrol>.
INFO:Xst:3231 - The small RAM <Mram_GND_48_o_GND_48_o_mux_15_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <fnct>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <alucontrol> synthesized (advanced).

Synthesizing (advanced) Unit <cpu_top>.
INFO:Xst:3226 - The RAM <dec_controller_regread_id/regfile_dec/Mram_regfilemem1> will be implemented as a BLOCK RAM, absorbing the following register(s): <dec_controller_regread_id/regfile_dec/rdata2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WB_wb_w<0>>    | high     |
    |     addrA          | connected to signal <dest_addr_wb_w> |          |
    |     diA            | connected to signal <wdata_wb>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | fall     |
    |     addrB          | connected to signal <instr_id_w<20:16>> |          |
    |     doB            | connected to signal <rdata2>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <dec_controller_regread_id/regfile_dec/Mram_regfilemem> will be implemented as a BLOCK RAM, absorbing the following register(s): <dec_controller_regread_id/regfile_dec/rdata1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WB_wb_w<0>>    | high     |
    |     addrA          | connected to signal <dest_addr_wb_w> |          |
    |     diA            | connected to signal <wdata_wb>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | fall     |
    |     addrB          | connected to signal <instr_id_w<25:21>> |          |
    |     doB            | connected to signal <rdata1>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <imem_if/Mram_imemram> will be implemented as a BLOCK RAM, absorbing the following register(s): <pc_if/dflop_pc/q>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pc_if/XLXN_1<8:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <instr_imem>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <dmem_ram/Mram_dmemram> will be implemented as a BLOCK RAM, absorbing the following register(s): <dmem_ram/rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <MEM_mem_w<0>>  | low      |
    |     addrA          | connected to signal <ALUVal_w<8:0>> |          |
    |     diA            | connected to signal <dmem_ram/_n0139> |          |
    |     doA            | connected to signal <rdata_mem>     |          |
    |     dorstA         | connected to signal <MEM_mem_w>     | low      |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <cpu_top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 32x32-bit dual-port block RAM                         : 2
 512x32-bit single-port block RAM                      : 1
 512x32-bit single-port block Read Only RAM            : 1
 64x4-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 360
 Flip-Flops                                            : 360
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 42
 1-bit 2-to-1 multiplexer                              : 32
 32-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 5
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <fnct_ex_2> in Unit <idex> is equivalent to the following FF/Latch, which will be removed : <imm_ex_2> 
INFO:Xst:2261 - The FF/Latch <imm_ex_16> in Unit <idex> is equivalent to the following 15 FFs/Latches, which will be removed : <imm_ex_17> <imm_ex_18> <imm_ex_19> <imm_ex_20> <imm_ex_21> <imm_ex_22> <imm_ex_23> <imm_ex_24> <imm_ex_25> <imm_ex_26> <imm_ex_27> <imm_ex_28> <imm_ex_29> <imm_ex_30> <imm_ex_31> 
INFO:Xst:2261 - The FF/Latch <fnct_ex_3> in Unit <idex> is equivalent to the following FF/Latch, which will be removed : <imm_ex_3> 
INFO:Xst:2261 - The FF/Latch <fnct_ex_4> in Unit <idex> is equivalent to the following FF/Latch, which will be removed : <imm_ex_4> 
INFO:Xst:2261 - The FF/Latch <MEM_1> in Unit <idex> is equivalent to the following FF/Latch, which will be removed : <WB_1> 
INFO:Xst:2261 - The FF/Latch <rd_addr_ex_2> in Unit <idex> is equivalent to the following FF/Latch, which will be removed : <imm_ex_13> 
INFO:Xst:2261 - The FF/Latch <fnct_ex_0> in Unit <idex> is equivalent to the following FF/Latch, which will be removed : <imm_ex_0> 
INFO:Xst:2261 - The FF/Latch <rd_addr_ex_3> in Unit <idex> is equivalent to the following FF/Latch, which will be removed : <imm_ex_14> 
INFO:Xst:2261 - The FF/Latch <rd_addr_ex_4> in Unit <idex> is equivalent to the following FF/Latch, which will be removed : <imm_ex_15> 
INFO:Xst:2261 - The FF/Latch <rd_addr_ex_0> in Unit <idex> is equivalent to the following FF/Latch, which will be removed : <imm_ex_11> 
INFO:Xst:2261 - The FF/Latch <fnct_ex_5> in Unit <idex> is equivalent to the following FF/Latch, which will be removed : <imm_ex_5> 
INFO:Xst:2261 - The FF/Latch <rd_addr_ex_1> in Unit <idex> is equivalent to the following FF/Latch, which will be removed : <imm_ex_12> 
INFO:Xst:2261 - The FF/Latch <fnct_ex_1> in Unit <idex> is equivalent to the following FF/Latch, which will be removed : <imm_ex_1> 
WARNING:Xst:1293 - FF/Latch <imm_ex_16> has a constant value of 0 in block <idex>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Mmult_n00293> of sequential type is unconnected in block <alu>.
WARNING:Xst:1293 - FF/Latch <pc_if/dflop_pc/q_0> has a constant value of 0 in block <cpu_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pc_if/dflop_pc/q_1> has a constant value of 0 in block <cpu_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ifid_reg1/pcplus4_latch_0> has a constant value of 0 in block <cpu_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ifid_reg1/pcplus4_latch_1> has a constant value of 0 in block <cpu_top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <cpu_top> ...

Optimizing unit <idex> ...

Optimizing unit <alu> ...
INFO:Xst:2261 - The FF/Latch <exmem_reg3/MEM_1> in Unit <cpu_top> is equivalent to the following FF/Latch, which will be removed : <exmem_reg3/WB_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_top, actual ratio is 1.

Final Macro Processing ...

Processing Unit <cpu_top> :
	Found 2-bit shift register for signal <memwb_reg4/WB_0>.
	Found 2-bit shift register for signal <memwb_reg4/ALUResult_9>.
	Found 2-bit shift register for signal <memwb_reg4/ALUResult_10>.
	Found 2-bit shift register for signal <memwb_reg4/ALUResult_11>.
	Found 2-bit shift register for signal <memwb_reg4/ALUResult_12>.
	Found 2-bit shift register for signal <memwb_reg4/ALUResult_13>.
	Found 2-bit shift register for signal <memwb_reg4/ALUResult_14>.
	Found 2-bit shift register for signal <memwb_reg4/ALUResult_15>.
	Found 2-bit shift register for signal <memwb_reg4/ALUResult_16>.
Unit <cpu_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 309
 Flip-Flops                                            : 309
# Shift Registers                                      : 9
 2-bit shift register                                  : 9

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 693
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 42
#      LUT2                        : 73
#      LUT3                        : 109
#      LUT4                        : 66
#      LUT5                        : 63
#      LUT6                        : 71
#      MUXCY                       : 137
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 125
# FlipFlops/Latches                : 351
#      FD                          : 125
#      FDE                         : 9
#      FDR                         : 184
#      LD                          : 33
# RAMS                             : 4
#      RAMB18E1                    : 3
#      RAMB36E1                    : 1
# Shift Registers                  : 9
#      SRLC16E                     : 9
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 292
#      IBUF                        : 2
#      OBUF                        : 290
# DSPs                             : 3
#      DSP48E1                     : 3

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             318  out of  126800     0%  
 Number of Slice LUTs:                  437  out of  63400     0%  
    Number used as Logic:               428  out of  63400     0%  
    Number used as Memory:                9  out of  19000     0%  
       Number used as SRL:                9

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    590
   Number with an unused Flip Flop:     272  out of    590    46%  
   Number with an unused LUT:           153  out of    590    25%  
   Number of fully used LUT-FF pairs:   165  out of    590    27%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                         293
 Number of bonded IOBs:                 293  out of    210   139% (*) 
    IOB Flip Flops/Latches:              33

Specific Feature Utilization:
 Number of Block RAM/FIFO:                3  out of    135     2%  
    Number using Block RAM only:          3
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  
 Number of DSP48E1s:                      3  out of    240     1%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-------+
Clock Signal                                                                                                         | Clock buffer(FF name)                               | Load  |
---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-------+
clk                                                                                                                  | BUFGP                                               | 336   |
dec_controller_regread_id/branch_jump/branch_jmp_OR_64_o(dec_controller_regread_id/branch_jump/branch_jmp_OR_64_o1:O)| BUFG(*)(dec_controller_regread_id/branch_jump/pc_31)| 32    |
ALU/alu_alu/_n0041(ALU/alu_alu/_n00411:O)                                                                            | NONE(*)(ALU/alu_alu/cout)                           | 1     |
---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.014ns (Maximum Frequency: 142.576MHz)
   Minimum input arrival time before clock: 0.741ns
   Maximum output required time after clock: 7.289ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.014ns (frequency: 142.576MHz)
  Total number of paths / destination ports: 1812756 / 586
-------------------------------------------------------------------------
Delay:               7.014ns (Levels of Logic = 5)
  Source:            idex_reg2/opB_ex_15 (FF)
  Destination:       exmem_reg3/ALUVal_17 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: idex_reg2/opB_ex_15 to exmem_reg3/ALUVal_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.361   0.530  idex_reg2/opB_ex_15 (idex_reg2/opB_ex_15)
     LUT3:I0->O            4   0.097   0.293  ALU/mux_opB/Mmux_y71 (ALU/XLXN_3<15>)
     DSP48E1:A15->PCOUT47    1   2.970   0.000  ALU/alu_alu/Mmult_n0029 (ALU/alu_alu/Mmult_n0029_PCOUT_to_Mmult_n00291_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.255   0.000  ALU/alu_alu/Mmult_n00291 (ALU/alu_alu/Mmult_n00291_PCOUT_to_Mmult_n00292_PCIN_47)
     DSP48E1:PCIN47->P14    1   1.107   0.295  ALU/alu_alu/Mmult_n00292 (ALU/alu_alu/n0029<31>)
     LUT6:I5->O            2   0.097   0.000  ALU/alu_alu/_n0103<31>3 (ALUResult_31_OBUF)
     FD:D                      0.008          exmem_reg3/ALUVal_31
    ----------------------------------------
    Total                      7.014ns (5.895ns logic, 1.119ns route)
                                       (84.0% logic, 16.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 92 / 92
-------------------------------------------------------------------------
Offset:              0.741ns (Levels of Logic = 1)
  Source:            flush (PAD)
  Destination:       ifid_reg1/instr_latch_0 (FF)
  Destination Clock: clk rising

  Data Path: flush to ifid_reg1/instr_latch_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.391  flush_IBUF (flush_IBUF)
     FDR:R                     0.349          ifid_reg1/instr_latch_0
    ----------------------------------------
    Total                      0.741ns (0.350ns logic, 0.391ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1810864 / 220
-------------------------------------------------------------------------
Offset:              7.289ns (Levels of Logic = 6)
  Source:            idex_reg2/opB_ex_15 (FF)
  Destination:       ALUResult<31> (PAD)
  Source Clock:      clk rising

  Data Path: idex_reg2/opB_ex_15 to ALUResult<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.361   0.530  idex_reg2/opB_ex_15 (idex_reg2/opB_ex_15)
     LUT3:I0->O            4   0.097   0.293  ALU/mux_opB/Mmux_y71 (ALU/XLXN_3<15>)
     DSP48E1:A15->PCOUT47    1   2.970   0.000  ALU/alu_alu/Mmult_n0029 (ALU/alu_alu/Mmult_n0029_PCOUT_to_Mmult_n00291_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.255   0.000  ALU/alu_alu/Mmult_n00291 (ALU/alu_alu/Mmult_n00291_PCOUT_to_Mmult_n00292_PCIN_47)
     DSP48E1:PCIN47->P14    1   1.107   0.295  ALU/alu_alu/Mmult_n00292 (ALU/alu_alu/n0029<31>)
     LUT6:I5->O            2   0.097   0.283  ALU/alu_alu/_n0103<31>3 (ALUResult_31_OBUF)
     OBUF:I->O                 0.000          ALUResult_31_OBUF (ALUResult<31>)
    ----------------------------------------
    Total                      7.289ns (5.887ns logic, 1.402ns route)
                                       (80.8% logic, 19.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dec_controller_regread_id/branch_jump/branch_jmp_OR_64_o'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            dec_controller_regread_id/branch_jump/pc_31 (LATCH)
  Destination:       PCBranch_addr<31> (PAD)
  Source Clock:      dec_controller_regread_id/branch_jump/branch_jmp_OR_64_o falling

  Data Path: dec_controller_regread_id/branch_jump/pc_31 to PCBranch_addr<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  dec_controller_regread_id/branch_jump/pc_31 (dec_controller_regread_id/branch_jump/pc_31)
     OBUF:I->O                 0.000          PCBranch_addr_31_OBUF (PCBranch_addr<31>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ALU/alu_alu/_n0041'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            ALU/alu_alu/cout (LATCH)
  Destination:       cout (PAD)
  Source Clock:      ALU/alu_alu/_n0041 falling

  Data Path: ALU/alu_alu/cout to cout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  ALU/alu_alu/cout (ALU/alu_alu/cout)
     OBUF:I->O                 0.000          cout_OBUF (cout)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ALU/alu_alu/_n0041
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.920|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.014|    2.463|    1.942|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dec_controller_regread_id/branch_jump/branch_jmp_OR_64_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.995|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 53.00 secs
Total CPU time to Xst completion: 22.27 secs
 
--> 


Total memory usage is 517804 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   62 (   0 filtered)
Number of infos    :   22 (   0 filtered)

