Starting Job
Running on host icluster13.EECS.Berkeley.EDU
SHARED: icluster14.EECS.Berkeley.EDU:/scratch/cs250-af/hammer
ROOT: kvstore
LOCAL: /scratch/cs250-af/hammer
CONFIG: DSEConfig0
WHOAMI: cs250-af
mkdir -p /scratch/cs250-af/hammer
mkdir -p /scratch/cs250-af/hammer/DSEConfig0.v.t.0
rsync -au --exclude="*/results/*" --exclude "*/outputs/*" "icluster14.EECS.Berkeley.EDU:/scratch/cs250-af/hammer/kvstore" "/scratch/cs250-af/hammer/DSEConfig0.v.t.0"
cd "/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/jackhammer/" && make child
java -Xmx2048M -Xss8M -XX:MaxPermSize=128M -jar ~cs250/install/sbt/sbt-launch.jar -DchiselVersion="2.3-SNAPSHOT" "runMain jackhammer.Hammer -mode c -d DSEConfig0 jackhammer.IclusterSettings"
Waiting for lock on /home/cc/cs250/fa14/class/cs250-af/.sbt/boot/sbt.boot.lock to be available...
[0m[[0minfo[0m] [0mSet current project to jackhammer (in build file:/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/jackhammer/)[0m
[0m[[0minfo[0m] [0mUpdating {file:/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/jackhammer/}jackhammer...[0m
Waiting for lock on /home/cc/cs250/fa14/class/cs250-af/.ivy2/.sbt.ivy.lock to be available...
[0m[[0minfo[0m] [0mResolving org.scala-lang#scala-library;2.10.2 ...[0m
M[2K[0m[[0minfo[0m] [0mResolving com.github.scct#sbt-scct;0.2.1 ...[0m
M[2K[0m[[0minfo[0m] [0mResolving com.github.scct#scct_2.10;0.2.1 ...[0m
M[2K[0m[[0minfo[0m] [0mResolving edu.berkeley.cs#chisel_2.10;2.3-SNAPSHOT ...[0m
M[2K[0m[[0minfo[0m] [0mResolving org.scala-lang#scala-reflect;2.10.2 ...[0m
M[2K[0m[[0minfo[0m] [0mResolving com.typesafe.slick#slick_2.10;2.0.2 ...[0m
M[2K[0m[[0minfo[0m] [0mResolving org.scala-lang#scala-library;2.10.3 ...[0m
M[2K[0m[[0minfo[0m] [0mResolving org.slf4j#slf4j-api;1.6.4 ...[0m
M[2K[0m[[0minfo[0m] [0mResolving com.novocode#junit-interface;0.10 ...[0m
M[2K[0m[[0minfo[0m] [0mResolving junit#junit-dep;4.10 ...[0m
M[2K[0m[[0minfo[0m] [0mResolving org.hamcrest#hamcrest-core;1.1 ...[0m
M[2K[0m[[0minfo[0m] [0mResolving org.scala-tools.testing#test-interface;0.5 ...[0m
M[2K[0m[[0minfo[0m] [0mResolving org.scalatest#scalatest_2.10;1.9.2 ...[0m
M[2K[0m[[0minfo[0m] [0mResolving org.scala-lang#scala-compiler;2.10.2 ...[0m
M[2K[0m[[0minfo[0m] [0mResolving org.scala-lang#jline;2.10.2 ...[0m
M[2K[0m[[0minfo[0m] [0mResolving org.fusesource.jansi#jansi;1.4 ...[0m
[0m[[0minfo[0m] [0mDone updating.[0m
[0m[[0minfo[0m] [0mCompiling 4 Scala sources to /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/jackhammer/target/scala-2.10/classes...[0m
Waiting for lock on /home/cc/cs250/fa14/class/cs250-af/.sbt/boot/scala-2.10.2/org.scala-sbt/sbt/0.13.0/sbt.components.lock to be available...
Waiting for lock on /home/cc/cs250/fa14/class/cs250-af/.sbt/boot/scala-2.10.2/org.scala-sbt/sbt/0.13.0/sbt.components.lock to be available...
[0m[[33mwarn[0m] [0mthere were 2 deprecation warning(s); re-run with -deprecation for details[0m
[0m[[33mwarn[0m] [0mone warning found[0m
[0m[[0minfo[0m] [0mRunning jackhammer.Hammer -mode c -d DSEConfig0 jackhammer.IclusterSettings[0m
Executing the following command: bash ../scripts/cpp.ex
make[1]: Entering directory `/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore'
#cd build/vlsi/vcs-sim-rtl && make clean && cd ../../..
#cd build/vlsi/vcs-sim-gl-syn && make clean && cd ../../..	
rm -rf build/vlsi/generated-src/* build/emulator/generated-src/* target project csrc ucli.key
make[1]: Leaving directory `/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore'
make[1]: Entering directory `/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore'
sbt -DchiselVersion="2.3-SNAPSHOT" "run-main kvstore.PerfTestMain --compile --genHarness --test --vcd --debug --targetDir build/emulator/generated-src --configInstance kvstore.EmulatorConfig"
[0m[[0minfo[0m] [0mSet current project to kvstore (in build file:/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/)[0m
[0m[[0minfo[0m] [0mUpdating {file:/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/}kvstore...[0m
[0m[[0minfo[0m] [0mResolving org.scala-lang#scala-library;2.10.3 ...[0m

M[2K[0m[[0minfo[0m] [0mResolving edu.berkeley.cs#chisel_2.10;2.3-SNAPSHOT ...[0m

M[2K[0m[[0minfo[0m] [0mResolving org.scala-lang#scala-reflect;2.10.2 ...[0m

M[2K[0m[[0minfo[0m] [0mResolving org.scala-lang#scala-compiler;2.10.3 ...[0m

M[2K[0m[[0minfo[0m] [0mResolving org.scala-lang#scala-reflect;2.10.3 ...[0m

M[2K[0m[[0minfo[0m] [0mResolving org.scala-lang#jline;2.10.3 ...[0m

M[2K[0m[[0minfo[0m] [0mResolving org.fusesource.jansi#jansi;1.4 ...[0m
[0m[[0minfo[0m] [0mDone updating.[0m
[0m[[0minfo[0m] [0mCompiling 17 Scala sources to /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/target/scala-2.10/classes...[0m
Waiting for lock on /home/cc/cs250/fa14/class/cs250-af/.sbt/boot/scala-2.10.2/org.scala-sbt/sbt/0.13.0/sbt.components.lock to be available...
Waiting for lock on /home/cc/cs250/fa14/class/cs250-af/.ivy2/.sbt.ivy.lock to be available...
Waiting for lock on /home/cc/cs250/fa14/class/cs250-af/.sbt/boot/scala-2.10.2/org.scala-sbt/sbt/0.13.0/sbt.components.lock to be available...
Waiting for lock on /home/cc/cs250/fa14/class/cs250-af/.sbt/boot/scala-2.10.2/org.scala-sbt/sbt/0.13.0/sbt.components.lock to be available...
Waiting for lock on /home/cc/cs250/fa14/class/cs250-af/.sbt/boot/scala-2.10.2/org.scala-sbt/sbt/0.13.0/sbt.components.lock to be available...
[0m[[33mwarn[0m] [0mthere were 688 feature warning(s); re-run with -feature for details[0m
[0m[[33mwarn[0m] [0mone warning found[0m
[0m[[0minfo[0m] [0mRunning kvstore.PerfTestMain --compile --genHarness --test --vcd --debug --targetDir build/emulator/generated-src --configInstance kvstore.EmulatorConfig[0m
CPP elaborate
[[35minfo[0m] [2.399] // COMPILING class kvstore.KeyValueStore(6)
[[35minfo[0m] [2.437] giving names
[[35minfo[0m] [2.607] executing custom transforms
[[35minfo[0m] [2.627] adding clocks and resets
[[35minfo[0m] [2.828] inferring widths
[[35minfo[0m] [3.367] checking widths
[[35minfo[0m] [3.606] lowering complex nodes to primitives
[[35minfo[0m] [3.606] removing type nodes
[[35minfo[0m] [3.733] compiling 12795 nodes
[[35minfo[0m] [3.736] computing memory ports
[[35minfo[0m] [3.853] resolving nodes to the components
[[35minfo[0m] [4.650] creating clock domains
[[35minfo[0m] [4.682] pruning unconnected IOs
[[35minfo[0m] [4.738] checking for combinational loops
[[35minfo[0m] [4.823] NO COMBINATIONAL LOOP FOUND
[[35minfo[0m] [5.162] populating clock domains
CppBackend::elaborate: need 1110, redundant 46 shadow registers
[[35minfo[0m] [6.012] generating cpp files
CppBackend: createCppFile KeyValueStore.EmulatorConfig-0.cpp
CppBackend: createCppFile KeyValueStore.EmulatorConfig-1.cpp
CppBackend: createCppFile KeyValueStore.EmulatorConfig-2.cpp
CppBackend: createCppFile KeyValueStore.EmulatorConfig-3.cpp
CppBackend: createCppFile KeyValueStore.EmulatorConfig-4.cpp
CppBackend: createCppFile KeyValueStore.EmulatorConfig-5.cpp
CppBackend: createCppFile KeyValueStore.EmulatorConfig.cpp
[[35minfo[0m] [12.968] g++ -B/usr/lib/x86_64-linux-gnu -c -o build/emulator/generated-src/KeyValueStore.EmulatorConfig-emulator.o  -I../ -Inull/csrc/  build/emulator/generated-src/KeyValueStore.EmulatorConfig-emulator.cpp RET 0
[[35minfo[0m] [38.846] g++ -B/usr/lib/x86_64-linux-gnu -c -o build/emulator/generated-src/KeyValueStore.EmulatorConfig.o  -I../ -Inull/csrc/  build/emulator/generated-src/KeyValueStore.EmulatorConfig.cpp RET 0
[[35minfo[0m] [39.423] g++ -B/usr/lib/x86_64-linux-gnu -B/usr/lib/x86_64-linux-gnu -o build/emulator/generated-src/KeyValueStore.EmulatorConfig build/emulator/generated-src/KeyValueStore.EmulatorConfig.o build/emulator/generated-src/KeyValueStore.EmulatorConfig-emulator.o RET 0
SEED 1418632461782
STARTING build/emulator/generated-src/KeyValueStore.EmulatorConfig
Cumulative size of keys: 19094
Cumulative size of values: 178312
Setting keys
Failed to add key OJH`okY-]q3P\hJ#"Ig<y&C~_}}67e!s{$&jer9Z
Failed to add key }JkbXbosfv+Z(?fH%SQ,R\ol
Failed to add key Q`Q%J6q^>x+qu`L1!J8{*/"'pUWp7EBU[e|y/$kwk9]t[5
Failed to add key EFCk_V}?[w+R'we<Dv/h&PdDoZPdBil\B\+y?Q26`TFf'}Cn,5S;.i1~JJ/vAqY#O'oR"=Z'?<O".hfW1^yj$>M
Failed to add key (`yt[7Rf4)K7K\U_SxS`fLGi/&IH6?fbrFb&*2*-Kh3,5a?;CqO3Nx8O`id_SvqSK?9br*%zbZ^5tQ"|2D`?
Failed to add key pBs>5JE/3g59,a2aJ&J%CxZ=R{S".t
Feeding data
Receiving result for 0
Receiving result for 1
Receiving result for 2
Receiving result for 3
Receiving result for 4
Receiving result for 5
Receiving result for 6
Receiving result for 7
Receiving result for 8
Receiving result for 9
Receiving result for 10
Receiving result for 11
Receiving result for 12
Receiving result for 13
Receiving result for 14
Receiving result for 15
Receiving result for 16
Receiving result for 17
Receiving result for 18
Receiving result for 19
Receiving result for 20
Receiving result for 21
Receiving result for 22
Receiving result for 23
Cache miss on key 23: (`yt[7Rf4)K7K\U_SxS`fLGi/&IH6?fbrFb&*2*-Kh3,5a?;CqO3Nx8O`id_SvqSK?9br*%zbZ^5tQ"|2D`?
Receiving result for 24
Receiving result for 25
Receiving result for 26
Receiving result for 27
Receiving result for 28
Receiving result for 29
Receiving result for 30
Receiving result for 31
Cache miss on key 31: (`yt[7Rf4)K7K\U_SxS`fLGi/&IH6?fbrFb&*2*-Kh3,5a?;CqO3Nx8O`id_SvqSK?9br*%zbZ^5tQ"|2D`?
Receiving result for 32
Receiving result for 33
Receiving result for 34
Receiving result for 35
Receiving result for 36
Receiving result for 37
Receiving result for 38
Receiving result for 39
Receiving result for 40
Cache miss on key 40: }JkbXbosfv+Z(?fH%SQ,R\ol
Receiving result for 41
Receiving result for 42
Receiving result for 43
Receiving result for 44
Cache miss on key 44: OJH`okY-]q3P\hJ#"Ig<y&C~_}}67e!s{$&jer9Z
Receiving result for 45
Receiving result for 46
Receiving result for 47
Receiving result for 48
Receiving result for 49
Receiving result for 50
Cache miss on key 50: Q`Q%J6q^>x+qu`L1!J8{*/"'pUWp7EBU[e|y/$kwk9]t[5
Receiving result for 51
Receiving result for 52
Receiving result for 53
Receiving result for 54
Receiving result for 55
Receiving result for 56
Receiving result for 57
Receiving result for 58
Receiving result for 59
Receiving result for 60
Receiving result for 61
Receiving result for 62
Cache miss on key 62: Q`Q%J6q^>x+qu`L1!J8{*/"'pUWp7EBU[e|y/$kwk9]t[5
Receiving result for 63
Receiving result for 64
Receiving result for 65
Receiving result for 66
Receiving result for 67
Receiving result for 68
Receiving result for 69
Receiving result for 70
Receiving result for 71
Receiving result for 72
Receiving result for 73
Receiving result for 74
Receiving result for 75
Receiving result for 76
Cache miss on key 76: (`yt[7Rf4)K7K\U_SxS`fLGi/&IH6?fbrFb&*2*-Kh3,5a?;CqO3Nx8O`id_SvqSK?9br*%zbZ^5tQ"|2D`?
Receiving result for 77
Receiving result for 78
Receiving result for 79
Receiving result for 80
Receiving result for 81
Receiving result for 82
Receiving result for 83
Receiving result for 84
Receiving result for 85
Receiving result for 86
Receiving result for 87
Receiving result for 88
Receiving result for 89
Receiving result for 90
Receiving result for 91
Receiving result for 92
Receiving result for 93
Receiving result for 94
Receiving result for 95
Receiving result for 96
Receiving result for 97
Receiving result for 98
Receiving result for 99
Receiving result for 100
Receiving result for 101
Receiving result for 102
Cache miss on key 102: OJH`okY-]q3P\hJ#"Ig<y&C~_}}67e!s{$&jer9Z
Receiving result for 103
Receiving result for 104
Receiving result for 105
Receiving result for 106
Receiving result for 107
Receiving result for 108
Receiving result for 109
Receiving result for 110
Receiving result for 111
Receiving result for 112
Receiving result for 113
Cache miss on key 113: EFCk_V}?[w+R'we<Dv/h&PdDoZPdBil\B\+y?Q26`TFf'}Cn,5S;.i1~JJ/vAqY#O'oR"=Z'?<O".hfW1^yj$>M
Receiving result for 114
Receiving result for 115
Receiving result for 116
Receiving result for 117
Receiving result for 118
Receiving result for 119
Receiving result for 120
Receiving result for 121
Receiving result for 122
Receiving result for 123
Receiving result for 124
Receiving result for 125
Receiving result for 126
Cache miss on key 126: OJH`okY-]q3P\hJ#"Ig<y&C~_}}67e!s{$&jer9Z
Receiving result for 127
Receiving result for 128
Receiving result for 129
Receiving result for 130
Receiving result for 131
Receiving result for 132
Receiving result for 133
Receiving result for 134
Receiving result for 135
Receiving result for 136
Cache miss on key 136: OJH`okY-]q3P\hJ#"Ig<y&C~_}}67e!s{$&jer9Z
Receiving result for 137
Receiving result for 138
Receiving result for 139
Receiving result for 140
Receiving result for 141
Receiving result for 142
Receiving result for 143
Receiving result for 144
Receiving result for 145
Receiving result for 146
Receiving result for 147
Receiving result for 148
Receiving result for 149
Receiving result for 150
Receiving result for 151
Cache miss on key 151: EFCk_V}?[w+R'we<Dv/h&PdDoZPdBil\B\+y?Q26`TFf'}Cn,5S;.i1~JJ/vAqY#O'oR"=Z'?<O".hfW1^yj$>M
Receiving result for 152
Receiving result for 153
Cache miss on key 153: Q`Q%J6q^>x+qu`L1!J8{*/"'pUWp7EBU[e|y/$kwk9]t[5
Receiving result for 154
Receiving result for 155
Cache miss on key 155: }JkbXbosfv+Z(?fH%SQ,R\ol
Receiving result for 156
Receiving result for 157
Receiving result for 158
Receiving result for 159
Receiving result for 160
Receiving result for 161
Receiving result for 162
Cache miss on key 162: EFCk_V}?[w+R'we<Dv/h&PdDoZPdBil\B\+y?Q26`TFf'}Cn,5S;.i1~JJ/vAqY#O'oR"=Z'?<O".hfW1^yj$>M
Receiving result for 163
Receiving result for 164
Receiving result for 165
Receiving result for 166
Receiving result for 167
Receiving result for 168
Receiving result for 169
Receiving result for 170
Receiving result for 171
Receiving result for 172
Receiving result for 173
Receiving result for 174
Receiving result for 175
Receiving result for 176
Receiving result for 177
Receiving result for 178
Receiving result for 179
Receiving result for 180
Cache miss on key 180: EFCk_V}?[w+R'we<Dv/h&PdDoZPdBil\B\+y?Q26`TFf'}Cn,5S;.i1~JJ/vAqY#O'oR"=Z'?<O".hfW1^yj$>M
Receiving result for 181
Receiving result for 182
Receiving result for 183
Receiving result for 184
Receiving result for 185
Receiving result for 186
Receiving result for 187
Receiving result for 188
Cache miss on key 188: (`yt[7Rf4)K7K\U_SxS`fLGi/&IH6?fbrFb&*2*-Kh3,5a?;CqO3Nx8O`id_SvqSK?9br*%zbZ^5tQ"|2D`?
Receiving result for 189
Receiving result for 190
Receiving result for 191
Receiving result for 192
Receiving result for 193
Receiving result for 194
Receiving result for 195
Receiving result for 196
Receiving result for 197
Receiving result for 198
Receiving result for 199
Receiving result for 200
Receiving result for 201
Receiving result for 202
Receiving result for 203
Receiving result for 204
Receiving result for 205
Cache miss on key 205: EFCk_V}?[w+R'we<Dv/h&PdDoZPdBil\B\+y?Q26`TFf'}Cn,5S;.i1~JJ/vAqY#O'oR"=Z'?<O".hfW1^yj$>M
Receiving result for 206
Receiving result for 207
Receiving result for 208
Receiving result for 209
Receiving result for 210
Receiving result for 211
Receiving result for 212
Receiving result for 213
Receiving result for 214
Receiving result for 215
Receiving result for 216
Receiving result for 217
Receiving result for 218
Receiving result for 219
Receiving result for 220
Receiving result for 221
Receiving result for 222
Receiving result for 223
Receiving result for 224
Receiving result for 225
Receiving result for 226
Receiving result for 227
Receiving result for 228
Receiving result for 229
Receiving result for 230
Cache miss on key 230: OJH`okY-]q3P\hJ#"Ig<y&C~_}}67e!s{$&jer9Z
Receiving result for 231
Receiving result for 232
Receiving result for 233
Receiving result for 234
Receiving result for 235
Receiving result for 236
Receiving result for 237
Cache miss on key 237: pBs>5JE/3g59,a2aJ&J%CxZ=R{S".t
Receiving result for 238
Receiving result for 239
Receiving result for 240
Receiving result for 241
Receiving result for 242
Receiving result for 243
Receiving result for 244
Receiving result for 245
Receiving result for 246
Receiving result for 247
Receiving result for 248
Receiving result for 249
Cache miss on key 249: pBs>5JE/3g59,a2aJ&J%CxZ=R{S".t
Receiving result for 250
Receiving result for 251
Receiving result for 252
Receiving result for 253
Receiving result for 254
Receiving result for 255
Receiving result for 256
Receiving result for 257
Receiving result for 258
Receiving result for 259
Receiving result for 260
Receiving result for 261
Receiving result for 262
Receiving result for 263
Receiving result for 264
Receiving result for 265
Receiving result for 266
Receiving result for 267
Receiving result for 268
Receiving result for 269
Receiving result for 270
Receiving result for 271
Receiving result for 272
Receiving result for 273
Receiving result for 274
Cache miss on key 274: OJH`okY-]q3P\hJ#"Ig<y&C~_}}67e!s{$&jer9Z
Receiving result for 275
Receiving result for 276
Receiving result for 277
Receiving result for 278
Receiving result for 279
Receiving result for 280
Receiving result for 281
Receiving result for 282
Receiving result for 283
Receiving result for 284
Receiving result for 285
Receiving result for 286
Receiving result for 287
Receiving result for 288
Receiving result for 289
Receiving result for 290
Receiving result for 291
Receiving result for 292
Receiving result for 293
Receiving result for 294
Receiving result for 295
Receiving result for 296
Receiving result for 297
Receiving result for 298
Receiving result for 299
Receiving result for 300
Receiving result for 301
Receiving result for 302
Receiving result for 303
Receiving result for 304
Receiving result for 305
Receiving result for 306
Receiving result for 307
Receiving result for 308
Receiving result for 309
Receiving result for 310
Receiving result for 311
Receiving result for 312
Receiving result for 313
Receiving result for 314
Receiving result for 315
Receiving result for 316
Receiving result for 317
Receiving result for 318
Receiving result for 319
Receiving result for 320
Receiving result for 321
Receiving result for 322
Receiving result for 323
Cache miss on key 323: (`yt[7Rf4)K7K\U_SxS`fLGi/&IH6?fbrFb&*2*-Kh3,5a?;CqO3Nx8O`id_SvqSK?9br*%zbZ^5tQ"|2D`?
Receiving result for 324
Receiving result for 325
Receiving result for 326
Receiving result for 327
Receiving result for 328
Receiving result for 329
Receiving result for 330
Cache miss on key 330: OJH`okY-]q3P\hJ#"Ig<y&C~_}}67e!s{$&jer9Z
Receiving result for 331
Receiving result for 332
Receiving result for 333
Receiving result for 334
Cache miss on key 334: EFCk_V}?[w+R'we<Dv/h&PdDoZPdBil\B\+y?Q26`TFf'}Cn,5S;.i1~JJ/vAqY#O'oR"=Z'?<O".hfW1^yj$>M
Receiving result for 335
Receiving result for 336
Receiving result for 337
Receiving result for 338
Receiving result for 339
Receiving result for 340
Receiving result for 341
Receiving result for 342
Receiving result for 343
Receiving result for 344
Receiving result for 345
Receiving result for 346
Cache miss on key 346: OJH`okY-]q3P\hJ#"Ig<y&C~_}}67e!s{$&jer9Z
Receiving result for 347
Receiving result for 348
Receiving result for 349
Receiving result for 350
Receiving result for 351
Receiving result for 352
Receiving result for 353
Receiving result for 354
Receiving result for 355
Receiving result for 356
Receiving result for 357
Receiving result for 358
Receiving result for 359
Receiving result for 360
Receiving result for 361
Receiving result for 362
Receiving result for 363
Cache miss on key 363: OJH`okY-]q3P\hJ#"Ig<y&C~_}}67e!s{$&jer9Z
Receiving result for 364
Receiving result for 365
Receiving result for 366
Receiving result for 367
Receiving result for 368
Receiving result for 369
Receiving result for 370
Receiving result for 371
Receiving result for 372
Receiving result for 373
Receiving result for 374
Receiving result for 375
Receiving result for 376
Receiving result for 377
Receiving result for 378
Receiving result for 379
Receiving result for 380
Receiving result for 381
Receiving result for 382
Receiving result for 383
Receiving result for 384
Receiving result for 385
Receiving result for 386
Receiving result for 387
Receiving result for 388
Receiving result for 389
Receiving result for 390
Receiving result for 391
Receiving result for 392
Receiving result for 393
Receiving result for 394
Receiving result for 395
Receiving result for 396
Receiving result for 397
Receiving result for 398
Receiving result for 399
Receiving result for 400
Receiving result for 401
Receiving result for 402
Receiving result for 403
Receiving result for 404
Receiving result for 405
Receiving result for 406
Receiving result for 407
Receiving result for 408
Receiving result for 409
Receiving result for 410
Receiving result for 411
Receiving result for 412
Receiving result for 413
Receiving result for 414
Receiving result for 415
Receiving result for 416
Receiving result for 417
Receiving result for 418
Cache miss on key 418: OJH`okY-]q3P\hJ#"Ig<y&C~_}}67e!s{$&jer9Z
Receiving result for 419
Receiving result for 420
Receiving result for 421
Receiving result for 422
Receiving result for 423
Receiving result for 424
Receiving result for 425
Cache miss on key 425: EFCk_V}?[w+R'we<Dv/h&PdDoZPdBil\B\+y?Q26`TFf'}Cn,5S;.i1~JJ/vAqY#O'oR"=Z'?<O".hfW1^yj$>M
Receiving result for 426
Receiving result for 427
Receiving result for 428
Receiving result for 429
Receiving result for 430
Receiving result for 431
Receiving result for 432
Receiving result for 433
Receiving result for 434
Receiving result for 435
Receiving result for 436
Cache miss on key 436: pBs>5JE/3g59,a2aJ&J%CxZ=R{S".t
Receiving result for 437
Receiving result for 438
Receiving result for 439
Receiving result for 440
Receiving result for 441
Receiving result for 442
Receiving result for 443
Receiving result for 444
Receiving result for 445
Receiving result for 446
Receiving result for 447
Receiving result for 448
Cache miss on key 448: pBs>5JE/3g59,a2aJ&J%CxZ=R{S".t
Receiving result for 449
Receiving result for 450
Receiving result for 451
Receiving result for 452
Receiving result for 453
Receiving result for 454
Receiving result for 455
Cache miss on key 455: (`yt[7Rf4)K7K\U_SxS`fLGi/&IH6?fbrFb&*2*-Kh3,5a?;CqO3Nx8O`id_SvqSK?9br*%zbZ^5tQ"|2D`?
Receiving result for 456
Receiving result for 457
Receiving result for 458
Receiving result for 459
Receiving result for 460
Receiving result for 461
Cache miss on key 461: }JkbXbosfv+Z(?fH%SQ,R\ol
Receiving result for 462
Cache miss on key 462: OJH`okY-]q3P\hJ#"Ig<y&C~_}}67e!s{$&jer9Z
Receiving result for 463
Receiving result for 464
Receiving result for 465
Receiving result for 466
Receiving result for 467
Receiving result for 468
Receiving result for 469
Receiving result for 470
Receiving result for 471
Receiving result for 472
Receiving result for 473
Receiving result for 474
Receiving result for 475
Receiving result for 476
Receiving result for 477
Receiving result for 478
Receiving result for 479
Receiving result for 480
Receiving result for 481
Receiving result for 482
Receiving result for 483
Receiving result for 484
Receiving result for 485
Receiving result for 486
Receiving result for 487
Receiving result for 488
Receiving result for 489
Receiving result for 490
Receiving result for 491
Receiving result for 492
Receiving result for 493
Receiving result for 494
Receiving result for 495
Receiving result for 496
Receiving result for 497
Receiving result for 498
Receiving result for 499
Processed 500 requests in 183854 cycles
Missed requests: 34
RAN 237053 CYCLES PASSED
PASSED
[0m[[32msuccess[0m] [0mTotal time: 779 s, completed Dec 15, 2014 12:38:30 AM[0m
make[1]: Leaving directory `/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore'
Executing the following command: mkdir -p /scratch/cs250-af/hammer/kvstore/outputs
Executing the following command: mkdir -p /scratch/cs250-af/hammer/kvstore/outputs/cpp
Executing the following command: mkdir -p /scratch/cs250-af/hammer/kvstore/outputs
Executing the following command: mkdir -p /scratch/cs250-af/hammer/kvstore/outputs/cpp
Executing the following command: ../scripts/cpp.pa
1368.icluster18.eecs.berkeley.edu
hammer

icluster14


cat: ../build/emulator/cpp-report: No such file or directory
../src/main/scala/config/kvstore.DSEConfig.scala:class DSEConfig0 extends DSEConfig {
../src/main/scala/config/kvstore.DSEConfig.scala-  override val knobValues:Any=>Any = {
../src/main/scala/config/kvstore.DSEConfig.scala-    case "bankmems" => true
../src/main/scala/config/kvstore.DSEConfig.scala-    case "maxfanin" => 8
../src/main/scala/config/kvstore.DSEConfig.scala-    case "wordsize" => 8
../src/main/scala/config/kvstore.DSEConfig.scala-    case "banksize" => 128
Executing the following command: mkdir -p /scratch/cs250-af/hammer/kvstore/results
Executing the following command: mkdir -p /scratch/cs250-af/hammer/kvstore/results/cpp
Executing the following command: mkdir -p /scratch/cs250-af/hammer/kvstore/results
Executing the following command: mkdir -p /scratch/cs250-af/hammer/kvstore/results/cpp
Executing the following command: bash ../scripts/dc.ex
make[1]: Entering directory `/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore'
#cd build/vlsi/vcs-sim-rtl && make clean && cd ../../..
#cd build/vlsi/vcs-sim-gl-syn && make clean && cd ../../..	
rm -rf build/vlsi/generated-src/* build/emulator/generated-src/* target project csrc ucli.key
make[1]: Leaving directory `/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore'
make[1]: Entering directory `/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore'
sbt -DchiselVersion="2.3-SNAPSHOT" "run-main kvstore.PerfTestMain --compile --genHarness --debug --backend v --targetDir build/vlsi/generated-src --configInstance kvstore.VlsiConfig --noInlineMem"
[0m[[0minfo[0m] [0mSet current project to kvstore (in build file:/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/)[0m
[0m[[0minfo[0m] [0mUpdating {file:/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/}kvstore...[0m
[0m[[0minfo[0m] [0mResolving org.scala-lang#scala-library;2.10.3 ...[0m

M[2K[0m[[0minfo[0m] [0mResolving edu.berkeley.cs#chisel_2.10;2.3-SNAPSHOT ...[0m

M[2K[0m[[0minfo[0m] [0mResolving org.scala-lang#scala-reflect;2.10.2 ...[0m

M[2K[0m[[0minfo[0m] [0mResolving org.scala-lang#scala-compiler;2.10.3 ...[0m

M[2K[0m[[0minfo[0m] [0mResolving org.scala-lang#scala-reflect;2.10.3 ...[0m

M[2K[0m[[0minfo[0m] [0mResolving org.scala-lang#jline;2.10.3 ...[0m

M[2K[0m[[0minfo[0m] [0mResolving org.fusesource.jansi#jansi;1.4 ...[0m
[0m[[0minfo[0m] [0mDone updating.[0m
[0m[[0minfo[0m] [0mCompiling 17 Scala sources to /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/target/scala-2.10/classes...[0m
[0m[[33mwarn[0m] [0mthere were 688 feature warning(s); re-run with -feature for details[0m
[0m[[33mwarn[0m] [0mone warning found[0m
[0m[[0minfo[0m] [0mRunning kvstore.PerfTestMain --compile --genHarness --debug --backend v --targetDir build/vlsi/generated-src --configInstance kvstore.VlsiConfig --noInlineMem[0m
[[35minfo[0m] [1.766] // COMPILING class kvstore.KeyValueStore(6)
[[35minfo[0m] [1.834] giving names
[[35minfo[0m] [1.913] executing custom transforms
[[35minfo[0m] [1.915] adding clocks and resets
[[35minfo[0m] [2.003] inferring widths
[[35minfo[0m] [2.295] checking widths
[[35minfo[0m] [2.388] lowering complex nodes to primitives
[[35minfo[0m] [2.472] removing type nodes
[[35minfo[0m] [2.554] compiling 5888 nodes
[[35minfo[0m] [2.555] computing memory ports
[[35minfo[0m] [2.584] resolving nodes to the components
[[35minfo[0m] [2.832] creating clock domains
[[35minfo[0m] [2.856] pruning unconnected IOs
[[35minfo[0m] [2.865] checking for combinational loops
[[35minfo[0m] [2.890] NO COMBINATIONAL LOOP FOUND
[[35minfo[0m] [2.980] COMPILING class Chisel.Queue 0 CHILDREN (0,1)
[[35minfo[0m] [2.996] COMPILING class Chisel.Queue 0 CHILDREN (0,1)
[[35minfo[0m] [3.041] COMPILING class Chisel.Queue 0 CHILDREN (0,1)
[[35minfo[0m] [3.043] COMPILING class Chisel.Queue 0 CHILDREN (0,1)
[[35minfo[0m] [3.044] 	2 components
[[35minfo[0m] [3.044] COMPILING class kvstore.KeyCompare 0 CHILDREN (0,2)
[[35minfo[0m] [3.088] COMPILING class kvstore.KeyCopier 0 CHILDREN (0,2)
[[35minfo[0m] [3.090] COMPILING class kvstore.UnbankedMem 0 CHILDREN (0,2)
[[35minfo[0m] [3.094] MEM UnbankedMem_mem
[[35minfo[0m] [3.098] COMPILING class kvstore.BankedMem 0 CHILDREN (0,2)
[[35minfo[0m] [3.141] MEM BankedMem_T12
[[35minfo[0m] [3.148] MEM BankedMem_T12
[[35minfo[0m] [3.148] MEM BankedMem_T12
[[35minfo[0m] [3.149] MEM BankedMem_T12
[[35minfo[0m] [3.149] MEM BankedMem_T12
[[35minfo[0m] [3.149] MEM BankedMem_T12
[[35minfo[0m] [3.150] MEM BankedMem_T12
[[35minfo[0m] [3.150] MEM BankedMem_T12
[[35minfo[0m] [3.151] MEM BankedMem_T12
[[35minfo[0m] [3.151] MEM BankedMem_T12
[[35minfo[0m] [3.151] MEM BankedMem_T12
[[35minfo[0m] [3.152] MEM BankedMem_T12
[[35minfo[0m] [3.152] MEM BankedMem_T12
[[35minfo[0m] [3.152] MEM BankedMem_T12
[[35minfo[0m] [3.153] MEM BankedMem_T12
[[35minfo[0m] [3.153] MEM BankedMem_T12
[[35minfo[0m] [3.154] MEM BankedMem_T12
[[35minfo[0m] [3.154] MEM BankedMem_T12
[[35minfo[0m] [3.154] MEM BankedMem_T12
[[35minfo[0m] [3.155] MEM BankedMem_T12
[[35minfo[0m] [3.155] MEM BankedMem_T12
[[35minfo[0m] [3.156] MEM BankedMem_T12
[[35minfo[0m] [3.156] MEM BankedMem_T12
[[35minfo[0m] [3.156] MEM BankedMem_T12
[[35minfo[0m] [3.157] MEM BankedMem_T12
[[35minfo[0m] [3.157] MEM BankedMem_T12
[[35minfo[0m] [3.157] MEM BankedMem_T12
[[35minfo[0m] [3.158] MEM BankedMem_T12
[[35minfo[0m] [3.158] MEM BankedMem_T12
[[35minfo[0m] [3.158] MEM BankedMem_T12
[[35minfo[0m] [3.159] MEM BankedMem_T12
[[35minfo[0m] [3.159] MEM BankedMem_T12
[[35minfo[0m] [3.160] MEM BankedMem_T12
[[35minfo[0m] [3.160] MEM BankedMem_T12
[[35minfo[0m] [3.160] MEM BankedMem_T12
[[35minfo[0m] [3.161] MEM BankedMem_T12
[[35minfo[0m] [3.161] MEM BankedMem_T12
[[35minfo[0m] [3.161] MEM BankedMem_T12
[[35minfo[0m] [3.162] MEM BankedMem_T12
[[35minfo[0m] [3.162] MEM BankedMem_T12
[[35minfo[0m] [3.163] MEM BankedMem_T12
[[35minfo[0m] [3.163] MEM BankedMem_T12
[[35minfo[0m] [3.179] MEM BankedMem_T12
[[35minfo[0m] [3.179] MEM BankedMem_T12
[[35minfo[0m] [3.180] MEM BankedMem_T12
[[35minfo[0m] [3.180] MEM BankedMem_T12
[[35minfo[0m] [3.181] MEM BankedMem_T12
[[35minfo[0m] [3.181] MEM BankedMem_T12
[[35minfo[0m] [3.181] MEM BankedMem_T12
[[35minfo[0m] [3.182] MEM BankedMem_T12
[[35minfo[0m] [3.182] MEM BankedMem_T12
[[35minfo[0m] [3.182] MEM BankedMem_T12
[[35minfo[0m] [3.183] MEM BankedMem_T12
[[35minfo[0m] [3.183] MEM BankedMem_T12
[[35minfo[0m] [3.183] MEM BankedMem_T12
[[35minfo[0m] [3.184] MEM BankedMem_T12
[[35minfo[0m] [3.184] MEM BankedMem_T12
[[35minfo[0m] [3.185] MEM BankedMem_T12
[[35minfo[0m] [3.185] MEM BankedMem_T12
[[35minfo[0m] [3.185] MEM BankedMem_T12
[[35minfo[0m] [3.186] MEM BankedMem_T12
[[35minfo[0m] [3.186] MEM BankedMem_T12
[[35minfo[0m] [3.199] MEM BankedMem_T12
[[35minfo[0m] [3.206] MEM BankedMem_T12
[[35minfo[0m] [3.209] COMPILING class kvstore.MemoryHandler 0 CHILDREN (0,2)
[[35minfo[0m] [3.228] COMPILING class kvstore.PearsonHasher 0 CHILDREN (0,3)
[[35minfo[0m] [3.229] COMPILING class kvstore.PearsonHasher 0 CHILDREN (0,3)
[[35minfo[0m] [3.230] 	2 components
[[35minfo[0m] [3.230] COMPILING class kvstore.BankedMem 0 CHILDREN (0,3)
[[35minfo[0m] [3.275] MEM BankedMem_T13
[[35minfo[0m] [3.276] MEM BankedMem_T13
[[35minfo[0m] [3.276] MEM BankedMem_T13
[[35minfo[0m] [3.277] MEM BankedMem_T13
[[35minfo[0m] [3.277] MEM BankedMem_T13
[[35minfo[0m] [3.278] MEM BankedMem_T13
[[35minfo[0m] [3.278] MEM BankedMem_T13
[[35minfo[0m] [3.278] MEM BankedMem_T13
[[35minfo[0m] [3.279] MEM BankedMem_T13
[[35minfo[0m] [3.279] MEM BankedMem_T13
[[35minfo[0m] [3.279] MEM BankedMem_T13
[[35minfo[0m] [3.280] MEM BankedMem_T13
[[35minfo[0m] [3.280] MEM BankedMem_T13
[[35minfo[0m] [3.295] MEM BankedMem_T13
[[35minfo[0m] [3.295] MEM BankedMem_T13
[[35minfo[0m] [3.296] MEM BankedMem_T13
[[35minfo[0m] [3.296] MEM BankedMem_T13
[[35minfo[0m] [3.297] MEM BankedMem_T13
[[35minfo[0m] [3.297] MEM BankedMem_T13
[[35minfo[0m] [3.298] MEM BankedMem_T13
[[35minfo[0m] [3.298] MEM BankedMem_T13
[[35minfo[0m] [3.298] MEM BankedMem_T13
[[35minfo[0m] [3.299] MEM BankedMem_T13
[[35minfo[0m] [3.299] MEM BankedMem_T13
[[35minfo[0m] [3.300] MEM BankedMem_T13
[[35minfo[0m] [3.300] MEM BankedMem_T13
[[35minfo[0m] [3.300] MEM BankedMem_T13
[[35minfo[0m] [3.301] MEM BankedMem_T13
[[35minfo[0m] [3.301] MEM BankedMem_T13
[[35minfo[0m] [3.301] MEM BankedMem_T13
[[35minfo[0m] [3.302] MEM BankedMem_T13
[[35minfo[0m] [3.302] MEM BankedMem_T13
[[35minfo[0m] [3.303] MEM BankedMem_T13
[[35minfo[0m] [3.303] MEM BankedMem_T13
[[35minfo[0m] [3.303] MEM BankedMem_T13
[[35minfo[0m] [3.304] MEM BankedMem_T13
[[35minfo[0m] [3.304] MEM BankedMem_T13
[[35minfo[0m] [3.305] MEM BankedMem_T13
[[35minfo[0m] [3.305] MEM BankedMem_T13
[[35minfo[0m] [3.305] MEM BankedMem_T13
[[35minfo[0m] [3.306] MEM BankedMem_T13
[[35minfo[0m] [3.306] MEM BankedMem_T13
[[35minfo[0m] [3.306] MEM BankedMem_T13
[[35minfo[0m] [3.307] MEM BankedMem_T13
[[35minfo[0m] [3.307] MEM BankedMem_T13
[[35minfo[0m] [3.307] MEM BankedMem_T13
[[35minfo[0m] [3.308] MEM BankedMem_T13
[[35minfo[0m] [3.308] MEM BankedMem_T13
[[35minfo[0m] [3.309] MEM BankedMem_T13
[[35minfo[0m] [3.309] MEM BankedMem_T13
[[35minfo[0m] [3.309] MEM BankedMem_T13
[[35minfo[0m] [3.310] MEM BankedMem_T13
[[35minfo[0m] [3.310] MEM BankedMem_T13
[[35minfo[0m] [3.311] MEM BankedMem_T13
[[35minfo[0m] [3.311] MEM BankedMem_T13
[[35minfo[0m] [3.311] MEM BankedMem_T13
[[35minfo[0m] [3.312] MEM BankedMem_T13
[[35minfo[0m] [3.312] MEM BankedMem_T13
[[35minfo[0m] [3.312] MEM BankedMem_T13
[[35minfo[0m] [3.313] MEM BankedMem_T13
[[35minfo[0m] [3.313] MEM BankedMem_T13
[[35minfo[0m] [3.313] MEM BankedMem_T13
[[35minfo[0m] [3.314] MEM BankedMem_T13
[[35minfo[0m] [3.314] MEM BankedMem_T13
[[35minfo[0m] [3.315] MEM BankedMem_T13
[[35minfo[0m] [3.315] MEM BankedMem_T13
[[35minfo[0m] [3.315] MEM BankedMem_T13
[[35minfo[0m] [3.316] MEM BankedMem_T13
[[35minfo[0m] [3.316] MEM BankedMem_T13
[[35minfo[0m] [3.316] MEM BankedMem_T13
[[35minfo[0m] [3.317] MEM BankedMem_T13
[[35minfo[0m] [3.317] MEM BankedMem_T13
[[35minfo[0m] [3.317] MEM BankedMem_T13
[[35minfo[0m] [3.318] MEM BankedMem_T13
[[35minfo[0m] [3.318] MEM BankedMem_T13
[[35minfo[0m] [3.318] MEM BankedMem_T13
[[35minfo[0m] [3.319] MEM BankedMem_T13
[[35minfo[0m] [3.319] MEM BankedMem_T13
[[35minfo[0m] [3.320] MEM BankedMem_T13
[[35minfo[0m] [3.320] MEM BankedMem_T13
[[35minfo[0m] [3.320] MEM BankedMem_T13
[[35minfo[0m] [3.321] MEM BankedMem_T13
[[35minfo[0m] [3.321] MEM BankedMem_T13
[[35minfo[0m] [3.321] MEM BankedMem_T13
[[35minfo[0m] [3.322] MEM BankedMem_T13
[[35minfo[0m] [3.322] MEM BankedMem_T13
[[35minfo[0m] [3.323] MEM BankedMem_T13
[[35minfo[0m] [3.323] MEM BankedMem_T13
[[35minfo[0m] [3.323] MEM BankedMem_T13
[[35minfo[0m] [3.324] MEM BankedMem_T13
[[35minfo[0m] [3.324] MEM BankedMem_T13
[[35minfo[0m] [3.324] MEM BankedMem_T13
[[35minfo[0m] [3.325] MEM BankedMem_T13
[[35minfo[0m] [3.325] MEM BankedMem_T13
[[35minfo[0m] [3.325] MEM BankedMem_T13
[[35minfo[0m] [3.326] MEM BankedMem_T13
[[35minfo[0m] [3.326] MEM BankedMem_T13
[[35minfo[0m] [3.327] MEM BankedMem_T13
[[35minfo[0m] [3.327] MEM BankedMem_T13
[[35minfo[0m] [3.327] MEM BankedMem_T13
[[35minfo[0m] [3.328] MEM BankedMem_T13
[[35minfo[0m] [3.328] MEM BankedMem_T13
[[35minfo[0m] [3.328] MEM BankedMem_T13
[[35minfo[0m] [3.329] MEM BankedMem_T13
[[35minfo[0m] [3.329] MEM BankedMem_T13
[[35minfo[0m] [3.329] MEM BankedMem_T13
[[35minfo[0m] [3.330] MEM BankedMem_T13
[[35minfo[0m] [3.330] MEM BankedMem_T13
[[35minfo[0m] [3.330] MEM BankedMem_T13
[[35minfo[0m] [3.331] MEM BankedMem_T13
[[35minfo[0m] [3.331] MEM BankedMem_T13
[[35minfo[0m] [3.331] MEM BankedMem_T13
[[35minfo[0m] [3.332] MEM BankedMem_T13
[[35minfo[0m] [3.332] MEM BankedMem_T13
[[35minfo[0m] [3.332] MEM BankedMem_T13
[[35minfo[0m] [3.333] MEM BankedMem_T13
[[35minfo[0m] [3.333] MEM BankedMem_T13
[[35minfo[0m] [3.333] MEM BankedMem_T13
[[35minfo[0m] [3.334] MEM BankedMem_T13
[[35minfo[0m] [3.334] MEM BankedMem_T13
[[35minfo[0m] [3.334] MEM BankedMem_T13
[[35minfo[0m] [3.335] MEM BankedMem_T13
[[35minfo[0m] [3.335] MEM BankedMem_T13
[[35minfo[0m] [3.335] MEM BankedMem_T13
[[35minfo[0m] [3.336] MEM BankedMem_T13
[[35minfo[0m] [3.336] MEM BankedMem_T13
[[35minfo[0m] [3.337] MEM BankedMem_T13
[[35minfo[0m] [3.337] MEM BankedMem_T13
[[35minfo[0m] [3.342] COMPILING class kvstore.UnbankedMem 0 CHILDREN (0,3)
[[35minfo[0m] [3.343] MEM UnbankedMem_mem_1
[[35minfo[0m] [3.344] COMPILING class kvstore.UnbankedMem 0 CHILDREN (0,3)
[[35minfo[0m] [3.346] MEM UnbankedMem_mem_1
[[35minfo[0m] [3.346] 	2 components
[[35minfo[0m] [3.347] COMPILING class kvstore.CtrlModule 1 CHILDREN (1,1)
[[35minfo[0m] [3.383] COMPILING class kvstore.HasherWriter 2 CHILDREN (1,2)
[[35minfo[0m] [3.408] COMPILING class kvstore.ValueCache 3 CHILDREN (1,2)
[[35minfo[0m] [3.418] COMPILING class kvstore.LookupPipeline 6 CHILDREN (2,1)
[[35minfo[0m] [3.433] MEM LookupPipeline_lenMem
[[35minfo[0m] [3.436] COMPILING class kvstore.KeyValueStore 6 CHILDREN (3,0)

Error-[URMI] Unresolved modules
KeyValueStore.VlsiConfig.v, 3394
"UnbankedMem_mem mem( .CLK (clk),  .W0A (writeAddrReg),  .W0E (writeEnReg),  .W0I (writeDataReg),  .R1A (io_readAddr),  .R1E (io_readEn),  .R1O (readData));"
  Module definition of above instance is not found in the design.


Error-[URMI] Unresolved modules
KeyValueStore.VlsiConfig.v, 4198
"BankedMem_T12 T12( .CLK (clk),  .W0A (bankWriteAddr2),  .W0E (bankWriteEn_0),  .W0I (bankWriteData),  .R1A (bankReadAddr0),  .R1E (io_readEn),  .R1O (T11));"
  Module definition of above instance is not found in the design.


Error-[URMI] Unresolved modules
KeyValueStore.VlsiConfig.v, 4213
"BankedMem_T12 T19( .CLK (clk),  .W0A (bankWriteAddr2),  .W0E (bankWriteEn_1),  .W0I (bankWriteData),  .R1A (bankReadAddr0),  .R1E (io_readEn),  .R1O (T18));"
  Module definition of above instance is not found in the design.


Error-[URMI] Unresolved modules
KeyValueStore.VlsiConfig.v, 4232
"BankedMem_T12 T31( .CLK (clk),  .W0A (bankWriteAddr2),  .W0E (bankWriteEn_2),  .W0I (bankWriteData),  .R1A (bankReadAddr0),  .R1E (io_readEn),  .R1O (T30));"
  Module definition of above instance is not found in the design.


Error-[URMI] Unresolved modules
KeyValueStore.VlsiConfig.v, 4244
"BankedMem_T12 T37( .CLK (clk),  .W0A (bankWriteAddr2),  .W0E (bankWriteEn_3),  .W0I (bankWriteData),  .R1A (bankReadAddr0),  .R1E (io_readEn),  .R1O (T36));"
  Module definition of above instance is not found in the design.


Error-[URMI] Unresolved modules
KeyValueStore.VlsiConfig.v, 4260
"BankedMem_T12 T47( .CLK (clk),  .W0A (bankWriteAddr2),  .W0E (bankWriteEn_4),  .W0I (bankWriteData),  .R1A (bankReadAddr0),  .R1E (io_readEn),  .R1O (T46));"
  Module definition of above instance is not found in the design.


Error-[URMI] Unresolved modules
KeyValueStore.VlsiConfig.v, 4272
"BankedMem_T12 T53( .CLK (clk),  .W0A (bankWriteAddr2),  .W0E (bankWriteEn_5),  .W0I (bankWriteData),  .R1A (bankReadAddr0),  .R1E (io_readEn),  .R1O (T52));"
  Module definition of above instance is not found in the design.


Error-[URMI] Unresolved modules
KeyValueStore.VlsiConfig.v, 4286
"BankedMem_T12 T61( .CLK (clk),  .W0A (bankWriteAddr2),  .W0E (bankWriteEn_6),  .W0I (bankWriteData),  .R1A (bankReadAddr0),  .R1E (io_readEn),  .R1O (T60));"
  Module definition of above instance is not found in the design.


Error-[URMI] Unresolved modules
KeyValueStore.VlsiConfig.v, 4298
"BankedMem_T12 T67( .CLK (clk),  .W0A (bankWriteAddr2),  .W0E (bankWriteEn_7),  .W0I (bankWriteData),  .R1A (bankReadAddr0),  .R1E (io_readEn),  .R1O (T66));"
  Module definition of above instance is not found in the design.


Error-[URMI] Unresolved modules
KeyValueStore.VlsiConfig.v, 4316
"BankedMem_T12 T79( .CLK (clk),  .W0A (bankWriteAddr2),  .W0E (bankWriteEn_8),  .W0I (bankWriteData),  .R1A (bankReadAddr0),  .R1E (io_readEn),  .R1O (T78));"
  Module definition of above instance is not found in the design.

10 errors
[[35minfo[0m] [6.358] cd build/vlsi/generated-src/ && vcs -full64 -quiet +v2k -timescale=10ns/10ps +define+CLOCK_PERIOD=120 +vcs+initreg+random KeyValueStore.VlsiConfig-harness.v KeyValueStore.VlsiConfig.v -o KeyValueStore.VlsiConfig -debug RET 255
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_mem_ptw_sret in class kvstore.MemoryHandler*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.MemoryHandler in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_mem_ptw_invalidate in class kvstore.MemoryHandler*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.MemoryHandler in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_mem_ptw_status_s in class kvstore.MemoryHandler*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.MemoryHandler in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_mem_ptw_status_ps in class kvstore.MemoryHandler*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.MemoryHandler in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_mem_ptw_status_ei in class kvstore.MemoryHandler*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.MemoryHandler in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_mem_ptw_status_pei in class kvstore.MemoryHandler*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.MemoryHandler in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_mem_ptw_status_ef in class kvstore.MemoryHandler*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.MemoryHandler in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_mem_ptw_status_u64 in class kvstore.MemoryHandler*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.MemoryHandler in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_mem_ptw_status_s64 in class kvstore.MemoryHandler*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.MemoryHandler in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_mem_ptw_status_vm in class kvstore.MemoryHandler*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.MemoryHandler in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_mem_ptw_status_er in class kvstore.MemoryHandler*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.MemoryHandler in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_mem_ptw_status_zero in class kvstore.MemoryHandler*/ Chisel.UInt(OUTPUT, width=7, connect to 0 inputs: ()) IN class kvstore.MemoryHandler in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_mem_ptw_status_im in class kvstore.MemoryHandler*/ Chisel.UInt(OUTPUT, width=8, connect to 0 inputs: ()) IN class kvstore.MemoryHandler in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_mem_ptw_status_ip in class kvstore.MemoryHandler*/ Chisel.UInt(OUTPUT, width=8, connect to 0 inputs: ()) IN class kvstore.MemoryHandler in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_mem_ptw_resp_bits_perm in class kvstore.MemoryHandler*/ Chisel.UInt(OUTPUT, width=6, connect to 0 inputs: ()) IN class kvstore.MemoryHandler in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_mem_ptw_resp_bits_ppn in class kvstore.MemoryHandler*/ Chisel.UInt(OUTPUT, width=19, connect to 0 inputs: ()) IN class kvstore.MemoryHandler in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_mem_ptw_resp_bits_error in class kvstore.MemoryHandler*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.MemoryHandler in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_mem_ptw_resp_valid in class kvstore.MemoryHandler*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.MemoryHandler in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_mem_ptw_req_ready in class kvstore.MemoryHandler*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.MemoryHandler in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_mem_req_bits_tag in class kvstore.MemoryHandler*/ Chisel.UInt(OUTPUT, width=9, connect to 0 inputs: ()) IN class kvstore.MemoryHandler in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_mem_req_bits_data in class kvstore.MemoryHandler*/ Chisel.UInt(OUTPUT, width=64, connect to 0 inputs: ()) IN class kvstore.MemoryHandler in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*T108 in class kvstore.CtrlModule*/ Chisel.UInt(width=3, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_pptw_req_bits in class kvstore.CtrlModule*/ Chisel.UInt(OUTPUT, width=30, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_dptw_req_bits in class kvstore.CtrlModule*/ Chisel.UInt(OUTPUT, width=30, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_iptw_req_bits in class kvstore.CtrlModule*/ Chisel.UInt(OUTPUT, width=30, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_imem_finish_bits_payload_master_xact_id in class kvstore.CtrlModule*/ Chisel.UInt(OUTPUT, width=3, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_imem_finish_bits_header_dst in class kvstore.CtrlModule*/ Chisel.UInt(OUTPUT, width=2, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_imem_finish_bits_header_src in class kvstore.CtrlModule*/ Chisel.UInt(OUTPUT, width=2, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_imem_acquire_bits_payload_atomic_opcode in class kvstore.CtrlModule*/ Chisel.UInt(OUTPUT, width=4, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_imem_acquire_bits_payload_subword_addr in class kvstore.CtrlModule*/ Chisel.UInt(OUTPUT, width=3, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_imem_acquire_bits_payload_write_mask in class kvstore.CtrlModule*/ Chisel.UInt(OUTPUT, width=6, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_imem_acquire_bits_payload_a_type in class kvstore.CtrlModule*/ Chisel.UInt(OUTPUT, width=10, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_imem_acquire_bits_payload_data in class kvstore.CtrlModule*/ Chisel.UInt(OUTPUT, width=512, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_imem_acquire_bits_payload_client_xact_id in class kvstore.CtrlModule*/ Chisel.UInt(OUTPUT, width=3, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_imem_acquire_bits_payload_addr in class kvstore.CtrlModule*/ Chisel.UInt(OUTPUT, width=26, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_imem_acquire_bits_header_dst in class kvstore.CtrlModule*/ Chisel.UInt(OUTPUT, width=2, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_imem_acquire_bits_header_src in class kvstore.CtrlModule*/ Chisel.UInt(OUTPUT, width=2, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_busy in class kvstore.CtrlModule*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_sret in class kvstore.CtrlModule*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_invalidate in class kvstore.CtrlModule*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_status_s in class kvstore.CtrlModule*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_status_ps in class kvstore.CtrlModule*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_status_ei in class kvstore.CtrlModule*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_status_pei in class kvstore.CtrlModule*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_status_ef in class kvstore.CtrlModule*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_status_u64 in class kvstore.CtrlModule*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_status_s64 in class kvstore.CtrlModule*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_status_vm in class kvstore.CtrlModule*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_status_er in class kvstore.CtrlModule*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_status_zero in class kvstore.CtrlModule*/ Chisel.UInt(OUTPUT, width=7, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_status_im in class kvstore.CtrlModule*/ Chisel.UInt(OUTPUT, width=8, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_status_ip in class kvstore.CtrlModule*/ Chisel.UInt(OUTPUT, width=8, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_resp_bits_perm in class kvstore.CtrlModule*/ Chisel.UInt(OUTPUT, width=6, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_resp_bits_ppn in class kvstore.CtrlModule*/ Chisel.UInt(OUTPUT, width=19, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_resp_bits_error in class kvstore.CtrlModule*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_resp_valid in class kvstore.CtrlModule*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_req_ready in class kvstore.CtrlModule*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_req_bits_tag in class kvstore.CtrlModule*/ Chisel.UInt(OUTPUT, width=9, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_req_bits_data in class kvstore.CtrlModule*/ Chisel.UInt(OUTPUT, width=64, connect to 0 inputs: ()) IN class kvstore.CtrlModule in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_pptw_req_bits in class kvstore.KeyValueStore*/ Chisel.UInt(OUTPUT, width=30, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_dptw_req_bits in class kvstore.KeyValueStore*/ Chisel.UInt(OUTPUT, width=30, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_iptw_req_bits in class kvstore.KeyValueStore*/ Chisel.UInt(OUTPUT, width=30, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_imem_finish_bits_payload_master_xact_id in class kvstore.KeyValueStore*/ Chisel.UInt(OUTPUT, width=3, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_imem_finish_bits_header_dst in class kvstore.KeyValueStore*/ Chisel.UInt(OUTPUT, width=2, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_imem_finish_bits_header_src in class kvstore.KeyValueStore*/ Chisel.UInt(OUTPUT, width=2, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_imem_acquire_bits_payload_atomic_opcode in class kvstore.KeyValueStore*/ Chisel.UInt(OUTPUT, width=4, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_imem_acquire_bits_payload_subword_addr in class kvstore.KeyValueStore*/ Chisel.UInt(OUTPUT, width=3, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_imem_acquire_bits_payload_write_mask in class kvstore.KeyValueStore*/ Chisel.UInt(OUTPUT, width=6, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_imem_acquire_bits_payload_a_type in class kvstore.KeyValueStore*/ Chisel.UInt(OUTPUT, width=10, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_imem_acquire_bits_payload_data in class kvstore.KeyValueStore*/ Chisel.UInt(OUTPUT, width=512, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_imem_acquire_bits_payload_client_xact_id in class kvstore.KeyValueStore*/ Chisel.UInt(OUTPUT, width=3, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_imem_acquire_bits_payload_addr in class kvstore.KeyValueStore*/ Chisel.UInt(OUTPUT, width=26, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_imem_acquire_bits_header_dst in class kvstore.KeyValueStore*/ Chisel.UInt(OUTPUT, width=2, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_imem_acquire_bits_header_src in class kvstore.KeyValueStore*/ Chisel.UInt(OUTPUT, width=2, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_busy in class kvstore.KeyValueStore*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_sret in class kvstore.KeyValueStore*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_invalidate in class kvstore.KeyValueStore*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_status_s in class kvstore.KeyValueStore*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_status_ps in class kvstore.KeyValueStore*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_status_ei in class kvstore.KeyValueStore*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_status_pei in class kvstore.KeyValueStore*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_status_ef in class kvstore.KeyValueStore*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_status_u64 in class kvstore.KeyValueStore*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_status_s64 in class kvstore.KeyValueStore*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_status_vm in class kvstore.KeyValueStore*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_status_er in class kvstore.KeyValueStore*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_status_zero in class kvstore.KeyValueStore*/ Chisel.UInt(OUTPUT, width=7, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_status_im in class kvstore.KeyValueStore*/ Chisel.UInt(OUTPUT, width=8, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_status_ip in class kvstore.KeyValueStore*/ Chisel.UInt(OUTPUT, width=8, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_resp_bits_perm in class kvstore.KeyValueStore*/ Chisel.UInt(OUTPUT, width=6, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_resp_bits_ppn in class kvstore.KeyValueStore*/ Chisel.UInt(OUTPUT, width=19, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_resp_bits_error in class kvstore.KeyValueStore*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_resp_valid in class kvstore.KeyValueStore*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_ptw_req_ready in class kvstore.KeyValueStore*/ Chisel.Bool(OUTPUT, width=1, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_req_bits_tag in class kvstore.KeyValueStore*/ Chisel.UInt(OUTPUT, width=9, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[[33mwarn[0m] perftest.scala:245: UNCONNECTED /*io_rocc_mem_req_bits_data in class kvstore.KeyValueStore*/ Chisel.UInt(OUTPUT, width=64, connect to 0 inputs: ()) IN class kvstore.KeyValueStore in class kvstore.PerfTestMain$
[0m[[32msuccess[0m] [0mTotal time: 69 s, completed Dec 15, 2014 12:39:54 AM[0m
build/sram/vlsi_mem_gen build/vlsi/generated-src/KeyValueStore.VlsiConfig.conf \
		>> build/vlsi/generated-src/KeyValueStore.VlsiConfig.v
date > build/vlsi/generated-src/timestamp
make[1]: Leaving directory `/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore'
make[1]: Entering directory `/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore'
make -C build/vlsi/dc-syn SHELL=/bin/bash
make[2]: Entering directory `/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/dc-syn'
mkdir -p /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams
rm -f /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x24.pd.log /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x24.lef /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x24.lib /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x24.db
rm -rf /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x24.mw /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x24.pd.tmp
cd /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams && /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/ucbsc/ucbsc --pd /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/sram/sram1024x24.conf 2>&1 | tee /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x24.pd.log
Cache size                    : 3072
Block size                    : 3
Associativity                 : 1
Read only ports               : 1
Write only ports              : 1
Read write ports              : 0
Single ended read ports       : 0
Cache banks (UCA)             : 1
Technology                    : 0.032
Temperature                   : 350
Tag size                      : 42
cache type                    : Scratch RAM
Model as memory               : 0
Access mode                   : 0
Data array cell type          : 2
Data array peripheral type    : 2
Tag array cell type           : 2
Tag array peripheral type     : 2
Design objective (UCA wt)     : 0 0 50 0 50
Design objective (UCA dev)    : 50 1000 100 1000 1000
Design objective (NUCA wt)    : 0 0 0 0 100
Design objective (NUCA dev)   : 0 0 0 0 100
Cache model                   : 0
Nuca bank                     : 0
Wire inside mat               : 1
Wire outside mat              : 1
Interconnect projection       : 1
Wire signalling               : 0
Cores                         : 8
Print level                   : 1
ECC overhead                  : 1
Page size                     : 8192
Burst length                  : 8
Internal prefetch width       : 8
Force cache config            : 0

---------- CACTI version 6.5, Uniform Cache Access SRAM Model ----------

Cache Parameters:
    Total cache size (bytes): 3072
    Number of banks: 1
    Associativity: direct mapped
    Block size (bytes): 3
    Read/write Ports: 0
    Read ports: 1
    Write ports: 1
    Technology size (nm): 32

    Access time (ns): 0.364358
    Cycle time (ns):  0.359032
    Total dynamic read energy per access (nJ): 0.00118451
    Total leakage power of a bank (mW): 0.435189
    Total dynamic write energy per access (nJ): 0.000703007
    Cache height x width (mm): 0.0646407 x 0.215221

    Best Ndwl : 2
    Best Ndbl : 2
    Best Nspd : 16
    Best Ndcm : 32
    Best Ndsam L1 : 1
    Best Ndsam L2 : 1

    Data array, H-tree wire type: Delay optimized global wires

Time Components:

  Data side (with Output driver) (ns): 0.364358
	H-tree input delay (ns): 0
	Decoder + wordline delay (ns): 0.209914
	Bitline delay (ns): 0.0799334
	Sense Amplifier delay (ns): 0.00325135
	H-tree output delay (ns): 0.0712583


Power Components:

  Data array: Total dynamic read energy/access  (nJ): 0.00118451
	Total leakage read/write power of a bank (mW): 0.435189
	Total energy in H-tree (that includes both address and data transfer) (nJ): 0
	Output Htree Energy (nJ): 0
	Decoder (nJ): 2.17385e-05
	Wordline (nJ): 7.17757e-05
	Bitline mux & associated drivers (nJ): 3.47749e-06
	Sense amp mux & associated drivers (nJ): 0
	Bitlines (nJ): 0.000533999
	Sense amplifier energy (nJ): 9.69481e-06
	Sub-array output driver (nJ): 0.000181006


Area Components:

  Data array: Area (mm2): 0.0139121
	Height (mm): 0.0646407
	Width (mm): 0.215221
	Area efficiency (Memory cell area/Total area) - 54.1157 %
		MAT Height (mm): 0.0646407
		MAT Length (mm): 0.215221
		Subarray Height (mm): 0.0226181
		Subarray Length (mm): 0.0964962

Wire Properties:

  Delay Optimal
	Repeater size - 122.371 
	Repeater spacing - 0.186362 (mm) 
	Delay - 0.130706 (ns/mm) 
	PowerD - 0.000183134 (nJ/mm) 
	PowerL - 0.00443502 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  5% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  10% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  20% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  30% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  Low-swing wire (1 mm) - Note: Unlike repeated wires, 
	delay and power values of low-swing wires do not
	have a linear relationship with length. 
	delay - 0.130458 (ns) 
	powerD - 7.29923e-07 (nJ) 
	PowerL - 3.01137e-08 (mW)
	Wire width - 1.28e-07 microns
	Wire spacing - 1.28e-07 microns


Connection to IPC server failed.
Starting IPC Server. (Port = 1925)
IPC Server started successfully.
Using display unix:50
                  Milkyway(TM)
  Version G-2012.06 for RHEL64 -- May 24, 2012
                                                  

Linux 3.2.0-4-amd64 #1 SMP Debian 3.2.63-2+deb7u2 x86_64

Host: icluster13.EECS.Berkeley.EDU (AMD.64)

Copyright (C) 1991-2012 Synopsys, Inc. All rights reserved.
Your use of this program is subject to the terms and conditions of
a written license agreement between you, or your company, and Synopsys.
Use the Tcl command "help about" for additional information about
certain restrictions on your use of this software and its inputs and outputs.
Install Path: /home/ff/cs250/tools/synopsys/mw/current

Starting a non page replacement mode Milkyway db session... 

Loading /home/ff/cs250/tools/synopsys/mw/current/etc/scheme/.avntrc
#t
 Info: loading setup file(s)
Info: sourcing installation .synopsys_milkyway.tcl
Info: sourced /home/ff/cs250/tools/synopsys/mw/current/etc/auxx/tcllib/astro/milkyway.tbc
Open library "/home/ff/cs250/fa10/stdcells/synopsys-32nm/vendor/lib/sram/milkyway/SRAM32NM" successfully.
Change index of default color [magenta] from [51] to [55]
Unable to set dimmed layer "10" line style to "none_@_Dim_@_"
Technology data dumped to sram1024x24.tempTech completely.
All libraries closed successfully.
Start to load technology file sram1024x24.tempTech.
Warning: Layer 'M4' has rounded fat table thresholds '(0, 0.151, 0.301, 1.501, 3)'. (line 767) (TFCHK-055)
Warning: DesignRule is defined with non-consecutive layers 'VIA1' and 'VIA1'. (line 2909) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA2' and 'VIA2'. (line 2926) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA3' and 'VIA3'. (line 2943) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA4' and 'VIA4'. (line 2960) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA5' and 'VIA5'. (line 2977) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA6' and 'VIA6'. (line 2994) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA7' and 'VIA7'. (line 3011) (TFCHK-080)
Warning: Layer 'M1' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.13 or 0.105. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.164 or 0.139. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M5' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M6' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M7' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M8' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.179 or 0.164. (TFCHK-049)
Warning: Layer 'M9' has a pitch 2.432 that does not match the recommended wire-to-via pitch 1.74. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the recommended wire-to-via pitch 4.5. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the doubled pitch 2.432 or tripled pitch 3.648. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file sram1024x24.tempTech has been loaded successfully.

	>>>>>>> MILKYWAY LEF IN <<<<<<<

>>> Read Cell LEF File "/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x24.pd.tmp/sram1024x24.lef" ... 



Starting to read LEF file ...
Re-mark cell sram1024x24's type as MacroCell.


Calling LEF IN API exit handler ...
 Done


Read LEF completed.


Extracting blockage/pin ... 

------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
Marking EEQ ports in each cell.
------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
       Processing cell [sram1024x24_1456.CEL] ...
(Macro Instance Object Layer) .....................
Metal[5] pin access processing ...
Acc-edge scanBox: [0, 0] - [214016, 4864]
Acc-edge metal scanBox: [11856, 0] - [202312, 4864]
Acc-edge scanBox: [209152, 0] - [214016, 64448]
Acc-edge metal scanBox: [209152, 23560] - [214016, 56544]
Acc-edge scanBox: [0, 59584] - [214016, 64448]
Acc-edge metal scanBox: [5195, 59584] - [9915, 64448]
Acc-edge scanBox: [0, 0] - [4864, 64448]
Acc-edge metal scanBox: [0, 16112] - [4864, 56544]
Metal[4] pin access processing ...
Acc-edge scanBox: [0, 0] - [214016, 7960]
Acc-edge metal scanBox: [11856, 0] - [202312, 7960]
Acc-edge scanBox: [206056, 0] - [214016, 64448]
Acc-edge metal scanBox: [206056, 23560] - [214016, 56544]
Acc-edge scanBox: [0, 56488] - [214016, 64448]
Acc-edge metal scanBox: [0, 56392] - [214016, 64448]
Acc-edge scanBox: [0, 0] - [7960, 64448]
Acc-edge metal scanBox: [0, 16112] - [7960, 56544]
Metal[3] pin access processing ...
Acc-edge scanBox: [0, 0] - [214016, 2432]
Acc-edge metal scanBox: [11856, 0] - [202312, 2432]
Acc-edge scanBox: [211584, 0] - [214016, 64448]
Acc-edge metal scanBox: [211584, 23560] - [214016, 56544]
Acc-edge scanBox: [0, 62016] - [214016, 64448]
Acc-edge metal scanBox: [5195, 62016] - [9915, 64448]
Acc-edge scanBox: [0, 0] - [2432, 64448]
Acc-edge metal scanBox: [0, 16112] - [2432, 56544]
Metal[2] pin access processing ...
Acc-edge scanBox: [0, 0] - [214016, 1216]
Acc-edge metal scanBox: [11856, 0] - [202312, 1216]
Acc-edge scanBox: [212800, 0] - [214016, 64448]
Acc-edge metal scanBox: [212800, 23560] - [214016, 56544]
Acc-edge scanBox: [0, 63232] - [214016, 64448]
Acc-edge metal scanBox: [5195, 62448] - [9915, 64448]
Acc-edge scanBox: [0, 0] - [1216, 64448]
Acc-edge metal scanBox: [0, 16112] - [1216, 56544]
Made macro sram1024x24.

Load Library settings...
WARNING : This is not a standard cell library.
Skip setting PR boundary & defining wire track.

Maximum memory usage for this session:    52.29 MB
CPU usage for this session: 0 seconds
Kill NullXServer PID = 1482
Thank you for using Milkyway
Exit AMonitor!
Exit AServer!

                           DesignWare (R)
                        Library Compiler (TM)

          Version G-2012.06-SP3 for RHEL64 -- Oct 23, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
read_lib sram1024x24.lib
Reading '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x24.pd.tmp/sram1024x24.lib' ...
Warning: Line 97, Cell 'sram1024x24', pin 'OEB1', The pin 'OEB1' does not have a internal_power group. (LBDB-607)
Warning: Line 117, Cell 'sram1024x24', pin 'CSB1', The pin 'CSB1' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram1024x24', pin 'A1[9]', The pin 'A1[9]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram1024x24', pin 'A1[8]', The pin 'A1[8]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram1024x24', pin 'A1[7]', The pin 'A1[7]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram1024x24', pin 'A1[6]', The pin 'A1[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram1024x24', pin 'A1[5]', The pin 'A1[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram1024x24', pin 'A1[4]', The pin 'A1[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram1024x24', pin 'A1[3]', The pin 'A1[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram1024x24', pin 'A1[2]', The pin 'A1[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram1024x24', pin 'A1[1]', The pin 'A1[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram1024x24', pin 'A1[0]', The pin 'A1[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[23]', The pin 'O1[23]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[22]', The pin 'O1[22]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[21]', The pin 'O1[21]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[20]', The pin 'O1[20]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[19]', The pin 'O1[19]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[18]', The pin 'O1[18]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[17]', The pin 'O1[17]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[16]', The pin 'O1[16]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[15]', The pin 'O1[15]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[14]', The pin 'O1[14]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[13]', The pin 'O1[13]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[12]', The pin 'O1[12]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[11]', The pin 'O1[11]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[10]', The pin 'O1[10]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[9]', The pin 'O1[9]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[8]', The pin 'O1[8]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[7]', The pin 'O1[7]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[6]', The pin 'O1[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[5]', The pin 'O1[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[4]', The pin 'O1[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[3]', The pin 'O1[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[2]', The pin 'O1[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[1]', The pin 'O1[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[0]', The pin 'O1[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 192, Cell 'sram1024x24', pin 'WEB2', The pin 'WEB2' does not have a internal_power group. (LBDB-607)
Warning: Line 212, Cell 'sram1024x24', pin 'CSB2', The pin 'CSB2' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram1024x24', pin 'A2[9]', The pin 'A2[9]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram1024x24', pin 'A2[8]', The pin 'A2[8]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram1024x24', pin 'A2[7]', The pin 'A2[7]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram1024x24', pin 'A2[6]', The pin 'A2[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram1024x24', pin 'A2[5]', The pin 'A2[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram1024x24', pin 'A2[4]', The pin 'A2[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram1024x24', pin 'A2[3]', The pin 'A2[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram1024x24', pin 'A2[2]', The pin 'A2[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram1024x24', pin 'A2[1]', The pin 'A2[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram1024x24', pin 'A2[0]', The pin 'A2[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x24', pin 'I2[23]', The pin 'I2[23]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x24', pin 'I2[22]', The pin 'I2[22]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x24', pin 'I2[21]', The pin 'I2[21]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x24', pin 'I2[20]', The pin 'I2[20]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x24', pin 'I2[19]', The pin 'I2[19]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x24', pin 'I2[18]', The pin 'I2[18]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x24', pin 'I2[17]', The pin 'I2[17]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x24', pin 'I2[16]', The pin 'I2[16]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x24', pin 'I2[15]', The pin 'I2[15]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x24', pin 'I2[14]', The pin 'I2[14]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x24', pin 'I2[13]', The pin 'I2[13]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x24', pin 'I2[12]', The pin 'I2[12]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x24', pin 'I2[11]', The pin 'I2[11]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x24', pin 'I2[10]', The pin 'I2[10]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x24', pin 'I2[9]', The pin 'I2[9]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x24', pin 'I2[8]', The pin 'I2[8]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x24', pin 'I2[7]', The pin 'I2[7]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x24', pin 'I2[6]', The pin 'I2[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x24', pin 'I2[5]', The pin 'I2[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x24', pin 'I2[4]', The pin 'I2[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x24', pin 'I2[3]', The pin 'I2[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x24', pin 'I2[2]', The pin 'I2[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x24', pin 'I2[1]', The pin 'I2[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x24', pin 'I2[0]', The pin 'I2[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[23]', The 'O1[23]' Pin/bus on the 'sram1024x24' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[22]', The 'O1[22]' Pin/bus on the 'sram1024x24' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[21]', The 'O1[21]' Pin/bus on the 'sram1024x24' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[20]', The 'O1[20]' Pin/bus on the 'sram1024x24' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[19]', The 'O1[19]' Pin/bus on the 'sram1024x24' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[18]', The 'O1[18]' Pin/bus on the 'sram1024x24' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[17]', The 'O1[17]' Pin/bus on the 'sram1024x24' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[16]', The 'O1[16]' Pin/bus on the 'sram1024x24' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[15]', The 'O1[15]' Pin/bus on the 'sram1024x24' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[14]', The 'O1[14]' Pin/bus on the 'sram1024x24' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[13]', The 'O1[13]' Pin/bus on the 'sram1024x24' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[12]', The 'O1[12]' Pin/bus on the 'sram1024x24' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[11]', The 'O1[11]' Pin/bus on the 'sram1024x24' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[10]', The 'O1[10]' Pin/bus on the 'sram1024x24' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[9]', The 'O1[9]' Pin/bus on the 'sram1024x24' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[8]', The 'O1[8]' Pin/bus on the 'sram1024x24' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[7]', The 'O1[7]' Pin/bus on the 'sram1024x24' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[6]', The 'O1[6]' Pin/bus on the 'sram1024x24' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[5]', The 'O1[5]' Pin/bus on the 'sram1024x24' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[4]', The 'O1[4]' Pin/bus on the 'sram1024x24' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[3]', The 'O1[3]' Pin/bus on the 'sram1024x24' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[2]', The 'O1[2]' Pin/bus on the 'sram1024x24' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[1]', The 'O1[1]' Pin/bus on the 'sram1024x24' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x24', pin 'O1[0]', The 'O1[0]' Pin/bus on the 'sram1024x24' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 66, Cell 'sram1024x24', Failed to recognize the functionality of cell 'sram1024x24'. (LIBG-10)
Warning: Line 57, The 'default_intrinsic_fall' attribute is not specified. Using 1.00. (LBDB-172)
Warning: Line 57, The 'default_inout_pin_fall_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_intrinsic_rise' attribute is not specified. Using 1.00. (LBDB-172)
Warning: Line 57, The 'default_slope_rise' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_output_pin_fall_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_slope_fall' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_inout_pin_rise_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_output_pin_rise_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_cell_leakage_power' attribute is not specified. Using 0.00. (LBDB-172)
Technology library 'sram1024x24' read successfully
1
write_lib sram1024x24 -output sram1024x24.db
Wrote the 'sram1024x24' library to '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x24.pd.tmp/sram1024x24.db' successfully.
1
exit

Thank you...

GENERATING /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/sram/sram1024x24.conf
UCB_VLSI_HOME=/home/ff/cs250
UCB_STDCELLS=synopsys-32nm/multi_vt

Cell Width:  214.016000
Cell Height: 64.448000
Cell Area:   13792.903168
mkdir -p /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams
rm -f /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x8.pd.log /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x8.lef /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x8.lib /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x8.db
rm -rf /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x8.mw /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x8.pd.tmp
cd /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams && /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/ucbsc/ucbsc --pd /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/sram/sram1024x8.conf 2>&1 | tee /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x8.pd.log
Cache size                    : 1024
Block size                    : 1
Associativity                 : 1
Read only ports               : 1
Write only ports              : 1
Read write ports              : 0
Single ended read ports       : 0
Cache banks (UCA)             : 1
Technology                    : 0.032
Temperature                   : 350
Tag size                      : 42
cache type                    : Scratch RAM
Model as memory               : 0
Access mode                   : 0
Data array cell type          : 2
Data array peripheral type    : 2
Tag array cell type           : 2
Tag array peripheral type     : 2
Design objective (UCA wt)     : 0 0 50 0 50
Design objective (UCA dev)    : 50 1000 100 1000 1000
Design objective (NUCA wt)    : 0 0 0 0 100
Design objective (NUCA dev)   : 0 0 0 0 100
Cache model                   : 0
Nuca bank                     : 0
Wire inside mat               : 1
Wire outside mat              : 1
Interconnect projection       : 1
Wire signalling               : 0
Cores                         : 8
Print level                   : 1
ECC overhead                  : 1
Page size                     : 8192
Burst length                  : 8
Internal prefetch width       : 8
Force cache config            : 0

---------- CACTI version 6.5, Uniform Cache Access SRAM Model ----------

Cache Parameters:
    Total cache size (bytes): 1024
    Number of banks: 1
    Associativity: direct mapped
    Block size (bytes): 1
    Read/write Ports: 0
    Read ports: 1
    Write ports: 1
    Technology size (nm): 32

    Access time (ns): 0.351665
    Cycle time (ns):  0.309947
    Total dynamic read energy per access (nJ): 0.000407356
    Total leakage power of a bank (mW): 0.156278
    Total dynamic write energy per access (nJ): 0.000246856
    Cache height x width (mm): 0.0623367 x 0.0730501

    Best Ndwl : 1
    Best Ndbl : 2
    Best Nspd : 16
    Best Ndcm : 32
    Best Ndsam L1 : 1
    Best Ndsam L2 : 1

    Data array, H-tree wire type: Delay optimized global wires

Time Components:

  Data side (with Output driver) (ns): 0.351665
	H-tree input delay (ns): 0
	Decoder + wordline delay (ns): 0.201103
	Bitline delay (ns): 0.076052
	Sense Amplifier delay (ns): 0.00325135
	H-tree output delay (ns): 0.0712583


Power Components:

  Data array: Total dynamic read energy/access  (nJ): 0.000407356
	Total leakage read/write power of a bank (mW): 0.156278
	Total energy in H-tree (that includes both address and data transfer) (nJ): 0
	Output Htree Energy (nJ): 0
	Decoder (nJ): 9.21571e-06
	Wordline (nJ): 2.54814e-05
	Bitline mux & associated drivers (nJ): 3.47749e-06
	Sense amp mux & associated drivers (nJ): 0
	Bitlines (nJ): 0.000178
	Sense amplifier energy (nJ): 3.2316e-06
	Sub-array output driver (nJ): 6.03354e-05


Area Components:

  Data array: Area (mm2): 0.00455371
	Height (mm): 0.0623367
	Width (mm): 0.0730501
	Area efficiency (Memory cell area/Total area) - 55.1097 %
		MAT Height (mm): 0.0623367
		MAT Length (mm): 0.0730501
		Subarray Height (mm): 0.0226181
		Subarray Length (mm): 0.0643308

Wire Properties:

  Delay Optimal
	Repeater size - 122.371 
	Repeater spacing - 0.186362 (mm) 
	Delay - 0.130706 (ns/mm) 
	PowerD - 0.000183134 (nJ/mm) 
	PowerL - 0.00443502 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  5% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  10% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  20% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  30% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  Low-swing wire (1 mm) - Note: Unlike repeated wires, 
	delay and power values of low-swing wires do not
	have a linear relationship with length. 
	delay - 0.130458 (ns) 
	powerD - 7.29923e-07 (nJ) 
	PowerL - 3.01137e-08 (mW)
	Wire width - 1.28e-07 microns
	Wire spacing - 1.28e-07 microns


Connection to IPC server failed.
Starting IPC Server. (Port = 1925)
IPC Server started successfully.
Using display unix:50
                  Milkyway(TM)
  Version G-2012.06 for RHEL64 -- May 24, 2012
                                                  

Linux 3.2.0-4-amd64 #1 SMP Debian 3.2.63-2+deb7u2 x86_64

Host: icluster13.EECS.Berkeley.EDU (AMD.64)

Copyright (C) 1991-2012 Synopsys, Inc. All rights reserved.
Your use of this program is subject to the terms and conditions of
a written license agreement between you, or your company, and Synopsys.
Use the Tcl command "help about" for additional information about
certain restrictions on your use of this software and its inputs and outputs.
Install Path: /home/ff/cs250/tools/synopsys/mw/current

Starting a non page replacement mode Milkyway db session... 

Loading /home/ff/cs250/tools/synopsys/mw/current/etc/scheme/.avntrc
#t
 Info: loading setup file(s)
Info: sourcing installation .synopsys_milkyway.tcl
Info: sourced /home/ff/cs250/tools/synopsys/mw/current/etc/auxx/tcllib/astro/milkyway.tbc
Open library "/home/ff/cs250/fa10/stdcells/synopsys-32nm/vendor/lib/sram/milkyway/SRAM32NM" successfully.
Change index of default color [magenta] from [51] to [55]
Unable to set dimmed layer "10" line style to "none_@_Dim_@_"
Technology data dumped to sram1024x8.tempTech completely.
All libraries closed successfully.
Start to load technology file sram1024x8.tempTech.
Warning: Layer 'M4' has rounded fat table thresholds '(0, 0.151, 0.301, 1.501, 3)'. (line 767) (TFCHK-055)
Warning: DesignRule is defined with non-consecutive layers 'VIA1' and 'VIA1'. (line 2909) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA2' and 'VIA2'. (line 2926) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA3' and 'VIA3'. (line 2943) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA4' and 'VIA4'. (line 2960) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA5' and 'VIA5'. (line 2977) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA6' and 'VIA6'. (line 2994) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA7' and 'VIA7'. (line 3011) (TFCHK-080)
Warning: Layer 'M1' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.13 or 0.105. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.164 or 0.139. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M5' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M6' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M7' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M8' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.179 or 0.164. (TFCHK-049)
Warning: Layer 'M9' has a pitch 2.432 that does not match the recommended wire-to-via pitch 1.74. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the recommended wire-to-via pitch 4.5. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the doubled pitch 2.432 or tripled pitch 3.648. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file sram1024x8.tempTech has been loaded successfully.

	>>>>>>> MILKYWAY LEF IN <<<<<<<

>>> Read Cell LEF File "/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x8.pd.tmp/sram1024x8.lef" ... 



Starting to read LEF file ...
Re-mark cell sram1024x8's type as MacroCell.


Calling LEF IN API exit handler ...
 Done


Read LEF completed.


Extracting blockage/pin ... 

------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
Marking EEQ ports in each cell.
------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
       Processing cell [sram1024x8_1536.CEL] ...
(Macro Instance Object Layer) .....................
Metal[5] pin access processing ...
Acc-edge scanBox: [0, 0] - [72960, 4864]
Acc-edge metal scanBox: [9120, 0] - [63992, 4864]
Acc-edge scanBox: [68096, 0] - [72960, 62016]
Acc-edge metal scanBox: [68096, 21432] - [72960, 54416]
Acc-edge scanBox: [0, 57152] - [72960, 62016]
Acc-edge metal scanBox: [5195, 57152] - [9915, 62016]
Acc-edge scanBox: [0, 0] - [4864, 62016]
Acc-edge metal scanBox: [0, 15504] - [4864, 54416]
Metal[4] pin access processing ...
Acc-edge scanBox: [0, 0] - [72960, 7656]
Acc-edge metal scanBox: [9120, 0] - [63992, 7656]
Acc-edge scanBox: [65304, 0] - [72960, 62016]
Acc-edge metal scanBox: [65304, 21432] - [72960, 54416]
Acc-edge scanBox: [0, 54360] - [72960, 62016]
Acc-edge metal scanBox: [0, 54264] - [72960, 62016]
Acc-edge scanBox: [0, 0] - [7656, 62016]
Acc-edge metal scanBox: [0, 15504] - [7656, 54416]
Metal[3] pin access processing ...
Acc-edge scanBox: [0, 0] - [72960, 2432]
Acc-edge metal scanBox: [9120, 0] - [63992, 2432]
Acc-edge scanBox: [70528, 0] - [72960, 62016]
Acc-edge metal scanBox: [70528, 21432] - [72960, 54416]
Acc-edge scanBox: [0, 59584] - [72960, 62016]
Acc-edge metal scanBox: [5195, 59584] - [9915, 62016]
Acc-edge scanBox: [0, 0] - [2432, 62016]
Acc-edge metal scanBox: [0, 15504] - [2432, 54416]
Metal[2] pin access processing ...
Acc-edge scanBox: [0, 0] - [72960, 1216]
Acc-edge metal scanBox: [9120, 0] - [63992, 1216]
Acc-edge scanBox: [71744, 0] - [72960, 62016]
Acc-edge metal scanBox: [71744, 21432] - [72960, 54416]
Acc-edge scanBox: [0, 60800] - [72960, 62016]
Acc-edge metal scanBox: [5195, 60016] - [9915, 62016]
Acc-edge scanBox: [0, 0] - [1216, 62016]
Acc-edge metal scanBox: [0, 15504] - [1216, 54416]
Made macro sram1024x8.

Load Library settings...
WARNING : This is not a standard cell library.
Skip setting PR boundary & defining wire track.

Maximum memory usage for this session:    52.08 MB
CPU usage for this session: 0 seconds
Kill NullXServer PID = 1542
Thank you for using Milkyway
Exit AMonitor!
Exit AServer!

                           DesignWare (R)
                        Library Compiler (TM)

          Version G-2012.06-SP3 for RHEL64 -- Oct 23, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
read_lib sram1024x8.lib
Reading '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x8.pd.tmp/sram1024x8.lib' ...
Warning: Line 97, Cell 'sram1024x8', pin 'OEB1', The pin 'OEB1' does not have a internal_power group. (LBDB-607)
Warning: Line 117, Cell 'sram1024x8', pin 'CSB1', The pin 'CSB1' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram1024x8', pin 'A1[9]', The pin 'A1[9]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram1024x8', pin 'A1[8]', The pin 'A1[8]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram1024x8', pin 'A1[7]', The pin 'A1[7]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram1024x8', pin 'A1[6]', The pin 'A1[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram1024x8', pin 'A1[5]', The pin 'A1[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram1024x8', pin 'A1[4]', The pin 'A1[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram1024x8', pin 'A1[3]', The pin 'A1[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram1024x8', pin 'A1[2]', The pin 'A1[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram1024x8', pin 'A1[1]', The pin 'A1[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram1024x8', pin 'A1[0]', The pin 'A1[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x8', pin 'O1[7]', The pin 'O1[7]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x8', pin 'O1[6]', The pin 'O1[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x8', pin 'O1[5]', The pin 'O1[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x8', pin 'O1[4]', The pin 'O1[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x8', pin 'O1[3]', The pin 'O1[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x8', pin 'O1[2]', The pin 'O1[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x8', pin 'O1[1]', The pin 'O1[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x8', pin 'O1[0]', The pin 'O1[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 192, Cell 'sram1024x8', pin 'WEB2', The pin 'WEB2' does not have a internal_power group. (LBDB-607)
Warning: Line 212, Cell 'sram1024x8', pin 'CSB2', The pin 'CSB2' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram1024x8', pin 'A2[9]', The pin 'A2[9]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram1024x8', pin 'A2[8]', The pin 'A2[8]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram1024x8', pin 'A2[7]', The pin 'A2[7]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram1024x8', pin 'A2[6]', The pin 'A2[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram1024x8', pin 'A2[5]', The pin 'A2[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram1024x8', pin 'A2[4]', The pin 'A2[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram1024x8', pin 'A2[3]', The pin 'A2[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram1024x8', pin 'A2[2]', The pin 'A2[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram1024x8', pin 'A2[1]', The pin 'A2[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram1024x8', pin 'A2[0]', The pin 'A2[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x8', pin 'I2[7]', The pin 'I2[7]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x8', pin 'I2[6]', The pin 'I2[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x8', pin 'I2[5]', The pin 'I2[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x8', pin 'I2[4]', The pin 'I2[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x8', pin 'I2[3]', The pin 'I2[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x8', pin 'I2[2]', The pin 'I2[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x8', pin 'I2[1]', The pin 'I2[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram1024x8', pin 'I2[0]', The pin 'I2[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram1024x8', pin 'O1[7]', The 'O1[7]' Pin/bus on the 'sram1024x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x8', pin 'O1[6]', The 'O1[6]' Pin/bus on the 'sram1024x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x8', pin 'O1[5]', The 'O1[5]' Pin/bus on the 'sram1024x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x8', pin 'O1[4]', The 'O1[4]' Pin/bus on the 'sram1024x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x8', pin 'O1[3]', The 'O1[3]' Pin/bus on the 'sram1024x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x8', pin 'O1[2]', The 'O1[2]' Pin/bus on the 'sram1024x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x8', pin 'O1[1]', The 'O1[1]' Pin/bus on the 'sram1024x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram1024x8', pin 'O1[0]', The 'O1[0]' Pin/bus on the 'sram1024x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 66, Cell 'sram1024x8', Failed to recognize the functionality of cell 'sram1024x8'. (LIBG-10)
Warning: Line 57, The 'default_intrinsic_fall' attribute is not specified. Using 1.00. (LBDB-172)
Warning: Line 57, The 'default_inout_pin_fall_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_intrinsic_rise' attribute is not specified. Using 1.00. (LBDB-172)
Warning: Line 57, The 'default_slope_rise' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_output_pin_fall_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_slope_fall' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_inout_pin_rise_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_output_pin_rise_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_cell_leakage_power' attribute is not specified. Using 0.00. (LBDB-172)
Technology library 'sram1024x8' read successfully
1
write_lib sram1024x8 -output sram1024x8.db
Wrote the 'sram1024x8' library to '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x8.pd.tmp/sram1024x8.db' successfully.
1
exit

Thank you...

GENERATING /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/sram/sram1024x8.conf
UCB_VLSI_HOME=/home/ff/cs250
UCB_STDCELLS=synopsys-32nm/multi_vt

Cell Width:  72.960000
Cell Height: 62.016000
Cell Area:   4524.687360
mkdir -p /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams
rm -f /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x16.pd.log /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x16.lef /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x16.lib /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x16.db
rm -rf /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x16.mw /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x16.pd.tmp
cd /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams && /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/ucbsc/ucbsc --pd /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/sram/sram128x16.conf 2>&1 | tee /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x16.pd.log
Cache size                    : 256
Block size                    : 2
Associativity                 : 1
Read only ports               : 1
Write only ports              : 1
Read write ports              : 0
Single ended read ports       : 0
Cache banks (UCA)             : 1
Technology                    : 0.032
Temperature                   : 350
Tag size                      : 42
cache type                    : Scratch RAM
Model as memory               : 0
Access mode                   : 0
Data array cell type          : 2
Data array peripheral type    : 2
Tag array cell type           : 2
Tag array peripheral type     : 2
Design objective (UCA wt)     : 0 0 50 0 50
Design objective (UCA dev)    : 50 1000 100 1000 1000
Design objective (NUCA wt)    : 0 0 0 0 100
Design objective (NUCA dev)   : 0 0 0 0 100
Cache model                   : 0
Nuca bank                     : 0
Wire inside mat               : 1
Wire outside mat              : 1
Interconnect projection       : 1
Wire signalling               : 0
Cores                         : 8
Print level                   : 1
ECC overhead                  : 1
Page size                     : 8192
Burst length                  : 8
Internal prefetch width       : 8
Force cache config            : 0

---------- CACTI version 6.5, Uniform Cache Access SRAM Model ----------

Cache Parameters:
    Total cache size (bytes): 256
    Number of banks: 1
    Associativity: direct mapped
    Block size (bytes): 2
    Read/write Ports: 0
    Read ports: 1
    Write ports: 1
    Technology size (nm): 32

    Access time (ns): 0.280164
    Cycle time (ns):  0.228751
    Total dynamic read energy per access (nJ): 0.000235285
    Total leakage power of a bank (mW): 0.0431687
    Total dynamic write energy per access (nJ): 0.000201696
    Cache height x width (mm): 0.0405631 x 0.0374968

    Best Ndwl : 1
    Best Ndbl : 2
    Best Nspd : 4
    Best Ndcm : 8
    Best Ndsam L1 : 1
    Best Ndsam L2 : 1

    Data array, H-tree wire type: Delay optimized global wires

Time Components:

  Data side (with Output driver) (ns): 0.280164
	H-tree input delay (ns): 0
	Decoder + wordline delay (ns): 0.158035
	Bitline delay (ns): 0.0488803
	Sense Amplifier delay (ns): 0.00325135
	H-tree output delay (ns): 0.0699973


Power Components:

  Data array: Total dynamic read energy/access  (nJ): 0.000235285
	Total leakage read/write power of a bank (mW): 0.0431687
	Total energy in H-tree (that includes both address and data transfer) (nJ): 0
	Output Htree Energy (nJ): 0
	Decoder (nJ): 5.3313e-06
	Wordline (nJ): 1.39191e-05
	Bitline mux & associated drivers (nJ): 1.08082e-05
	Sense amp mux & associated drivers (nJ): 0
	Bitlines (nJ): 4.91271e-05
	Sense amplifier energy (nJ): 6.46321e-06
	Sub-array output driver (nJ): 8.48111e-05


Area Components:

  Data array: Area (mm2): 0.00152099
	Height (mm): 0.0405631
	Width (mm): 0.0374968
	Area efficiency (Memory cell area/Total area) - 41.2484 %
		MAT Height (mm): 0.0405631
		MAT Length (mm): 0.0374968
		Subarray Height (mm): 0.0113091
		Subarray Length (mm): 0.0321654

Wire Properties:

  Delay Optimal
	Repeater size - 122.371 
	Repeater spacing - 0.186362 (mm) 
	Delay - 0.130706 (ns/mm) 
	PowerD - 0.000183134 (nJ/mm) 
	PowerL - 0.00443502 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  5% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  10% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  20% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  30% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  Low-swing wire (1 mm) - Note: Unlike repeated wires, 
	delay and power values of low-swing wires do not
	have a linear relationship with length. 
	delay - 0.130458 (ns) 
	powerD - 7.29923e-07 (nJ) 
	PowerL - 3.01137e-08 (mW)
	Wire width - 1.28e-07 microns
	Wire spacing - 1.28e-07 microns


Connection to IPC server failed.
Starting IPC Server. (Port = 1925)
IPC Server started successfully.
Using display unix:50
                  Milkyway(TM)
  Version G-2012.06 for RHEL64 -- May 24, 2012
                                                  

Linux 3.2.0-4-amd64 #1 SMP Debian 3.2.63-2+deb7u2 x86_64

Host: icluster13.EECS.Berkeley.EDU (AMD.64)

Copyright (C) 1991-2012 Synopsys, Inc. All rights reserved.
Your use of this program is subject to the terms and conditions of
a written license agreement between you, or your company, and Synopsys.
Use the Tcl command "help about" for additional information about
certain restrictions on your use of this software and its inputs and outputs.
Install Path: /home/ff/cs250/tools/synopsys/mw/current

Starting a non page replacement mode Milkyway db session... 

Loading /home/ff/cs250/tools/synopsys/mw/current/etc/scheme/.avntrc
#t
 Info: loading setup file(s)
Info: sourcing installation .synopsys_milkyway.tcl
Info: sourced /home/ff/cs250/tools/synopsys/mw/current/etc/auxx/tcllib/astro/milkyway.tbc
Open library "/home/ff/cs250/fa10/stdcells/synopsys-32nm/vendor/lib/sram/milkyway/SRAM32NM" successfully.
Change index of default color [magenta] from [51] to [55]
Unable to set dimmed layer "10" line style to "none_@_Dim_@_"
Technology data dumped to sram128x16.tempTech completely.
All libraries closed successfully.
Start to load technology file sram128x16.tempTech.
Warning: Layer 'M4' has rounded fat table thresholds '(0, 0.151, 0.301, 1.501, 3)'. (line 767) (TFCHK-055)
Warning: DesignRule is defined with non-consecutive layers 'VIA1' and 'VIA1'. (line 2909) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA2' and 'VIA2'. (line 2926) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA3' and 'VIA3'. (line 2943) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA4' and 'VIA4'. (line 2960) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA5' and 'VIA5'. (line 2977) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA6' and 'VIA6'. (line 2994) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA7' and 'VIA7'. (line 3011) (TFCHK-080)
Warning: Layer 'M1' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.13 or 0.105. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.164 or 0.139. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M5' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M6' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M7' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M8' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.179 or 0.164. (TFCHK-049)
Warning: Layer 'M9' has a pitch 2.432 that does not match the recommended wire-to-via pitch 1.74. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the recommended wire-to-via pitch 4.5. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the doubled pitch 2.432 or tripled pitch 3.648. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file sram128x16.tempTech has been loaded successfully.

	>>>>>>> MILKYWAY LEF IN <<<<<<<

>>> Read Cell LEF File "/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x16.pd.tmp/sram128x16.lef" ... 



Starting to read LEF file ...
Re-mark cell sram128x16's type as MacroCell.


Calling LEF IN API exit handler ...
 Done


Read LEF completed.


Extracting blockage/pin ... 

------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
Marking EEQ ports in each cell.
------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
       Processing cell [sram128x16_1591.CEL] ...
(Macro Instance Object Layer) .....................
Metal[5] pin access processing ...
Acc-edge scanBox: [0, 0] - [36480, 4864]
Acc-edge metal scanBox: [5472, 0] - [31160, 4864]
Acc-edge scanBox: [31616, 0] - [36480, 40128]
Acc-edge metal scanBox: [31616, 13224] - [36480, 35264]
Acc-edge scanBox: [0, 35264] - [36480, 40128]
Acc-edge metal scanBox: [0, 35112] - [36480, 40128]
Acc-edge scanBox: [0, 0] - [4864, 40128]
Acc-edge metal scanBox: [0, 10032] - [4864, 35264]
Metal[4] pin access processing ...
Acc-edge scanBox: [0, 0] - [36480, 4920]
Acc-edge metal scanBox: [5472, 0] - [31160, 4920]
Acc-edge scanBox: [31560, 0] - [36480, 40128]
Acc-edge metal scanBox: [31560, 13224] - [36480, 35264]
Acc-edge scanBox: [0, 35208] - [36480, 40128]
Acc-edge metal scanBox: [0, 35112] - [36480, 40128]
Acc-edge scanBox: [0, 0] - [4920, 40128]
Acc-edge metal scanBox: [0, 10032] - [4920, 35264]
Metal[3] pin access processing ...
Acc-edge scanBox: [0, 0] - [36480, 2432]
Acc-edge metal scanBox: [5472, 0] - [31160, 2432]
Acc-edge scanBox: [34048, 0] - [36480, 40128]
Acc-edge metal scanBox: [34048, 13224] - [36480, 35264]
Acc-edge scanBox: [0, 37696] - [36480, 40128]
Acc-edge metal scanBox: [5195, 37696] - [9915, 40128]
Acc-edge scanBox: [0, 0] - [2432, 40128]
Acc-edge metal scanBox: [0, 10032] - [2432, 35264]
Metal[2] pin access processing ...
Acc-edge scanBox: [0, 0] - [36480, 1216]
Acc-edge metal scanBox: [5472, 0] - [31160, 1216]
Acc-edge scanBox: [35264, 0] - [36480, 40128]
Acc-edge metal scanBox: [35264, 13224] - [36480, 35264]
Acc-edge scanBox: [0, 38912] - [36480, 40128]
Acc-edge metal scanBox: [5195, 38128] - [9915, 40128]
Acc-edge scanBox: [0, 0] - [1216, 40128]
Acc-edge metal scanBox: [0, 10032] - [1216, 35264]
Made macro sram128x16.

Load Library settings...
WARNING : This is not a standard cell library.
Skip setting PR boundary & defining wire track.

Maximum memory usage for this session:    52.08 MB
CPU usage for this session: 0 seconds
Kill NullXServer PID = 1595
Thank you for using Milkyway
Exit AMonitor!
Exit AServer!

                           DesignWare (R)
                        Library Compiler (TM)

          Version G-2012.06-SP3 for RHEL64 -- Oct 23, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
read_lib sram128x16.lib
Reading '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x16.pd.tmp/sram128x16.lib' ...
Warning: Line 97, Cell 'sram128x16', pin 'OEB1', The pin 'OEB1' does not have a internal_power group. (LBDB-607)
Warning: Line 117, Cell 'sram128x16', pin 'CSB1', The pin 'CSB1' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram128x16', pin 'A1[6]', The pin 'A1[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram128x16', pin 'A1[5]', The pin 'A1[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram128x16', pin 'A1[4]', The pin 'A1[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram128x16', pin 'A1[3]', The pin 'A1[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram128x16', pin 'A1[2]', The pin 'A1[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram128x16', pin 'A1[1]', The pin 'A1[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram128x16', pin 'A1[0]', The pin 'A1[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x16', pin 'O1[15]', The pin 'O1[15]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x16', pin 'O1[14]', The pin 'O1[14]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x16', pin 'O1[13]', The pin 'O1[13]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x16', pin 'O1[12]', The pin 'O1[12]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x16', pin 'O1[11]', The pin 'O1[11]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x16', pin 'O1[10]', The pin 'O1[10]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x16', pin 'O1[9]', The pin 'O1[9]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x16', pin 'O1[8]', The pin 'O1[8]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x16', pin 'O1[7]', The pin 'O1[7]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x16', pin 'O1[6]', The pin 'O1[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x16', pin 'O1[5]', The pin 'O1[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x16', pin 'O1[4]', The pin 'O1[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x16', pin 'O1[3]', The pin 'O1[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x16', pin 'O1[2]', The pin 'O1[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x16', pin 'O1[1]', The pin 'O1[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x16', pin 'O1[0]', The pin 'O1[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 192, Cell 'sram128x16', pin 'WEB2', The pin 'WEB2' does not have a internal_power group. (LBDB-607)
Warning: Line 212, Cell 'sram128x16', pin 'CSB2', The pin 'CSB2' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram128x16', pin 'A2[6]', The pin 'A2[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram128x16', pin 'A2[5]', The pin 'A2[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram128x16', pin 'A2[4]', The pin 'A2[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram128x16', pin 'A2[3]', The pin 'A2[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram128x16', pin 'A2[2]', The pin 'A2[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram128x16', pin 'A2[1]', The pin 'A2[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram128x16', pin 'A2[0]', The pin 'A2[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x16', pin 'I2[15]', The pin 'I2[15]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x16', pin 'I2[14]', The pin 'I2[14]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x16', pin 'I2[13]', The pin 'I2[13]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x16', pin 'I2[12]', The pin 'I2[12]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x16', pin 'I2[11]', The pin 'I2[11]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x16', pin 'I2[10]', The pin 'I2[10]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x16', pin 'I2[9]', The pin 'I2[9]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x16', pin 'I2[8]', The pin 'I2[8]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x16', pin 'I2[7]', The pin 'I2[7]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x16', pin 'I2[6]', The pin 'I2[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x16', pin 'I2[5]', The pin 'I2[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x16', pin 'I2[4]', The pin 'I2[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x16', pin 'I2[3]', The pin 'I2[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x16', pin 'I2[2]', The pin 'I2[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x16', pin 'I2[1]', The pin 'I2[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x16', pin 'I2[0]', The pin 'I2[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x16', pin 'O1[15]', The 'O1[15]' Pin/bus on the 'sram128x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x16', pin 'O1[14]', The 'O1[14]' Pin/bus on the 'sram128x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x16', pin 'O1[13]', The 'O1[13]' Pin/bus on the 'sram128x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x16', pin 'O1[12]', The 'O1[12]' Pin/bus on the 'sram128x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x16', pin 'O1[11]', The 'O1[11]' Pin/bus on the 'sram128x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x16', pin 'O1[10]', The 'O1[10]' Pin/bus on the 'sram128x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x16', pin 'O1[9]', The 'O1[9]' Pin/bus on the 'sram128x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x16', pin 'O1[8]', The 'O1[8]' Pin/bus on the 'sram128x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x16', pin 'O1[7]', The 'O1[7]' Pin/bus on the 'sram128x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x16', pin 'O1[6]', The 'O1[6]' Pin/bus on the 'sram128x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x16', pin 'O1[5]', The 'O1[5]' Pin/bus on the 'sram128x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x16', pin 'O1[4]', The 'O1[4]' Pin/bus on the 'sram128x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x16', pin 'O1[3]', The 'O1[3]' Pin/bus on the 'sram128x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x16', pin 'O1[2]', The 'O1[2]' Pin/bus on the 'sram128x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x16', pin 'O1[1]', The 'O1[1]' Pin/bus on the 'sram128x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x16', pin 'O1[0]', The 'O1[0]' Pin/bus on the 'sram128x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 66, Cell 'sram128x16', Failed to recognize the functionality of cell 'sram128x16'. (LIBG-10)
Warning: Line 57, The 'default_intrinsic_fall' attribute is not specified. Using 1.00. (LBDB-172)
Warning: Line 57, The 'default_inout_pin_fall_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_intrinsic_rise' attribute is not specified. Using 1.00. (LBDB-172)
Warning: Line 57, The 'default_slope_rise' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_output_pin_fall_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_slope_fall' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_inout_pin_rise_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_output_pin_rise_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_cell_leakage_power' attribute is not specified. Using 0.00. (LBDB-172)
Technology library 'sram128x16' read successfully
1
write_lib sram128x16 -output sram128x16.db
Wrote the 'sram128x16' library to '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x16.pd.tmp/sram128x16.db' successfully.
1
exit

Thank you...

GENERATING /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/sram/sram128x16.conf
UCB_VLSI_HOME=/home/ff/cs250
UCB_STDCELLS=synopsys-32nm/multi_vt

Cell Width:  36.480000
Cell Height: 40.128000
Cell Area:   1463.869440
ERROR: Address pins overlap with WE pins!
ERROR: Address pins overlap with WE pins!
mkdir -p /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams
rm -f /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x32.pd.log /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x32.lef /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x32.lib /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x32.db
rm -rf /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x32.mw /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x32.pd.tmp
cd /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams && /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/ucbsc/ucbsc --pd /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/sram/sram128x32.conf 2>&1 | tee /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x32.pd.log
Cache size                    : 512
Block size                    : 4
Associativity                 : 1
Read only ports               : 1
Write only ports              : 1
Read write ports              : 0
Single ended read ports       : 0
Cache banks (UCA)             : 1
Technology                    : 0.032
Temperature                   : 350
Tag size                      : 42
cache type                    : Scratch RAM
Model as memory               : 0
Access mode                   : 0
Data array cell type          : 2
Data array peripheral type    : 2
Tag array cell type           : 2
Tag array peripheral type     : 2
Design objective (UCA wt)     : 0 0 50 0 50
Design objective (UCA dev)    : 50 1000 100 1000 1000
Design objective (NUCA wt)    : 0 0 0 0 100
Design objective (NUCA dev)   : 0 0 0 0 100
Cache model                   : 0
Nuca bank                     : 0
Wire inside mat               : 1
Wire outside mat              : 1
Interconnect projection       : 1
Wire signalling               : 0
Cores                         : 8
Print level                   : 1
ECC overhead                  : 1
Page size                     : 8192
Burst length                  : 8
Internal prefetch width       : 8
Force cache config            : 0

---------- CACTI version 6.5, Uniform Cache Access SRAM Model ----------

Cache Parameters:
    Total cache size (bytes): 512
    Number of banks: 1
    Associativity: direct mapped
    Block size (bytes): 4
    Read/write Ports: 0
    Read ports: 1
    Write ports: 1
    Technology size (nm): 32

    Access time (ns): 0.294988
    Cycle time (ns):  0.280411
    Total dynamic read energy per access (nJ): 0.000446213
    Total leakage power of a bank (mW): 0.078805
    Total dynamic write energy per access (nJ): 0.000379034
    Cache height x width (mm): 0.0497791 x 0.0739357

    Best Ndwl : 1
    Best Ndbl : 2
    Best Nspd : 4
    Best Ndcm : 8
    Best Ndsam L1 : 1
    Best Ndsam L2 : 1

    Data array, H-tree wire type: Delay optimized global wires

Time Components:

  Data side (with Output driver) (ns): 0.294988
	H-tree input delay (ns): 0
	Decoder + wordline delay (ns): 0.169417
	Bitline delay (ns): 0.0523217
	Sense Amplifier delay (ns): 0.00325135
	H-tree output delay (ns): 0.0699973


Power Components:

  Data array: Total dynamic read energy/access  (nJ): 0.000446213
	Total leakage read/write power of a bank (mW): 0.078805
	Total energy in H-tree (that includes both address and data transfer) (nJ): 0
	Output Htree Energy (nJ): 0
	Decoder (nJ): 5.3313e-06
	Wordline (nJ): 2.54814e-05
	Bitline mux & associated drivers (nJ): 1.77787e-05
	Sense amp mux & associated drivers (nJ): 0
	Bitlines (nJ): 9.82542e-05
	Sense amplifier energy (nJ): 1.29264e-05
	Sub-array output driver (nJ): 0.000169622


Area Components:

  Data array: Area (mm2): 0.00368045
	Height (mm): 0.0497791
	Width (mm): 0.0739357
	Area efficiency (Memory cell area/Total area) - 34.0928 %
		MAT Height (mm): 0.0497791
		MAT Length (mm): 0.0739357
		Subarray Height (mm): 0.0113091
		Subarray Length (mm): 0.0643308

Wire Properties:

  Delay Optimal
	Repeater size - 122.371 
	Repeater spacing - 0.186362 (mm) 
	Delay - 0.130706 (ns/mm) 
	PowerD - 0.000183134 (nJ/mm) 
	PowerL - 0.00443502 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  5% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  10% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  20% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  30% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  Low-swing wire (1 mm) - Note: Unlike repeated wires, 
	delay and power values of low-swing wires do not
	have a linear relationship with length. 
	delay - 0.130458 (ns) 
	powerD - 7.29923e-07 (nJ) 
	PowerL - 3.01137e-08 (mW)
	Wire width - 1.28e-07 microns
	Wire spacing - 1.28e-07 microns


Connection to IPC server failed.
Starting IPC Server. (Port = 1925)
IPC Server started successfully.
Using display unix:50
                  Milkyway(TM)
  Version G-2012.06 for RHEL64 -- May 24, 2012
                                                  

Linux 3.2.0-4-amd64 #1 SMP Debian 3.2.63-2+deb7u2 x86_64

Host: icluster13.EECS.Berkeley.EDU (AMD.64)

Copyright (C) 1991-2012 Synopsys, Inc. All rights reserved.
Your use of this program is subject to the terms and conditions of
a written license agreement between you, or your company, and Synopsys.
Use the Tcl command "help about" for additional information about
certain restrictions on your use of this software and its inputs and outputs.
Install Path: /home/ff/cs250/tools/synopsys/mw/current

Starting a non page replacement mode Milkyway db session... 

Loading /home/ff/cs250/tools/synopsys/mw/current/etc/scheme/.avntrc
#t
 Info: loading setup file(s)
Info: sourcing installation .synopsys_milkyway.tcl
Info: sourced /home/ff/cs250/tools/synopsys/mw/current/etc/auxx/tcllib/astro/milkyway.tbc
Open library "/home/ff/cs250/fa10/stdcells/synopsys-32nm/vendor/lib/sram/milkyway/SRAM32NM" successfully.
Change index of default color [magenta] from [51] to [55]
Unable to set dimmed layer "10" line style to "none_@_Dim_@_"
Technology data dumped to sram128x32.tempTech completely.
All libraries closed successfully.
Start to load technology file sram128x32.tempTech.
Warning: Layer 'M4' has rounded fat table thresholds '(0, 0.151, 0.301, 1.501, 3)'. (line 767) (TFCHK-055)
Warning: DesignRule is defined with non-consecutive layers 'VIA1' and 'VIA1'. (line 2909) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA2' and 'VIA2'. (line 2926) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA3' and 'VIA3'. (line 2943) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA4' and 'VIA4'. (line 2960) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA5' and 'VIA5'. (line 2977) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA6' and 'VIA6'. (line 2994) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA7' and 'VIA7'. (line 3011) (TFCHK-080)
Warning: Layer 'M1' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.13 or 0.105. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.164 or 0.139. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M5' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M6' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M7' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M8' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.179 or 0.164. (TFCHK-049)
Warning: Layer 'M9' has a pitch 2.432 that does not match the recommended wire-to-via pitch 1.74. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the recommended wire-to-via pitch 4.5. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the doubled pitch 2.432 or tripled pitch 3.648. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file sram128x32.tempTech has been loaded successfully.

	>>>>>>> MILKYWAY LEF IN <<<<<<<

>>> Read Cell LEF File "/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x32.pd.tmp/sram128x32.lef" ... 



Starting to read LEF file ...
Re-mark cell sram128x32's type as MacroCell.


Calling LEF IN API exit handler ...
 Done


Read LEF completed.


Extracting blockage/pin ... 

------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
Marking EEQ ports in each cell.
------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
       Processing cell [sram128x32_1648.CEL] ...
(Macro Instance Object Layer) .....................
Metal[5] pin access processing ...
Acc-edge scanBox: [0, 0] - [72960, 4864]
Acc-edge metal scanBox: [7296, 0] - [65816, 4864]
Acc-edge scanBox: [68096, 0] - [72960, 48640]
Acc-edge metal scanBox: [68096, 20672] - [72960, 42712]
Acc-edge scanBox: [0, 43776] - [72960, 48640]
Acc-edge metal scanBox: [5195, 43776] - [9915, 48640]
Acc-edge scanBox: [0, 0] - [4864, 48640]
Acc-edge metal scanBox: [0, 12160] - [4864, 42712]
Metal[4] pin access processing ...
Acc-edge scanBox: [0, 0] - [72960, 5984]
Acc-edge metal scanBox: [7296, 0] - [65816, 5984]
Acc-edge scanBox: [66976, 0] - [72960, 48640]
Acc-edge metal scanBox: [66976, 20672] - [72960, 42712]
Acc-edge scanBox: [0, 42656] - [72960, 48640]
Acc-edge metal scanBox: [0, 42560] - [72960, 48640]
Acc-edge scanBox: [0, 0] - [5984, 48640]
Acc-edge metal scanBox: [0, 12160] - [5984, 42712]
Metal[3] pin access processing ...
Acc-edge scanBox: [0, 0] - [72960, 2432]
Acc-edge metal scanBox: [7296, 0] - [65816, 2432]
Acc-edge scanBox: [70528, 0] - [72960, 48640]
Acc-edge metal scanBox: [70528, 20672] - [72960, 42712]
Acc-edge scanBox: [0, 46208] - [72960, 48640]
Acc-edge metal scanBox: [5195, 46208] - [9915, 48640]
Acc-edge scanBox: [0, 0] - [2432, 48640]
Acc-edge metal scanBox: [0, 12160] - [2432, 42712]
Metal[2] pin access processing ...
Acc-edge scanBox: [0, 0] - [72960, 1216]
Acc-edge metal scanBox: [7296, 0] - [65816, 1216]
Acc-edge scanBox: [71744, 0] - [72960, 48640]
Acc-edge metal scanBox: [71744, 20672] - [72960, 42712]
Acc-edge scanBox: [0, 47424] - [72960, 48640]
Acc-edge metal scanBox: [5195, 46640] - [9915, 48640]
Acc-edge scanBox: [0, 0] - [1216, 48640]
Acc-edge metal scanBox: [0, 12160] - [1216, 42712]
Made macro sram128x32.

Load Library settings...
WARNING : This is not a standard cell library.
Skip setting PR boundary & defining wire track.

Maximum memory usage for this session:    54.19 MB
CPU usage for this session: 0 seconds
Kill NullXServer PID = 1652
Thank you for using Milkyway
Exit AMonitor!
Exit AServer!

                           DesignWare (R)
                        Library Compiler (TM)

          Version G-2012.06-SP3 for RHEL64 -- Oct 23, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
read_lib sram128x32.lib
Reading '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x32.pd.tmp/sram128x32.lib' ...
Warning: Line 97, Cell 'sram128x32', pin 'OEB1', The pin 'OEB1' does not have a internal_power group. (LBDB-607)
Warning: Line 117, Cell 'sram128x32', pin 'CSB1', The pin 'CSB1' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram128x32', pin 'A1[6]', The pin 'A1[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram128x32', pin 'A1[5]', The pin 'A1[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram128x32', pin 'A1[4]', The pin 'A1[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram128x32', pin 'A1[3]', The pin 'A1[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram128x32', pin 'A1[2]', The pin 'A1[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram128x32', pin 'A1[1]', The pin 'A1[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram128x32', pin 'A1[0]', The pin 'A1[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[31]', The pin 'O1[31]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[30]', The pin 'O1[30]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[29]', The pin 'O1[29]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[28]', The pin 'O1[28]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[27]', The pin 'O1[27]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[26]', The pin 'O1[26]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[25]', The pin 'O1[25]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[24]', The pin 'O1[24]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[23]', The pin 'O1[23]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[22]', The pin 'O1[22]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[21]', The pin 'O1[21]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[20]', The pin 'O1[20]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[19]', The pin 'O1[19]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[18]', The pin 'O1[18]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[17]', The pin 'O1[17]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[16]', The pin 'O1[16]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[15]', The pin 'O1[15]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[14]', The pin 'O1[14]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[13]', The pin 'O1[13]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[12]', The pin 'O1[12]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[11]', The pin 'O1[11]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[10]', The pin 'O1[10]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[9]', The pin 'O1[9]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[8]', The pin 'O1[8]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[7]', The pin 'O1[7]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[6]', The pin 'O1[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[5]', The pin 'O1[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[4]', The pin 'O1[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[3]', The pin 'O1[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[2]', The pin 'O1[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[1]', The pin 'O1[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[0]', The pin 'O1[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 192, Cell 'sram128x32', pin 'WEB2', The pin 'WEB2' does not have a internal_power group. (LBDB-607)
Warning: Line 212, Cell 'sram128x32', pin 'CSB2', The pin 'CSB2' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram128x32', pin 'A2[6]', The pin 'A2[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram128x32', pin 'A2[5]', The pin 'A2[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram128x32', pin 'A2[4]', The pin 'A2[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram128x32', pin 'A2[3]', The pin 'A2[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram128x32', pin 'A2[2]', The pin 'A2[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram128x32', pin 'A2[1]', The pin 'A2[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram128x32', pin 'A2[0]', The pin 'A2[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[31]', The pin 'I2[31]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[30]', The pin 'I2[30]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[29]', The pin 'I2[29]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[28]', The pin 'I2[28]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[27]', The pin 'I2[27]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[26]', The pin 'I2[26]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[25]', The pin 'I2[25]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[24]', The pin 'I2[24]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[23]', The pin 'I2[23]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[22]', The pin 'I2[22]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[21]', The pin 'I2[21]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[20]', The pin 'I2[20]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[19]', The pin 'I2[19]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[18]', The pin 'I2[18]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[17]', The pin 'I2[17]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[16]', The pin 'I2[16]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[15]', The pin 'I2[15]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[14]', The pin 'I2[14]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[13]', The pin 'I2[13]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[12]', The pin 'I2[12]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[11]', The pin 'I2[11]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[10]', The pin 'I2[10]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[9]', The pin 'I2[9]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[8]', The pin 'I2[8]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[7]', The pin 'I2[7]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[6]', The pin 'I2[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[5]', The pin 'I2[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[4]', The pin 'I2[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[3]', The pin 'I2[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[2]', The pin 'I2[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[1]', The pin 'I2[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x32', pin 'I2[0]', The pin 'I2[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x32', pin 'O1[31]', The 'O1[31]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[30]', The 'O1[30]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[29]', The 'O1[29]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[28]', The 'O1[28]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[27]', The 'O1[27]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[26]', The 'O1[26]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[25]', The 'O1[25]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[24]', The 'O1[24]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[23]', The 'O1[23]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[22]', The 'O1[22]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[21]', The 'O1[21]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[20]', The 'O1[20]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[19]', The 'O1[19]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[18]', The 'O1[18]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[17]', The 'O1[17]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[16]', The 'O1[16]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[15]', The 'O1[15]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[14]', The 'O1[14]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[13]', The 'O1[13]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[12]', The 'O1[12]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[11]', The 'O1[11]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[10]', The 'O1[10]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[9]', The 'O1[9]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[8]', The 'O1[8]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[7]', The 'O1[7]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[6]', The 'O1[6]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[5]', The 'O1[5]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[4]', The 'O1[4]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[3]', The 'O1[3]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[2]', The 'O1[2]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[1]', The 'O1[1]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x32', pin 'O1[0]', The 'O1[0]' Pin/bus on the 'sram128x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 66, Cell 'sram128x32', Failed to recognize the functionality of cell 'sram128x32'. (LIBG-10)
Warning: Line 57, The 'default_intrinsic_fall' attribute is not specified. Using 1.00. (LBDB-172)
Warning: Line 57, The 'default_inout_pin_fall_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_intrinsic_rise' attribute is not specified. Using 1.00. (LBDB-172)
Warning: Line 57, The 'default_slope_rise' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_output_pin_fall_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_slope_fall' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_inout_pin_rise_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_output_pin_rise_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_cell_leakage_power' attribute is not specified. Using 0.00. (LBDB-172)
Technology library 'sram128x32' read successfully
1
write_lib sram128x32 -output sram128x32.db
Wrote the 'sram128x32' library to '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x32.pd.tmp/sram128x32.db' successfully.
1
exit

Thank you...

GENERATING /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/sram/sram128x32.conf
UCB_VLSI_HOME=/home/ff/cs250
UCB_STDCELLS=synopsys-32nm/multi_vt

Cell Width:  72.960000
Cell Height: 48.640000
Cell Area:   3548.774400
mkdir -p /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams
rm -f /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x8.pd.log /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x8.lef /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x8.lib /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x8.db
rm -rf /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x8.mw /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x8.pd.tmp
cd /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams && /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/ucbsc/ucbsc --pd /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/sram/sram128x8.conf 2>&1 | tee /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x8.pd.log
Cache size                    : 128
Block size                    : 1
Associativity                 : 1
Read only ports               : 1
Write only ports              : 1
Read write ports              : 0
Single ended read ports       : 0
Cache banks (UCA)             : 1
Technology                    : 0.032
Temperature                   : 350
Tag size                      : 42
cache type                    : Scratch RAM
Model as memory               : 0
Access mode                   : 0
Data array cell type          : 2
Data array peripheral type    : 2
Tag array cell type           : 2
Tag array peripheral type     : 2
Design objective (UCA wt)     : 0 0 50 0 50
Design objective (UCA dev)    : 50 1000 100 1000 1000
Design objective (NUCA wt)    : 0 0 0 0 100
Design objective (NUCA dev)   : 0 0 0 0 100
Cache model                   : 0
Nuca bank                     : 0
Wire inside mat               : 1
Wire outside mat              : 1
Interconnect projection       : 1
Wire signalling               : 0
Cores                         : 8
Print level                   : 1
ECC overhead                  : 1
Page size                     : 8192
Burst length                  : 8
Internal prefetch width       : 8
Force cache config            : 0

---------- CACTI version 6.5, Uniform Cache Access SRAM Model ----------

Cache Parameters:
    Total cache size (bytes): 128
    Number of banks: 1
    Associativity: direct mapped
    Block size (bytes): 1
    Read/write Ports: 0
    Read ports: 1
    Write ports: 1
    Technology size (nm): 32

    Access time (ns): 0.276882
    Cycle time (ns):  0.22797
    Total dynamic read energy per access (nJ): 0.000120608
    Total leakage power of a bank (mW): 0.0209051
    Total dynamic write energy per access (nJ): 0.000103814
    Cache height x width (mm): 0.0216896 x 0.037272

    Best Ndwl : 1
    Best Ndbl : 1
    Best Nspd : 8
    Best Ndcm : 8
    Best Ndsam L1 : 1
    Best Ndsam L2 : 1

    Data array, H-tree wire type: Delay optimized global wires

Time Components:

  Data side (with Output driver) (ns): 0.276882
	H-tree input delay (ns): 0
	Decoder + wordline delay (ns): 0.154765
	Bitline delay (ns): 0.0488685
	Sense Amplifier delay (ns): 0.00325135
	H-tree output delay (ns): 0.0699973


Power Components:

  Data array: Total dynamic read energy/access  (nJ): 0.000120608
	Total leakage read/write power of a bank (mW): 0.0209051
	Total energy in H-tree (that includes both address and data transfer) (nJ): 0
	Output Htree Energy (nJ): 0
	Decoder (nJ): 4.82821e-06
	Wordline (nJ): 6.95954e-06
	Bitline mux & associated drivers (nJ): 6.20732e-06
	Sense amp mux & associated drivers (nJ): 0
	Bitlines (nJ): 2.45635e-05
	Sense amplifier energy (nJ): 3.2316e-06
	Sub-array output driver (nJ): 4.24055e-05


Area Components:

  Data array: Area (mm2): 0.000808414
	Height (mm): 0.0216896
	Width (mm): 0.037272
	Area efficiency (Memory cell area/Total area) - 38.8034 %
		MAT Height (mm): 0.0216896
		MAT Length (mm): 0.037272
		Subarray Height (mm): 0.0113091
		Subarray Length (mm): 0.0321654

Wire Properties:

  Delay Optimal
	Repeater size - 122.371 
	Repeater spacing - 0.186362 (mm) 
	Delay - 0.130706 (ns/mm) 
	PowerD - 0.000183134 (nJ/mm) 
	PowerL - 0.00443502 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  5% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  10% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  20% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  30% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  Low-swing wire (1 mm) - Note: Unlike repeated wires, 
	delay and power values of low-swing wires do not
	have a linear relationship with length. 
	delay - 0.130458 (ns) 
	powerD - 7.29923e-07 (nJ) 
	PowerL - 3.01137e-08 (mW)
	Wire width - 1.28e-07 microns
	Wire spacing - 1.28e-07 microns


Connection to IPC server failed.
Starting IPC Server. (Port = 1925)
IPC Server started successfully.
Using display unix:50
                  Milkyway(TM)
  Version G-2012.06 for RHEL64 -- May 24, 2012
                                                  

Linux 3.2.0-4-amd64 #1 SMP Debian 3.2.63-2+deb7u2 x86_64

Host: icluster13.EECS.Berkeley.EDU (AMD.64)

Copyright (C) 1991-2012 Synopsys, Inc. All rights reserved.
Your use of this program is subject to the terms and conditions of
a written license agreement between you, or your company, and Synopsys.
Use the Tcl command "help about" for additional information about
certain restrictions on your use of this software and its inputs and outputs.
Install Path: /home/ff/cs250/tools/synopsys/mw/current

Starting a non page replacement mode Milkyway db session... 

Loading /home/ff/cs250/tools/synopsys/mw/current/etc/scheme/.avntrc
#t
 Info: loading setup file(s)
Info: sourcing installation .synopsys_milkyway.tcl
Info: sourced /home/ff/cs250/tools/synopsys/mw/current/etc/auxx/tcllib/astro/milkyway.tbc
Open library "/home/ff/cs250/fa10/stdcells/synopsys-32nm/vendor/lib/sram/milkyway/SRAM32NM" successfully.
Change index of default color [magenta] from [51] to [55]
Unable to set dimmed layer "10" line style to "none_@_Dim_@_"
Technology data dumped to sram128x8.tempTech completely.
All libraries closed successfully.
Start to load technology file sram128x8.tempTech.
Warning: Layer 'M4' has rounded fat table thresholds '(0, 0.151, 0.301, 1.501, 3)'. (line 767) (TFCHK-055)
Warning: DesignRule is defined with non-consecutive layers 'VIA1' and 'VIA1'. (line 2909) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA2' and 'VIA2'. (line 2926) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA3' and 'VIA3'. (line 2943) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA4' and 'VIA4'. (line 2960) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA5' and 'VIA5'. (line 2977) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA6' and 'VIA6'. (line 2994) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA7' and 'VIA7'. (line 3011) (TFCHK-080)
Warning: Layer 'M1' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.13 or 0.105. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.164 or 0.139. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M5' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M6' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M7' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M8' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.179 or 0.164. (TFCHK-049)
Warning: Layer 'M9' has a pitch 2.432 that does not match the recommended wire-to-via pitch 1.74. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the recommended wire-to-via pitch 4.5. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the doubled pitch 2.432 or tripled pitch 3.648. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file sram128x8.tempTech has been loaded successfully.

	>>>>>>> MILKYWAY LEF IN <<<<<<<

>>> Read Cell LEF File "/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x8.pd.tmp/sram128x8.lef" ... 



Starting to read LEF file ...
Re-mark cell sram128x8's type as MacroCell.


Calling LEF IN API exit handler ...
 Done


Read LEF completed.


Extracting blockage/pin ... 

------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
Marking EEQ ports in each cell.
------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
       Processing cell [sram128x8_1708.CEL] ...
(Macro Instance Object Layer) .....................
Metal[5] pin access processing ...
Acc-edge scanBox: [0, 0] - [36480, 4864]
Acc-edge metal scanBox: [0, -152] - [36480, 4864]
Acc-edge scanBox: [31616, 0] - [36480, 20672]
Acc-edge metal scanBox: [31616, -152] - [36480, 18240]
Acc-edge scanBox: [0, 15808] - [36480, 20672]
Acc-edge metal scanBox: [0, 15808] - [36480, 20672]
Acc-edge scanBox: [0, 0] - [4864, 20672]
Acc-edge metal scanBox: [0, -152] - [4864, 18240]
Metal[4] pin access processing ...
Acc-edge scanBox: [0, 0] - [36480, 3856]
Acc-edge metal scanBox: [0, -152] - [36480, 3856]
Acc-edge scanBox: [32624, 0] - [36480, 20672]
Acc-edge metal scanBox: [32624, -152] - [36480, 18240]
Acc-edge scanBox: [0, 16816] - [36480, 20672]
Acc-edge metal scanBox: [0, 16816] - [36480, 20672]
Acc-edge scanBox: [0, 0] - [3856, 20672]
Acc-edge metal scanBox: [0, -152] - [3856, 18240]
Metal[3] pin access processing ...
Acc-edge scanBox: [0, 0] - [36480, 3856]
Acc-edge metal scanBox: [0, -152] - [36480, 3856]
Acc-edge scanBox: [32624, 0] - [36480, 20672]
Acc-edge metal scanBox: [32624, -152] - [36480, 18240]
Acc-edge scanBox: [0, 16816] - [36480, 20672]
Acc-edge metal scanBox: [0, 16816] - [36480, 20672]
Acc-edge scanBox: [0, 0] - [3856, 20672]
Acc-edge metal scanBox: [0, -152] - [3856, 18240]
Metal[2] pin access processing ...
Acc-edge scanBox: [0, 0] - [36480, 3856]
Acc-edge metal scanBox: [0, -152] - [36480, 3856]
Acc-edge scanBox: [32624, 0] - [36480, 20672]
Acc-edge metal scanBox: [32624, -152] - [36480, 18240]
Acc-edge scanBox: [0, 16816] - [36480, 20672]
Acc-edge metal scanBox: [0, 16816] - [36480, 20672]
Acc-edge scanBox: [0, 0] - [3856, 20672]
Acc-edge metal scanBox: [0, -152] - [3856, 18240]
Made macro sram128x8.

Load Library settings...
WARNING : This is not a standard cell library.
Skip setting PR boundary & defining wire track.

Maximum memory usage for this session:    52.02 MB
CPU usage for this session: 0 seconds
Kill NullXServer PID = 1713
Thank you for using Milkyway
Exit AMonitor!
Exit AServer!

                           DesignWare (R)
                        Library Compiler (TM)

          Version G-2012.06-SP3 for RHEL64 -- Oct 23, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
read_lib sram128x8.lib
Reading '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x8.pd.tmp/sram128x8.lib' ...
Warning: Line 97, Cell 'sram128x8', pin 'OEB1', The pin 'OEB1' does not have a internal_power group. (LBDB-607)
Warning: Line 117, Cell 'sram128x8', pin 'CSB1', The pin 'CSB1' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram128x8', pin 'A1[6]', The pin 'A1[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram128x8', pin 'A1[5]', The pin 'A1[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram128x8', pin 'A1[4]', The pin 'A1[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram128x8', pin 'A1[3]', The pin 'A1[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram128x8', pin 'A1[2]', The pin 'A1[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram128x8', pin 'A1[1]', The pin 'A1[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram128x8', pin 'A1[0]', The pin 'A1[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x8', pin 'O1[7]', The pin 'O1[7]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x8', pin 'O1[6]', The pin 'O1[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x8', pin 'O1[5]', The pin 'O1[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x8', pin 'O1[4]', The pin 'O1[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x8', pin 'O1[3]', The pin 'O1[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x8', pin 'O1[2]', The pin 'O1[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x8', pin 'O1[1]', The pin 'O1[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x8', pin 'O1[0]', The pin 'O1[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 192, Cell 'sram128x8', pin 'WEB2', The pin 'WEB2' does not have a internal_power group. (LBDB-607)
Warning: Line 212, Cell 'sram128x8', pin 'CSB2', The pin 'CSB2' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram128x8', pin 'A2[6]', The pin 'A2[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram128x8', pin 'A2[5]', The pin 'A2[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram128x8', pin 'A2[4]', The pin 'A2[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram128x8', pin 'A2[3]', The pin 'A2[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram128x8', pin 'A2[2]', The pin 'A2[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram128x8', pin 'A2[1]', The pin 'A2[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram128x8', pin 'A2[0]', The pin 'A2[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x8', pin 'I2[7]', The pin 'I2[7]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x8', pin 'I2[6]', The pin 'I2[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x8', pin 'I2[5]', The pin 'I2[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x8', pin 'I2[4]', The pin 'I2[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x8', pin 'I2[3]', The pin 'I2[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x8', pin 'I2[2]', The pin 'I2[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x8', pin 'I2[1]', The pin 'I2[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram128x8', pin 'I2[0]', The pin 'I2[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram128x8', pin 'O1[7]', The 'O1[7]' Pin/bus on the 'sram128x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x8', pin 'O1[6]', The 'O1[6]' Pin/bus on the 'sram128x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x8', pin 'O1[5]', The 'O1[5]' Pin/bus on the 'sram128x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x8', pin 'O1[4]', The 'O1[4]' Pin/bus on the 'sram128x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x8', pin 'O1[3]', The 'O1[3]' Pin/bus on the 'sram128x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x8', pin 'O1[2]', The 'O1[2]' Pin/bus on the 'sram128x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x8', pin 'O1[1]', The 'O1[1]' Pin/bus on the 'sram128x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram128x8', pin 'O1[0]', The 'O1[0]' Pin/bus on the 'sram128x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 66, Cell 'sram128x8', Failed to recognize the functionality of cell 'sram128x8'. (LIBG-10)
Warning: Line 57, The 'default_intrinsic_fall' attribute is not specified. Using 1.00. (LBDB-172)
Warning: Line 57, The 'default_inout_pin_fall_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_intrinsic_rise' attribute is not specified. Using 1.00. (LBDB-172)
Warning: Line 57, The 'default_slope_rise' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_output_pin_fall_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_slope_fall' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_inout_pin_rise_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_output_pin_rise_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_cell_leakage_power' attribute is not specified. Using 0.00. (LBDB-172)
Technology library 'sram128x8' read successfully
1
write_lib sram128x8 -output sram128x8.db
Wrote the 'sram128x8' library to '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x8.pd.tmp/sram128x8.db' successfully.
1
exit

Thank you...

GENERATING /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/sram/sram128x8.conf
UCB_VLSI_HOME=/home/ff/cs250
UCB_STDCELLS=synopsys-32nm/multi_vt

Cell Width:  36.480000
Cell Height: 20.672000
Cell Area:   754.114560
ERROR: Address pins overlap with WE pins!
ERROR: Address pins overlap with WE pins!
mkdir -p /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams
rm -f /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram256x8.pd.log /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram256x8.lef /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram256x8.lib /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram256x8.db
rm -rf /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram256x8.mw /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram256x8.pd.tmp
cd /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams && /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/ucbsc/ucbsc --pd /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/sram/sram256x8.conf 2>&1 | tee /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram256x8.pd.log
Cache size                    : 256
Block size                    : 1
Associativity                 : 1
Read only ports               : 1
Write only ports              : 1
Read write ports              : 0
Single ended read ports       : 0
Cache banks (UCA)             : 1
Technology                    : 0.032
Temperature                   : 350
Tag size                      : 42
cache type                    : Scratch RAM
Model as memory               : 0
Access mode                   : 0
Data array cell type          : 2
Data array peripheral type    : 2
Tag array cell type           : 2
Tag array peripheral type     : 2
Design objective (UCA wt)     : 0 0 50 0 50
Design objective (UCA dev)    : 50 1000 100 1000 1000
Design objective (NUCA wt)    : 0 0 0 0 100
Design objective (NUCA dev)   : 0 0 0 0 100
Cache model                   : 0
Nuca bank                     : 0
Wire inside mat               : 1
Wire outside mat              : 1
Interconnect projection       : 1
Wire signalling               : 0
Cores                         : 8
Print level                   : 1
ECC overhead                  : 1
Page size                     : 8192
Burst length                  : 8
Internal prefetch width       : 8
Force cache config            : 0

---------- CACTI version 6.5, Uniform Cache Access SRAM Model ----------

Cache Parameters:
    Total cache size (bytes): 256
    Number of banks: 1
    Associativity: direct mapped
    Block size (bytes): 1
    Read/write Ports: 0
    Read ports: 1
    Write ports: 1
    Technology size (nm): 32

    Access time (ns): 0.280164
    Cycle time (ns):  0.228751
    Total dynamic read energy per access (nJ): 0.000186737
    Total leakage power of a bank (mW): 0.0440777
    Total dynamic write energy per access (nJ): 0.000146474
    Cache height x width (mm): 0.0371586 x 0.0367963

    Best Ndwl : 1
    Best Ndbl : 2
    Best Nspd : 8
    Best Ndcm : 16
    Best Ndsam L1 : 1
    Best Ndsam L2 : 1

    Data array, H-tree wire type: Delay optimized global wires

Time Components:

  Data side (with Output driver) (ns): 0.280164
	H-tree input delay (ns): 0
	Decoder + wordline delay (ns): 0.158035
	Bitline delay (ns): 0.0488803
	Sense Amplifier delay (ns): 0.00325135
	H-tree output delay (ns): 0.0699973


Power Components:

  Data array: Total dynamic read energy/access  (nJ): 0.000186737
	Total leakage read/write power of a bank (mW): 0.0440777
	Total energy in H-tree (that includes both address and data transfer) (nJ): 0
	Output Htree Energy (nJ): 0
	Decoder (nJ): 5.3313e-06
	Wordline (nJ): 1.39191e-05
	Bitline mux & associated drivers (nJ): 2.19082e-06
	Sense amp mux & associated drivers (nJ): 0
	Bitlines (nJ): 4.80314e-05
	Sense amplifier energy (nJ): 3.2316e-06
	Sub-array output driver (nJ): 4.24055e-05


Area Components:

  Data array: Area (mm2): 0.0013673
	Height (mm): 0.0371586
	Width (mm): 0.0367963
	Area efficiency (Memory cell area/Total area) - 45.8849 %
		MAT Height (mm): 0.0371586
		MAT Length (mm): 0.0367963
		Subarray Height (mm): 0.0113091
		Subarray Length (mm): 0.0321654

Wire Properties:

  Delay Optimal
	Repeater size - 122.371 
	Repeater spacing - 0.186362 (mm) 
	Delay - 0.130706 (ns/mm) 
	PowerD - 0.000183134 (nJ/mm) 
	PowerL - 0.00443502 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  5% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  10% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  20% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  30% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  Low-swing wire (1 mm) - Note: Unlike repeated wires, 
	delay and power values of low-swing wires do not
	have a linear relationship with length. 
	delay - 0.130458 (ns) 
	powerD - 7.29923e-07 (nJ) 
	PowerL - 3.01137e-08 (mW)
	Wire width - 1.28e-07 microns
	Wire spacing - 1.28e-07 microns


Connection to IPC server failed.
Starting IPC Server. (Port = 1925)
IPC Server started successfully.
Using display unix:50
                  Milkyway(TM)
  Version G-2012.06 for RHEL64 -- May 24, 2012
                                                  

Linux 3.2.0-4-amd64 #1 SMP Debian 3.2.63-2+deb7u2 x86_64

Host: icluster13.EECS.Berkeley.EDU (AMD.64)

Copyright (C) 1991-2012 Synopsys, Inc. All rights reserved.
Your use of this program is subject to the terms and conditions of
a written license agreement between you, or your company, and Synopsys.
Use the Tcl command "help about" for additional information about
certain restrictions on your use of this software and its inputs and outputs.
Install Path: /home/ff/cs250/tools/synopsys/mw/current

Starting a non page replacement mode Milkyway db session... 

Loading /home/ff/cs250/tools/synopsys/mw/current/etc/scheme/.avntrc
#t
 Info: loading setup file(s)
Info: sourcing installation .synopsys_milkyway.tcl
Info: sourced /home/ff/cs250/tools/synopsys/mw/current/etc/auxx/tcllib/astro/milkyway.tbc
Open library "/home/ff/cs250/fa10/stdcells/synopsys-32nm/vendor/lib/sram/milkyway/SRAM32NM" successfully.
Change index of default color [magenta] from [51] to [55]
Unable to set dimmed layer "10" line style to "none_@_Dim_@_"
Technology data dumped to sram256x8.tempTech completely.
All libraries closed successfully.
Start to load technology file sram256x8.tempTech.
Warning: Layer 'M4' has rounded fat table thresholds '(0, 0.151, 0.301, 1.501, 3)'. (line 767) (TFCHK-055)
Warning: DesignRule is defined with non-consecutive layers 'VIA1' and 'VIA1'. (line 2909) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA2' and 'VIA2'. (line 2926) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA3' and 'VIA3'. (line 2943) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA4' and 'VIA4'. (line 2960) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA5' and 'VIA5'. (line 2977) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA6' and 'VIA6'. (line 2994) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA7' and 'VIA7'. (line 3011) (TFCHK-080)
Warning: Layer 'M1' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.13 or 0.105. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.164 or 0.139. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M5' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M6' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M7' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M8' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.179 or 0.164. (TFCHK-049)
Warning: Layer 'M9' has a pitch 2.432 that does not match the recommended wire-to-via pitch 1.74. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the recommended wire-to-via pitch 4.5. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the doubled pitch 2.432 or tripled pitch 3.648. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file sram256x8.tempTech has been loaded successfully.

	>>>>>>> MILKYWAY LEF IN <<<<<<<

>>> Read Cell LEF File "/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram256x8.pd.tmp/sram256x8.lef" ... 



Starting to read LEF file ...
Re-mark cell sram256x8's type as MacroCell.


Calling LEF IN API exit handler ...
 Done


Read LEF completed.


Extracting blockage/pin ... 

------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
Marking EEQ ports in each cell.
------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
       Processing cell [sram256x8_1792.CEL] ...
(Macro Instance Object Layer) .....................
Metal[5] pin access processing ...
Acc-edge scanBox: [0, 0] - [36480, 4864]
Acc-edge metal scanBox: [5472, 0] - [31160, 4864]
Acc-edge scanBox: [31616, 0] - [36480, 36480]
Acc-edge metal scanBox: [31616, 6384] - [36480, 32072]
Acc-edge scanBox: [0, 31616] - [36480, 36480]
Acc-edge metal scanBox: [0, 31616] - [36480, 36480]
Acc-edge scanBox: [0, 0] - [4864, 36480]
Acc-edge metal scanBox: [0, 6384] - [4864, 32072]
Metal[4] pin access processing ...
Acc-edge scanBox: [0, 0] - [36480, 4464]
Acc-edge metal scanBox: [5472, 0] - [31160, 4464]
Acc-edge scanBox: [32016, 0] - [36480, 36480]
Acc-edge metal scanBox: [32016, 6384] - [36480, 32072]
Acc-edge scanBox: [0, 32016] - [36480, 36480]
Acc-edge metal scanBox: [0, 31920] - [36480, 36480]
Acc-edge scanBox: [0, 0] - [4464, 36480]
Acc-edge metal scanBox: [0, 6384] - [4464, 32072]
Metal[3] pin access processing ...
Acc-edge scanBox: [0, 0] - [36480, 2432]
Acc-edge metal scanBox: [5472, 0] - [31160, 2432]
Acc-edge scanBox: [34048, 0] - [36480, 36480]
Acc-edge metal scanBox: [34048, 6384] - [36480, 32072]
Acc-edge scanBox: [0, 34048] - [36480, 36480]
Acc-edge metal scanBox: [5195, 34048] - [9915, 36480]
Acc-edge scanBox: [0, 0] - [2432, 36480]
Acc-edge metal scanBox: [0, 6384] - [2432, 32072]
Metal[2] pin access processing ...
Acc-edge scanBox: [0, 0] - [36480, 1216]
Acc-edge metal scanBox: [5472, 0] - [31160, 1216]
Acc-edge scanBox: [35264, 0] - [36480, 36480]
Acc-edge metal scanBox: [35264, 6384] - [36480, 32072]
Acc-edge scanBox: [0, 35264] - [36480, 36480]
Acc-edge metal scanBox: [5195, 34480] - [9915, 36480]
Acc-edge scanBox: [0, 0] - [1216, 36480]
Acc-edge metal scanBox: [0, 6384] - [1216, 32072]
Made macro sram256x8.

Load Library settings...
WARNING : This is not a standard cell library.
Skip setting PR boundary & defining wire track.

Maximum memory usage for this session:    52.01 MB
CPU usage for this session: 0 seconds
Kill NullXServer PID = 1798
Thank you for using Milkyway
Exit AMonitor!
Exit AServer!

                           DesignWare (R)
                        Library Compiler (TM)

          Version G-2012.06-SP3 for RHEL64 -- Oct 23, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
read_lib sram256x8.lib
Reading '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram256x8.pd.tmp/sram256x8.lib' ...
Warning: Line 97, Cell 'sram256x8', pin 'OEB1', The pin 'OEB1' does not have a internal_power group. (LBDB-607)
Warning: Line 117, Cell 'sram256x8', pin 'CSB1', The pin 'CSB1' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram256x8', pin 'A1[7]', The pin 'A1[7]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram256x8', pin 'A1[6]', The pin 'A1[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram256x8', pin 'A1[5]', The pin 'A1[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram256x8', pin 'A1[4]', The pin 'A1[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram256x8', pin 'A1[3]', The pin 'A1[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram256x8', pin 'A1[2]', The pin 'A1[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram256x8', pin 'A1[1]', The pin 'A1[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram256x8', pin 'A1[0]', The pin 'A1[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram256x8', pin 'O1[7]', The pin 'O1[7]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram256x8', pin 'O1[6]', The pin 'O1[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram256x8', pin 'O1[5]', The pin 'O1[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram256x8', pin 'O1[4]', The pin 'O1[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram256x8', pin 'O1[3]', The pin 'O1[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram256x8', pin 'O1[2]', The pin 'O1[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram256x8', pin 'O1[1]', The pin 'O1[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram256x8', pin 'O1[0]', The pin 'O1[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 192, Cell 'sram256x8', pin 'WEB2', The pin 'WEB2' does not have a internal_power group. (LBDB-607)
Warning: Line 212, Cell 'sram256x8', pin 'CSB2', The pin 'CSB2' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram256x8', pin 'A2[7]', The pin 'A2[7]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram256x8', pin 'A2[6]', The pin 'A2[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram256x8', pin 'A2[5]', The pin 'A2[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram256x8', pin 'A2[4]', The pin 'A2[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram256x8', pin 'A2[3]', The pin 'A2[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram256x8', pin 'A2[2]', The pin 'A2[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram256x8', pin 'A2[1]', The pin 'A2[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram256x8', pin 'A2[0]', The pin 'A2[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram256x8', pin 'I2[7]', The pin 'I2[7]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram256x8', pin 'I2[6]', The pin 'I2[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram256x8', pin 'I2[5]', The pin 'I2[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram256x8', pin 'I2[4]', The pin 'I2[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram256x8', pin 'I2[3]', The pin 'I2[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram256x8', pin 'I2[2]', The pin 'I2[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram256x8', pin 'I2[1]', The pin 'I2[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram256x8', pin 'I2[0]', The pin 'I2[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram256x8', pin 'O1[7]', The 'O1[7]' Pin/bus on the 'sram256x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram256x8', pin 'O1[6]', The 'O1[6]' Pin/bus on the 'sram256x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram256x8', pin 'O1[5]', The 'O1[5]' Pin/bus on the 'sram256x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram256x8', pin 'O1[4]', The 'O1[4]' Pin/bus on the 'sram256x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram256x8', pin 'O1[3]', The 'O1[3]' Pin/bus on the 'sram256x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram256x8', pin 'O1[2]', The 'O1[2]' Pin/bus on the 'sram256x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram256x8', pin 'O1[1]', The 'O1[1]' Pin/bus on the 'sram256x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram256x8', pin 'O1[0]', The 'O1[0]' Pin/bus on the 'sram256x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 66, Cell 'sram256x8', Failed to recognize the functionality of cell 'sram256x8'. (LIBG-10)
Warning: Line 57, The 'default_intrinsic_fall' attribute is not specified. Using 1.00. (LBDB-172)
Warning: Line 57, The 'default_inout_pin_fall_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_intrinsic_rise' attribute is not specified. Using 1.00. (LBDB-172)
Warning: Line 57, The 'default_slope_rise' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_output_pin_fall_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_slope_fall' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_inout_pin_rise_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_output_pin_rise_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_cell_leakage_power' attribute is not specified. Using 0.00. (LBDB-172)
Technology library 'sram256x8' read successfully
1
write_lib sram256x8 -output sram256x8.db
Wrote the 'sram256x8' library to '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram256x8.pd.tmp/sram256x8.db' successfully.
1
exit

Thank you...

GENERATING /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/sram/sram256x8.conf
UCB_VLSI_HOME=/home/ff/cs250
UCB_STDCELLS=synopsys-32nm/multi_vt

Cell Width:  36.480000
Cell Height: 36.480000
Cell Area:   1330.790400
ERROR: Address pins overlap with WE pins!
ERROR: Address pins overlap with WE pins!
mkdir -p /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams
rm -f /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x16.pd.log /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x16.lef /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x16.lib /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x16.db
rm -rf /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x16.mw /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x16.pd.tmp
cd /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams && /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/ucbsc/ucbsc --pd /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/sram/sram64x16.conf 2>&1 | tee /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x16.pd.log
Cache size                    : 128
Block size                    : 2
Associativity                 : 1
Read only ports               : 1
Write only ports              : 1
Read write ports              : 0
Single ended read ports       : 0
Cache banks (UCA)             : 1
Technology                    : 0.032
Temperature                   : 350
Tag size                      : 42
cache type                    : Scratch RAM
Model as memory               : 0
Access mode                   : 0
Data array cell type          : 2
Data array peripheral type    : 2
Tag array cell type           : 2
Tag array peripheral type     : 2
Design objective (UCA wt)     : 0 0 50 0 50
Design objective (UCA dev)    : 50 1000 100 1000 1000
Design objective (NUCA wt)    : 0 0 0 0 100
Design objective (NUCA dev)   : 0 0 0 0 100
Cache model                   : 0
Nuca bank                     : 0
Wire inside mat               : 1
Wire outside mat              : 1
Interconnect projection       : 1
Wire signalling               : 0
Cores                         : 8
Print level                   : 1
ECC overhead                  : 1
Page size                     : 8192
Burst length                  : 8
Internal prefetch width       : 8
Force cache config            : 0

---------- CACTI version 6.5, Uniform Cache Access SRAM Model ----------

Cache Parameters:
    Total cache size (bytes): 128
    Number of banks: 1
    Associativity: direct mapped
    Block size (bytes): 2
    Read/write Ports: 0
    Read ports: 1
    Write ports: 1
    Technology size (nm): 32

    Access time (ns): 0.276882
    Cycle time (ns):  0.22797
    Total dynamic read energy per access (nJ): 0.000170707
    Total leakage power of a bank (mW): 0.0223005
    Total dynamic write energy per access (nJ): 0.000160586
    Cache height x width (mm): 0.0256061 x 0.0373763

    Best Ndwl : 1
    Best Ndbl : 1
    Best Nspd : 4
    Best Ndcm : 4
    Best Ndsam L1 : 1
    Best Ndsam L2 : 1

    Data array, H-tree wire type: Delay optimized global wires

Time Components:

  Data side (with Output driver) (ns): 0.276882
	H-tree input delay (ns): 0
	Decoder + wordline delay (ns): 0.154765
	Bitline delay (ns): 0.0488685
	Sense Amplifier delay (ns): 0.00325135
	H-tree output delay (ns): 0.0699973


Power Components:

  Data array: Total dynamic read energy/access  (nJ): 0.000170707
	Total leakage read/write power of a bank (mW): 0.0223005
	Total energy in H-tree (that includes both address and data transfer) (nJ): 0
	Output Htree Energy (nJ): 0
	Decoder (nJ): 4.82821e-06
	Wordline (nJ): 6.95954e-06
	Bitline mux & associated drivers (nJ): 9.5735e-06
	Sense amp mux & associated drivers (nJ): 0
	Bitlines (nJ): 2.56593e-05
	Sense amplifier energy (nJ): 6.46321e-06
	Sub-array output driver (nJ): 8.48111e-05


Area Components:

  Data array: Area (mm2): 0.000957059
	Height (mm): 0.0256061
	Width (mm): 0.0373763
	Area efficiency (Memory cell area/Total area) - 32.7767 %
		MAT Height (mm): 0.0256061
		MAT Length (mm): 0.0373763
		Subarray Height (mm): 0.0113091
		Subarray Length (mm): 0.0321654

Wire Properties:

  Delay Optimal
	Repeater size - 122.371 
	Repeater spacing - 0.186362 (mm) 
	Delay - 0.130706 (ns/mm) 
	PowerD - 0.000183134 (nJ/mm) 
	PowerL - 0.00443502 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  5% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  10% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  20% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  30% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  Low-swing wire (1 mm) - Note: Unlike repeated wires, 
	delay and power values of low-swing wires do not
	have a linear relationship with length. 
	delay - 0.130458 (ns) 
	powerD - 7.29923e-07 (nJ) 
	PowerL - 3.01137e-08 (mW)
	Wire width - 1.28e-07 microns
	Wire spacing - 1.28e-07 microns


Connection to IPC server failed.
Starting IPC Server. (Port = 1925)
IPC Server started successfully.
Using display unix:50
                  Milkyway(TM)
  Version G-2012.06 for RHEL64 -- May 24, 2012
                                                  

Linux 3.2.0-4-amd64 #1 SMP Debian 3.2.63-2+deb7u2 x86_64

Host: icluster13.EECS.Berkeley.EDU (AMD.64)

Copyright (C) 1991-2012 Synopsys, Inc. All rights reserved.
Your use of this program is subject to the terms and conditions of
a written license agreement between you, or your company, and Synopsys.
Use the Tcl command "help about" for additional information about
certain restrictions on your use of this software and its inputs and outputs.
Install Path: /home/ff/cs250/tools/synopsys/mw/current

Starting a non page replacement mode Milkyway db session... 

Loading /home/ff/cs250/tools/synopsys/mw/current/etc/scheme/.avntrc
#t
 Info: loading setup file(s)
Info: sourcing installation .synopsys_milkyway.tcl
Info: sourced /home/ff/cs250/tools/synopsys/mw/current/etc/auxx/tcllib/astro/milkyway.tbc
Open library "/home/ff/cs250/fa10/stdcells/synopsys-32nm/vendor/lib/sram/milkyway/SRAM32NM" successfully.
Change index of default color [magenta] from [51] to [55]
Unable to set dimmed layer "10" line style to "none_@_Dim_@_"
Technology data dumped to sram64x16.tempTech completely.
All libraries closed successfully.
Start to load technology file sram64x16.tempTech.
Warning: Layer 'M4' has rounded fat table thresholds '(0, 0.151, 0.301, 1.501, 3)'. (line 767) (TFCHK-055)
Warning: DesignRule is defined with non-consecutive layers 'VIA1' and 'VIA1'. (line 2909) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA2' and 'VIA2'. (line 2926) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA3' and 'VIA3'. (line 2943) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA4' and 'VIA4'. (line 2960) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA5' and 'VIA5'. (line 2977) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA6' and 'VIA6'. (line 2994) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA7' and 'VIA7'. (line 3011) (TFCHK-080)
Warning: Layer 'M1' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.13 or 0.105. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.164 or 0.139. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M5' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M6' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M7' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M8' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.179 or 0.164. (TFCHK-049)
Warning: Layer 'M9' has a pitch 2.432 that does not match the recommended wire-to-via pitch 1.74. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the recommended wire-to-via pitch 4.5. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the doubled pitch 2.432 or tripled pitch 3.648. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file sram64x16.tempTech has been loaded successfully.

	>>>>>>> MILKYWAY LEF IN <<<<<<<

>>> Read Cell LEF File "/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x16.pd.tmp/sram64x16.lef" ... 



Starting to read LEF file ...
Re-mark cell sram64x16's type as MacroCell.


Calling LEF IN API exit handler ...
 Done


Read LEF completed.


Extracting blockage/pin ... 

------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
Marking EEQ ports in each cell.
------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
       Processing cell [sram64x16_1848.CEL] ...
(Macro Instance Object Layer) .....................
Metal[5] pin access processing ...
Acc-edge scanBox: [0, 0] - [36480, 4864]
Acc-edge metal scanBox: [0, 0] - [36480, 4864]
Acc-edge scanBox: [31616, 0] - [36480, 25536]
Acc-edge metal scanBox: [31616, 4104] - [36480, 22496]
Acc-edge scanBox: [0, 20672] - [36480, 25536]
Acc-edge metal scanBox: [0, 20672] - [36480, 25536]
Acc-edge scanBox: [0, 0] - [4864, 25536]
Acc-edge metal scanBox: [0, 4104] - [4864, 22496]
Metal[4] pin access processing ...
Acc-edge scanBox: [0, 0] - [36480, 3096]
Acc-edge metal scanBox: [5472, 0] - [31160, 3096]
Acc-edge scanBox: [33384, 0] - [36480, 25536]
Acc-edge metal scanBox: [33384, 4104] - [36480, 22496]
Acc-edge scanBox: [0, 22440] - [36480, 25536]
Acc-edge metal scanBox: [0, 22344] - [36480, 25536]
Acc-edge scanBox: [0, 0] - [3096, 25536]
Acc-edge metal scanBox: [0, 4104] - [3096, 22496]
Metal[3] pin access processing ...
Acc-edge scanBox: [0, 0] - [36480, 2432]
Acc-edge metal scanBox: [5472, 0] - [31160, 2432]
Acc-edge scanBox: [34048, 0] - [36480, 25536]
Acc-edge metal scanBox: [34048, 4104] - [36480, 22496]
Acc-edge scanBox: [0, 23104] - [36480, 25536]
Acc-edge metal scanBox: [5195, 23104] - [9915, 25536]
Acc-edge scanBox: [0, 0] - [2432, 25536]
Acc-edge metal scanBox: [0, 4104] - [2432, 22496]
Metal[2] pin access processing ...
Acc-edge scanBox: [0, 0] - [36480, 1216]
Acc-edge metal scanBox: [5472, 0] - [31160, 1216]
Acc-edge scanBox: [35264, 0] - [36480, 25536]
Acc-edge metal scanBox: [35264, 4104] - [36480, 22496]
Acc-edge scanBox: [0, 24320] - [36480, 25536]
Acc-edge metal scanBox: [5195, 23536] - [9915, 25536]
Acc-edge scanBox: [0, 0] - [1216, 25536]
Acc-edge metal scanBox: [0, 4104] - [1216, 22496]
Made macro sram64x16.

Load Library settings...
WARNING : This is not a standard cell library.
Skip setting PR boundary & defining wire track.

Maximum memory usage for this session:    52.08 MB
CPU usage for this session: 0 seconds
Kill NullXServer PID = 1858
Thank you for using Milkyway
Exit AMonitor!
Exit AServer!

                           DesignWare (R)
                        Library Compiler (TM)

          Version G-2012.06-SP3 for RHEL64 -- Oct 23, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
read_lib sram64x16.lib
Reading '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x16.pd.tmp/sram64x16.lib' ...
Warning: Line 97, Cell 'sram64x16', pin 'OEB1', The pin 'OEB1' does not have a internal_power group. (LBDB-607)
Warning: Line 117, Cell 'sram64x16', pin 'CSB1', The pin 'CSB1' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram64x16', pin 'A1[5]', The pin 'A1[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram64x16', pin 'A1[4]', The pin 'A1[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram64x16', pin 'A1[3]', The pin 'A1[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram64x16', pin 'A1[2]', The pin 'A1[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram64x16', pin 'A1[1]', The pin 'A1[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram64x16', pin 'A1[0]', The pin 'A1[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x16', pin 'O1[15]', The pin 'O1[15]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x16', pin 'O1[14]', The pin 'O1[14]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x16', pin 'O1[13]', The pin 'O1[13]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x16', pin 'O1[12]', The pin 'O1[12]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x16', pin 'O1[11]', The pin 'O1[11]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x16', pin 'O1[10]', The pin 'O1[10]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x16', pin 'O1[9]', The pin 'O1[9]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x16', pin 'O1[8]', The pin 'O1[8]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x16', pin 'O1[7]', The pin 'O1[7]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x16', pin 'O1[6]', The pin 'O1[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x16', pin 'O1[5]', The pin 'O1[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x16', pin 'O1[4]', The pin 'O1[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x16', pin 'O1[3]', The pin 'O1[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x16', pin 'O1[2]', The pin 'O1[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x16', pin 'O1[1]', The pin 'O1[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x16', pin 'O1[0]', The pin 'O1[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 192, Cell 'sram64x16', pin 'WEB2', The pin 'WEB2' does not have a internal_power group. (LBDB-607)
Warning: Line 212, Cell 'sram64x16', pin 'CSB2', The pin 'CSB2' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram64x16', pin 'A2[5]', The pin 'A2[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram64x16', pin 'A2[4]', The pin 'A2[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram64x16', pin 'A2[3]', The pin 'A2[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram64x16', pin 'A2[2]', The pin 'A2[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram64x16', pin 'A2[1]', The pin 'A2[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram64x16', pin 'A2[0]', The pin 'A2[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x16', pin 'I2[15]', The pin 'I2[15]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x16', pin 'I2[14]', The pin 'I2[14]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x16', pin 'I2[13]', The pin 'I2[13]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x16', pin 'I2[12]', The pin 'I2[12]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x16', pin 'I2[11]', The pin 'I2[11]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x16', pin 'I2[10]', The pin 'I2[10]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x16', pin 'I2[9]', The pin 'I2[9]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x16', pin 'I2[8]', The pin 'I2[8]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x16', pin 'I2[7]', The pin 'I2[7]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x16', pin 'I2[6]', The pin 'I2[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x16', pin 'I2[5]', The pin 'I2[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x16', pin 'I2[4]', The pin 'I2[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x16', pin 'I2[3]', The pin 'I2[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x16', pin 'I2[2]', The pin 'I2[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x16', pin 'I2[1]', The pin 'I2[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x16', pin 'I2[0]', The pin 'I2[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x16', pin 'O1[15]', The 'O1[15]' Pin/bus on the 'sram64x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x16', pin 'O1[14]', The 'O1[14]' Pin/bus on the 'sram64x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x16', pin 'O1[13]', The 'O1[13]' Pin/bus on the 'sram64x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x16', pin 'O1[12]', The 'O1[12]' Pin/bus on the 'sram64x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x16', pin 'O1[11]', The 'O1[11]' Pin/bus on the 'sram64x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x16', pin 'O1[10]', The 'O1[10]' Pin/bus on the 'sram64x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x16', pin 'O1[9]', The 'O1[9]' Pin/bus on the 'sram64x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x16', pin 'O1[8]', The 'O1[8]' Pin/bus on the 'sram64x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x16', pin 'O1[7]', The 'O1[7]' Pin/bus on the 'sram64x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x16', pin 'O1[6]', The 'O1[6]' Pin/bus on the 'sram64x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x16', pin 'O1[5]', The 'O1[5]' Pin/bus on the 'sram64x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x16', pin 'O1[4]', The 'O1[4]' Pin/bus on the 'sram64x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x16', pin 'O1[3]', The 'O1[3]' Pin/bus on the 'sram64x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x16', pin 'O1[2]', The 'O1[2]' Pin/bus on the 'sram64x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x16', pin 'O1[1]', The 'O1[1]' Pin/bus on the 'sram64x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x16', pin 'O1[0]', The 'O1[0]' Pin/bus on the 'sram64x16' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 66, Cell 'sram64x16', Failed to recognize the functionality of cell 'sram64x16'. (LIBG-10)
Warning: Line 57, The 'default_intrinsic_fall' attribute is not specified. Using 1.00. (LBDB-172)
Warning: Line 57, The 'default_inout_pin_fall_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_intrinsic_rise' attribute is not specified. Using 1.00. (LBDB-172)
Warning: Line 57, The 'default_slope_rise' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_output_pin_fall_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_slope_fall' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_inout_pin_rise_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_output_pin_rise_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_cell_leakage_power' attribute is not specified. Using 0.00. (LBDB-172)
Technology library 'sram64x16' read successfully
1
write_lib sram64x16 -output sram64x16.db
Wrote the 'sram64x16' library to '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x16.pd.tmp/sram64x16.db' successfully.
1
exit

Thank you...

GENERATING /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/sram/sram64x16.conf
UCB_VLSI_HOME=/home/ff/cs250
UCB_STDCELLS=synopsys-32nm/multi_vt

Cell Width:  36.480000
Cell Height: 25.536000
Cell Area:   931.553280
ERROR: Address pins overlap with WE pins!
ERROR: Address pins overlap with WE pins!
mkdir -p /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams
rm -f /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x32.pd.log /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x32.lef /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x32.lib /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x32.db
rm -rf /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x32.mw /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x32.pd.tmp
cd /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams && /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/ucbsc/ucbsc --pd /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/sram/sram64x32.conf 2>&1 | tee /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x32.pd.log
Cache size                    : 256
Block size                    : 4
Associativity                 : 1
Read only ports               : 1
Write only ports              : 1
Read write ports              : 0
Single ended read ports       : 0
Cache banks (UCA)             : 1
Technology                    : 0.032
Temperature                   : 350
Tag size                      : 42
cache type                    : Scratch RAM
Model as memory               : 0
Access mode                   : 0
Data array cell type          : 2
Data array peripheral type    : 2
Tag array cell type           : 2
Tag array peripheral type     : 2
Design objective (UCA wt)     : 0 0 50 0 50
Design objective (UCA dev)    : 50 1000 100 1000 1000
Design objective (NUCA wt)    : 0 0 0 0 100
Design objective (NUCA dev)   : 0 0 0 0 100
Cache model                   : 0
Nuca bank                     : 0
Wire inside mat               : 1
Wire outside mat              : 1
Interconnect projection       : 1
Wire signalling               : 0
Cores                         : 8
Print level                   : 1
ECC overhead                  : 1
Page size                     : 8192
Burst length                  : 8
Internal prefetch width       : 8
Force cache config            : 0

---------- CACTI version 6.5, Uniform Cache Access SRAM Model ----------

Cache Parameters:
    Total cache size (bytes): 256
    Number of banks: 1
    Associativity: direct mapped
    Block size (bytes): 4
    Read/write Ports: 0
    Read ports: 1
    Write ports: 1
    Technology size (nm): 32

    Access time (ns): 0.280164
    Cycle time (ns):  0.228751
    Total dynamic read energy per access (nJ): 0.000330926
    Total leakage power of a bank (mW): 0.0430578
    Total dynamic write energy per access (nJ): 0.000310683
    Cache height x width (mm): 0.0491641 x 0.0369781

    Best Ndwl : 1
    Best Ndbl : 2
    Best Nspd : 2
    Best Ndcm : 4
    Best Ndsam L1 : 1
    Best Ndsam L2 : 1

    Data array, H-tree wire type: Delay optimized global wires

Time Components:

  Data side (with Output driver) (ns): 0.280164
	H-tree input delay (ns): 0
	Decoder + wordline delay (ns): 0.158035
	Bitline delay (ns): 0.0488803
	Sense Amplifier delay (ns): 0.00325135
	H-tree output delay (ns): 0.0699973


Power Components:

  Data array: Total dynamic read energy/access  (nJ): 0.000330926
	Total leakage read/write power of a bank (mW): 0.0430578
	Total energy in H-tree (that includes both address and data transfer) (nJ): 0
	Output Htree Energy (nJ): 0
	Decoder (nJ): 5.3313e-06
	Wordline (nJ): 1.39191e-05
	Bitline mux & associated drivers (nJ): 1.29829e-05
	Sense amp mux & associated drivers (nJ): 0
	Bitlines (nJ): 5.13185e-05
	Sense amplifier energy (nJ): 1.29264e-05
	Sub-array output driver (nJ): 0.000169622


Area Components:

  Data array: Area (mm2): 0.001818
	Height (mm): 0.0491641
	Width (mm): 0.0369781
	Area efficiency (Memory cell area/Total area) - 34.5096 %
		MAT Height (mm): 0.0491641
		MAT Length (mm): 0.0369781
		Subarray Height (mm): 0.0113091
		Subarray Length (mm): 0.0321654

Wire Properties:

  Delay Optimal
	Repeater size - 122.371 
	Repeater spacing - 0.186362 (mm) 
	Delay - 0.130706 (ns/mm) 
	PowerD - 0.000183134 (nJ/mm) 
	PowerL - 0.00443502 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  5% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  10% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  20% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  30% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  Low-swing wire (1 mm) - Note: Unlike repeated wires, 
	delay and power values of low-swing wires do not
	have a linear relationship with length. 
	delay - 0.130458 (ns) 
	powerD - 7.29923e-07 (nJ) 
	PowerL - 3.01137e-08 (mW)
	Wire width - 1.28e-07 microns
	Wire spacing - 1.28e-07 microns


Connection to IPC server failed.
Starting IPC Server. (Port = 1925)
IPC Server started successfully.
Using display unix:50
                  Milkyway(TM)
  Version G-2012.06 for RHEL64 -- May 24, 2012
                                                  

Linux 3.2.0-4-amd64 #1 SMP Debian 3.2.63-2+deb7u2 x86_64

Host: icluster13.EECS.Berkeley.EDU (AMD.64)

Copyright (C) 1991-2012 Synopsys, Inc. All rights reserved.
Your use of this program is subject to the terms and conditions of
a written license agreement between you, or your company, and Synopsys.
Use the Tcl command "help about" for additional information about
certain restrictions on your use of this software and its inputs and outputs.
Install Path: /home/ff/cs250/tools/synopsys/mw/current

Starting a non page replacement mode Milkyway db session... 

Loading /home/ff/cs250/tools/synopsys/mw/current/etc/scheme/.avntrc
#t
 Info: loading setup file(s)
Info: sourcing installation .synopsys_milkyway.tcl
Info: sourced /home/ff/cs250/tools/synopsys/mw/current/etc/auxx/tcllib/astro/milkyway.tbc
Open library "/home/ff/cs250/fa10/stdcells/synopsys-32nm/vendor/lib/sram/milkyway/SRAM32NM" successfully.
Change index of default color [magenta] from [51] to [55]
Unable to set dimmed layer "10" line style to "none_@_Dim_@_"
Technology data dumped to sram64x32.tempTech completely.
All libraries closed successfully.
Start to load technology file sram64x32.tempTech.
Warning: Layer 'M4' has rounded fat table thresholds '(0, 0.151, 0.301, 1.501, 3)'. (line 767) (TFCHK-055)
Warning: DesignRule is defined with non-consecutive layers 'VIA1' and 'VIA1'. (line 2909) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA2' and 'VIA2'. (line 2926) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA3' and 'VIA3'. (line 2943) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA4' and 'VIA4'. (line 2960) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA5' and 'VIA5'. (line 2977) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA6' and 'VIA6'. (line 2994) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA7' and 'VIA7'. (line 3011) (TFCHK-080)
Warning: Layer 'M1' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.13 or 0.105. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.164 or 0.139. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M5' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M6' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M7' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M8' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.179 or 0.164. (TFCHK-049)
Warning: Layer 'M9' has a pitch 2.432 that does not match the recommended wire-to-via pitch 1.74. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the recommended wire-to-via pitch 4.5. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the doubled pitch 2.432 or tripled pitch 3.648. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file sram64x32.tempTech has been loaded successfully.

	>>>>>>> MILKYWAY LEF IN <<<<<<<

>>> Read Cell LEF File "/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x32.pd.tmp/sram64x32.lef" ... 



Starting to read LEF file ...
Re-mark cell sram64x32's type as MacroCell.


Calling LEF IN API exit handler ...
 Done


Read LEF completed.


Extracting blockage/pin ... 

------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
Marking EEQ ports in each cell.
------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
       Processing cell [sram64x32_1907.CEL] ...
(Macro Instance Object Layer) .....................
Metal[5] pin access processing ...
Acc-edge scanBox: [0, 0] - [36480, 4864]
Acc-edge metal scanBox: [2736, 0] - [33896, 4864]
Acc-edge scanBox: [31616, 0] - [36480, 48640]
Acc-edge metal scanBox: [31616, 0] - [36480, 42712]
Acc-edge scanBox: [0, 43776] - [36480, 48640]
Acc-edge metal scanBox: [5195, 43776] - [9915, 48640]
Acc-edge scanBox: [0, 0] - [4864, 48640]
Acc-edge metal scanBox: [0, 0] - [5016, 42712]
Metal[4] pin access processing ...
Acc-edge scanBox: [0, 0] - [36480, 5984]
Acc-edge metal scanBox: [2736, 0] - [33896, 5984]
Acc-edge scanBox: [30496, 0] - [36480, 48640]
Acc-edge metal scanBox: [30400, 0] - [36480, 42712]
Acc-edge scanBox: [0, 42656] - [36480, 48640]
Acc-edge metal scanBox: [0, 42560] - [36480, 48640]
Acc-edge scanBox: [0, 0] - [5984, 48640]
Acc-edge metal scanBox: [0, 0] - [5984, 42712]
Metal[3] pin access processing ...
Acc-edge scanBox: [0, 0] - [36480, 2432]
Acc-edge metal scanBox: [2736, 0] - [33896, 2432]
Acc-edge scanBox: [34048, 0] - [36480, 48640]
Acc-edge metal scanBox: [34048, 24320] - [36480, 42712]
Acc-edge scanBox: [0, 46208] - [36480, 48640]
Acc-edge metal scanBox: [5195, 46208] - [9915, 48640]
Acc-edge scanBox: [0, 0] - [2432, 48640]
Acc-edge metal scanBox: [0, 12160] - [2432, 42712]
Metal[2] pin access processing ...
Acc-edge scanBox: [0, 0] - [36480, 1216]
Acc-edge metal scanBox: [2736, 0] - [33896, 1216]
Acc-edge scanBox: [35264, 0] - [36480, 48640]
Acc-edge metal scanBox: [35264, 24320] - [36480, 42712]
Acc-edge scanBox: [0, 47424] - [36480, 48640]
Acc-edge metal scanBox: [5195, 46640] - [9915, 48640]
Acc-edge scanBox: [0, 0] - [1216, 48640]
Acc-edge metal scanBox: [0, 12160] - [1216, 42712]
Made macro sram64x32.

Load Library settings...
WARNING : This is not a standard cell library.
Skip setting PR boundary & defining wire track.

Maximum memory usage for this session:    52.22 MB
CPU usage for this session: 0 seconds
Kill NullXServer PID = 1912
Thank you for using Milkyway
Exit AMonitor!
Exit AServer!

                           DesignWare (R)
                        Library Compiler (TM)

          Version G-2012.06-SP3 for RHEL64 -- Oct 23, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
read_lib sram64x32.lib
Reading '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x32.pd.tmp/sram64x32.lib' ...
Warning: Line 97, Cell 'sram64x32', pin 'OEB1', The pin 'OEB1' does not have a internal_power group. (LBDB-607)
Warning: Line 117, Cell 'sram64x32', pin 'CSB1', The pin 'CSB1' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram64x32', pin 'A1[5]', The pin 'A1[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram64x32', pin 'A1[4]', The pin 'A1[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram64x32', pin 'A1[3]', The pin 'A1[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram64x32', pin 'A1[2]', The pin 'A1[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram64x32', pin 'A1[1]', The pin 'A1[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram64x32', pin 'A1[0]', The pin 'A1[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[31]', The pin 'O1[31]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[30]', The pin 'O1[30]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[29]', The pin 'O1[29]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[28]', The pin 'O1[28]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[27]', The pin 'O1[27]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[26]', The pin 'O1[26]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[25]', The pin 'O1[25]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[24]', The pin 'O1[24]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[23]', The pin 'O1[23]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[22]', The pin 'O1[22]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[21]', The pin 'O1[21]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[20]', The pin 'O1[20]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[19]', The pin 'O1[19]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[18]', The pin 'O1[18]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[17]', The pin 'O1[17]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[16]', The pin 'O1[16]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[15]', The pin 'O1[15]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[14]', The pin 'O1[14]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[13]', The pin 'O1[13]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[12]', The pin 'O1[12]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[11]', The pin 'O1[11]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[10]', The pin 'O1[10]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[9]', The pin 'O1[9]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[8]', The pin 'O1[8]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[7]', The pin 'O1[7]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[6]', The pin 'O1[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[5]', The pin 'O1[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[4]', The pin 'O1[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[3]', The pin 'O1[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[2]', The pin 'O1[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[1]', The pin 'O1[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[0]', The pin 'O1[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 192, Cell 'sram64x32', pin 'WEB2', The pin 'WEB2' does not have a internal_power group. (LBDB-607)
Warning: Line 212, Cell 'sram64x32', pin 'CSB2', The pin 'CSB2' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram64x32', pin 'A2[5]', The pin 'A2[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram64x32', pin 'A2[4]', The pin 'A2[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram64x32', pin 'A2[3]', The pin 'A2[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram64x32', pin 'A2[2]', The pin 'A2[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram64x32', pin 'A2[1]', The pin 'A2[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram64x32', pin 'A2[0]', The pin 'A2[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[31]', The pin 'I2[31]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[30]', The pin 'I2[30]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[29]', The pin 'I2[29]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[28]', The pin 'I2[28]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[27]', The pin 'I2[27]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[26]', The pin 'I2[26]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[25]', The pin 'I2[25]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[24]', The pin 'I2[24]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[23]', The pin 'I2[23]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[22]', The pin 'I2[22]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[21]', The pin 'I2[21]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[20]', The pin 'I2[20]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[19]', The pin 'I2[19]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[18]', The pin 'I2[18]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[17]', The pin 'I2[17]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[16]', The pin 'I2[16]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[15]', The pin 'I2[15]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[14]', The pin 'I2[14]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[13]', The pin 'I2[13]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[12]', The pin 'I2[12]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[11]', The pin 'I2[11]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[10]', The pin 'I2[10]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[9]', The pin 'I2[9]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[8]', The pin 'I2[8]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[7]', The pin 'I2[7]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[6]', The pin 'I2[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[5]', The pin 'I2[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[4]', The pin 'I2[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[3]', The pin 'I2[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[2]', The pin 'I2[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[1]', The pin 'I2[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x32', pin 'I2[0]', The pin 'I2[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x32', pin 'O1[31]', The 'O1[31]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[30]', The 'O1[30]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[29]', The 'O1[29]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[28]', The 'O1[28]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[27]', The 'O1[27]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[26]', The 'O1[26]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[25]', The 'O1[25]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[24]', The 'O1[24]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[23]', The 'O1[23]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[22]', The 'O1[22]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[21]', The 'O1[21]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[20]', The 'O1[20]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[19]', The 'O1[19]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[18]', The 'O1[18]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[17]', The 'O1[17]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[16]', The 'O1[16]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[15]', The 'O1[15]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[14]', The 'O1[14]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[13]', The 'O1[13]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[12]', The 'O1[12]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[11]', The 'O1[11]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[10]', The 'O1[10]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[9]', The 'O1[9]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[8]', The 'O1[8]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[7]', The 'O1[7]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[6]', The 'O1[6]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[5]', The 'O1[5]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[4]', The 'O1[4]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[3]', The 'O1[3]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[2]', The 'O1[2]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[1]', The 'O1[1]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x32', pin 'O1[0]', The 'O1[0]' Pin/bus on the 'sram64x32' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 66, Cell 'sram64x32', Failed to recognize the functionality of cell 'sram64x32'. (LIBG-10)
Warning: Line 57, The 'default_intrinsic_fall' attribute is not specified. Using 1.00. (LBDB-172)
Warning: Line 57, The 'default_inout_pin_fall_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_intrinsic_rise' attribute is not specified. Using 1.00. (LBDB-172)
Warning: Line 57, The 'default_slope_rise' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_output_pin_fall_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_slope_fall' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_inout_pin_rise_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_output_pin_rise_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_cell_leakage_power' attribute is not specified. Using 0.00. (LBDB-172)
Technology library 'sram64x32' read successfully
1
write_lib sram64x32 -output sram64x32.db
Wrote the 'sram64x32' library to '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x32.pd.tmp/sram64x32.db' successfully.
1
exit

Thank you...

GENERATING /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/sram/sram64x32.conf
UCB_VLSI_HOME=/home/ff/cs250
UCB_STDCELLS=synopsys-32nm/multi_vt

Cell Width:  36.480000
Cell Height: 48.640000
Cell Area:   1774.387200
mkdir -p /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams
rm -f /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x8.pd.log /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x8.lef /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x8.lib /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x8.db
rm -rf /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x8.mw /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x8.pd.tmp
cd /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams && /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/ucbsc/ucbsc --pd /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/sram/sram64x8.conf 2>&1 | tee /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x8.pd.log
Cache size                    : 64
Block size                    : 1
Associativity                 : 1
Read only ports               : 1
Write only ports              : 1
Read write ports              : 0
Single ended read ports       : 0
Cache banks (UCA)             : 1
Technology                    : 0.032
Temperature                   : 350
Tag size                      : 42
cache type                    : Scratch RAM
Model as memory               : 0
Access mode                   : 0
Data array cell type          : 2
Data array peripheral type    : 2
Tag array cell type           : 2
Tag array peripheral type     : 2
Design objective (UCA wt)     : 0 0 50 0 50
Design objective (UCA dev)    : 50 1000 100 1000 1000
Design objective (NUCA wt)    : 0 0 0 0 100
Design objective (NUCA dev)   : 0 0 0 0 100
Cache model                   : 0
Nuca bank                     : 0
Wire inside mat               : 1
Wire outside mat              : 1
Interconnect projection       : 1
Wire signalling               : 0
Cores                         : 8
Print level                   : 1
ECC overhead                  : 1
Page size                     : 8192
Burst length                  : 8
Internal prefetch width       : 8
Force cache config            : 0

---------- CACTI version 6.5, Uniform Cache Access SRAM Model ----------

Cache Parameters:
    Total cache size (bytes): 64
    Number of banks: 1
    Associativity: direct mapped
    Block size (bytes): 1
    Read/write Ports: 0
    Read ports: 1
    Write ports: 1
    Technology size (nm): 32

    Access time (ns): 0.261404
    Cycle time (ns):  0.189917
    Total dynamic read energy per access (nJ): 9.16744e-05
    Total leakage power of a bank (mW): 0.0102385
    Total dynamic write energy per access (nJ): 8.66137e-05
    Cache height x width (mm): 0.0353401 x 0.0104885

    Best Ndwl : 1
    Best Ndbl : 2
    Best Nspd : 2
    Best Ndcm : 4
    Best Ndsam L1 : 1
    Best Ndsam L2 : 1

    Data array, H-tree wire type: Delay optimized global wires

Time Components:

  Data side (with Output driver) (ns): 0.261404
	H-tree input delay (ns): 0
	Decoder + wordline delay (ns): 0.13355
	Bitline delay (ns): 0.0546062
	Sense Amplifier delay (ns): 0.00325135
	H-tree output delay (ns): 0.0699973


Power Components:

  Data array: Total dynamic read energy/access  (nJ): 9.16744e-05
	Total leakage read/write power of a bank (mW): 0.0102385
	Total energy in H-tree (that includes both address and data transfer) (nJ): 0
	Output Htree Energy (nJ): 0
	Decoder (nJ): 5.3313e-06
	Wordline (nJ): 3.04636e-06
	Bitline mux & associated drivers (nJ): 3.09229e-06
	Sense amp mux & associated drivers (nJ): 0
	Bitlines (nJ): 1.28296e-05
	Sense amplifier energy (nJ): 3.2316e-06
	Sub-array output driver (nJ): 4.24055e-05


Area Components:

  Data array: Area (mm2): 0.000370666
	Height (mm): 0.0353401
	Width (mm): 0.0104885
	Area efficiency (Memory cell area/Total area) - 42.3146 %
		MAT Height (mm): 0.0353401
		MAT Length (mm): 0.0104885
		Subarray Height (mm): 0.0113091
		Subarray Length (mm): 0.00804135

Wire Properties:

  Delay Optimal
	Repeater size - 122.371 
	Repeater spacing - 0.186362 (mm) 
	Delay - 0.130706 (ns/mm) 
	PowerD - 0.000183134 (nJ/mm) 
	PowerL - 0.00443502 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  5% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  10% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  20% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  30% Overhead
	Repeater size - 0 
	Repeater spacing - 0 (mm) 
	Delay - 0 (ns/mm) 
	PowerD - 0 (nJ/mm) 
	PowerL - 0 (mW/mm)
	Wire width - 0.064 microns
	Wire spacing - 0.064 microns

  Low-swing wire (1 mm) - Note: Unlike repeated wires, 
	delay and power values of low-swing wires do not
	have a linear relationship with length. 
	delay - 0.130458 (ns) 
	powerD - 7.29923e-07 (nJ) 
	PowerL - 3.01137e-08 (mW)
	Wire width - 1.28e-07 microns
	Wire spacing - 1.28e-07 microns


Connection to IPC server failed.
Starting IPC Server. (Port = 1925)
IPC Server started successfully.
Using display unix:50
                  Milkyway(TM)
  Version G-2012.06 for RHEL64 -- May 24, 2012
                                                  

Linux 3.2.0-4-amd64 #1 SMP Debian 3.2.63-2+deb7u2 x86_64

Host: icluster13.EECS.Berkeley.EDU (AMD.64)

Copyright (C) 1991-2012 Synopsys, Inc. All rights reserved.
Your use of this program is subject to the terms and conditions of
a written license agreement between you, or your company, and Synopsys.
Use the Tcl command "help about" for additional information about
certain restrictions on your use of this software and its inputs and outputs.
Install Path: /home/ff/cs250/tools/synopsys/mw/current

Starting a non page replacement mode Milkyway db session... 

Loading /home/ff/cs250/tools/synopsys/mw/current/etc/scheme/.avntrc
#t
 Info: loading setup file(s)
Info: sourcing installation .synopsys_milkyway.tcl
Info: sourced /home/ff/cs250/tools/synopsys/mw/current/etc/auxx/tcllib/astro/milkyway.tbc
Open library "/home/ff/cs250/fa10/stdcells/synopsys-32nm/vendor/lib/sram/milkyway/SRAM32NM" successfully.
Change index of default color [magenta] from [51] to [55]
Unable to set dimmed layer "10" line style to "none_@_Dim_@_"
Technology data dumped to sram64x8.tempTech completely.
All libraries closed successfully.
Start to load technology file sram64x8.tempTech.
Warning: Layer 'M4' has rounded fat table thresholds '(0, 0.151, 0.301, 1.501, 3)'. (line 767) (TFCHK-055)
Warning: DesignRule is defined with non-consecutive layers 'VIA1' and 'VIA1'. (line 2909) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA2' and 'VIA2'. (line 2926) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA3' and 'VIA3'. (line 2943) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA4' and 'VIA4'. (line 2960) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA5' and 'VIA5'. (line 2977) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA6' and 'VIA6'. (line 2994) (TFCHK-080)
Warning: DesignRule is defined with non-consecutive layers 'VIA7' and 'VIA7'. (line 3011) (TFCHK-080)
Warning: Layer 'M1' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.13 or 0.105. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.164 or 0.139. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M5' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M6' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M7' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.164. (TFCHK-049)
Warning: Layer 'M8' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.179 or 0.164. (TFCHK-049)
Warning: Layer 'M9' has a pitch 2.432 that does not match the recommended wire-to-via pitch 1.74. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the recommended wire-to-via pitch 4.5. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the doubled pitch 2.432 or tripled pitch 3.648. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file sram64x8.tempTech has been loaded successfully.

	>>>>>>> MILKYWAY LEF IN <<<<<<<

>>> Read Cell LEF File "/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x8.pd.tmp/sram64x8.lef" ... 



Starting to read LEF file ...
Re-mark cell sram64x8's type as MacroCell.


Calling LEF IN API exit handler ...
 Done


Read LEF completed.


Extracting blockage/pin ... 

------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
Marking EEQ ports in each cell.
------ new BPV starts ... -----
Using [5 x 5] Fat Wire Table for M1
Fat condition [0] is less than minWidth on M1
Using [5 x 5] Fat Wire Table for M2
Fat condition [0] is less than minWidth on M2
Using [5 x 5] Fat Wire Table for M3
Fat condition [0] is less than minWidth on M3
Using [5 x 5] Fat Wire Table for M4
Fat condition [0] is less than minWidth on M4
Using [5 x 5] Fat Wire Table for M5
Fat condition [0] is less than minWidth on M5
Using [5 x 5] Fat Wire Table for M6
Fat condition [0] is less than minWidth on M6
Using [5 x 5] Fat Wire Table for M7
Fat condition [0] is less than minWidth on M7
Using [5 x 5] Fat Wire Table for M8
Fat condition [0] is less than minWidth on M8
Using [3 x 3] Fat Wire Table for M9
Fat condition [0] is less than minWidth on M9
       Processing cell [sram64x8_1961.CEL] ...
(Macro Instance Object Layer) .....................
Metal[5] pin access processing ...
Acc-edge scanBox: [0, 0] - [9728, 4864]
Acc-edge metal scanBox: [608, 0] - [9272, 4864]
Acc-edge scanBox: [4864, 0] - [9728, 35264]
Acc-edge metal scanBox: [4864, 0] - [9915, 35264]
Acc-edge scanBox: [0, 30400] - [9728, 35264]
Acc-edge metal scanBox: [0, 30400] - [9915, 35264]
Acc-edge scanBox: [0, 0] - [4864, 35264]
Acc-edge metal scanBox: [0, 0] - [4864, 31008]
Metal[4] pin access processing ...
Acc-edge scanBox: [0, 0] - [9728, 4312]
Acc-edge metal scanBox: [608, 0] - [9272, 4312]
Acc-edge scanBox: [5416, 0] - [9728, 35264]
Acc-edge metal scanBox: [5416, 0] - [9728, 31008]
Acc-edge scanBox: [0, 30952] - [9728, 35264]
Acc-edge metal scanBox: [0, 30856] - [9728, 35264]
Acc-edge scanBox: [0, 0] - [4312, 35264]
Acc-edge metal scanBox: [0, 0] - [4312, 31008]
Metal[3] pin access processing ...
Acc-edge scanBox: [0, 0] - [9728, 2432]
Acc-edge metal scanBox: [608, 0] - [9272, 2432]
Acc-edge scanBox: [7296, 0] - [9728, 35264]
Acc-edge metal scanBox: [7296, 0] - [9915, 35264]
Acc-edge scanBox: [0, 32832] - [9728, 35264]
Acc-edge metal scanBox: [5195, 32832] - [9915, 35264]
Acc-edge scanBox: [0, 0] - [2432, 35264]
Acc-edge metal scanBox: [0, 0] - [2584, 31008]
Metal[2] pin access processing ...
Acc-edge scanBox: [0, 0] - [9728, 1216]
Acc-edge metal scanBox: [608, 0] - [9272, 1216]
Acc-edge scanBox: [8512, 0] - [9728, 35264]
Acc-edge metal scanBox: [7915, 0] - [9915, 35264]
Acc-edge scanBox: [0, 34048] - [9728, 35264]
Acc-edge metal scanBox: [5195, 33264] - [9915, 35264]
Acc-edge scanBox: [0, 0] - [1216, 35264]
Acc-edge metal scanBox: [0, 0] - [1368, 31008]
Made macro sram64x8.

Load Library settings...
WARNING : This is not a standard cell library.
Skip setting PR boundary & defining wire track.

Maximum memory usage for this session:    52.01 MB
CPU usage for this session: 0 seconds
Kill NullXServer PID = 1966
Thank you for using Milkyway
Exit AMonitor!
Exit AServer!

                           DesignWare (R)
                        Library Compiler (TM)

          Version G-2012.06-SP3 for RHEL64 -- Oct 23, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
read_lib sram64x8.lib
Reading '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x8.pd.tmp/sram64x8.lib' ...
Warning: Line 97, Cell 'sram64x8', pin 'OEB1', The pin 'OEB1' does not have a internal_power group. (LBDB-607)
Warning: Line 117, Cell 'sram64x8', pin 'CSB1', The pin 'CSB1' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram64x8', pin 'A1[5]', The pin 'A1[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram64x8', pin 'A1[4]', The pin 'A1[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram64x8', pin 'A1[3]', The pin 'A1[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram64x8', pin 'A1[2]', The pin 'A1[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram64x8', pin 'A1[1]', The pin 'A1[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 138, Cell 'sram64x8', pin 'A1[0]', The pin 'A1[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x8', pin 'O1[7]', The pin 'O1[7]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x8', pin 'O1[6]', The pin 'O1[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x8', pin 'O1[5]', The pin 'O1[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x8', pin 'O1[4]', The pin 'O1[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x8', pin 'O1[3]', The pin 'O1[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x8', pin 'O1[2]', The pin 'O1[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x8', pin 'O1[1]', The pin 'O1[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x8', pin 'O1[0]', The pin 'O1[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 192, Cell 'sram64x8', pin 'WEB2', The pin 'WEB2' does not have a internal_power group. (LBDB-607)
Warning: Line 212, Cell 'sram64x8', pin 'CSB2', The pin 'CSB2' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram64x8', pin 'A2[5]', The pin 'A2[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram64x8', pin 'A2[4]', The pin 'A2[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram64x8', pin 'A2[3]', The pin 'A2[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram64x8', pin 'A2[2]', The pin 'A2[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram64x8', pin 'A2[1]', The pin 'A2[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 233, Cell 'sram64x8', pin 'A2[0]', The pin 'A2[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x8', pin 'I2[7]', The pin 'I2[7]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x8', pin 'I2[6]', The pin 'I2[6]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x8', pin 'I2[5]', The pin 'I2[5]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x8', pin 'I2[4]', The pin 'I2[4]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x8', pin 'I2[3]', The pin 'I2[3]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x8', pin 'I2[2]', The pin 'I2[2]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x8', pin 'I2[1]', The pin 'I2[1]' does not have a internal_power group. (LBDB-607)
Warning: Line 254, Cell 'sram64x8', pin 'I2[0]', The pin 'I2[0]' does not have a internal_power group. (LBDB-607)
Warning: Line 159, Cell 'sram64x8', pin 'O1[7]', The 'O1[7]' Pin/bus on the 'sram64x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x8', pin 'O1[6]', The 'O1[6]' Pin/bus on the 'sram64x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x8', pin 'O1[5]', The 'O1[5]' Pin/bus on the 'sram64x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x8', pin 'O1[4]', The 'O1[4]' Pin/bus on the 'sram64x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x8', pin 'O1[3]', The 'O1[3]' Pin/bus on the 'sram64x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x8', pin 'O1[2]', The 'O1[2]' Pin/bus on the 'sram64x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x8', pin 'O1[1]', The 'O1[1]' Pin/bus on the 'sram64x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 159, Cell 'sram64x8', pin 'O1[0]', The 'O1[0]' Pin/bus on the 'sram64x8' cell has no 'function' attribute.
	The cell becomes a black box. (LIBG-16)
Warning: Line 66, Cell 'sram64x8', Failed to recognize the functionality of cell 'sram64x8'. (LIBG-10)
Warning: Line 57, The 'default_intrinsic_fall' attribute is not specified. Using 1.00. (LBDB-172)
Warning: Line 57, The 'default_inout_pin_fall_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_intrinsic_rise' attribute is not specified. Using 1.00. (LBDB-172)
Warning: Line 57, The 'default_slope_rise' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_output_pin_fall_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_slope_fall' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_inout_pin_rise_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_output_pin_rise_res' attribute is not specified. Using 0.00. (LBDB-172)
Warning: Line 57, The 'default_cell_leakage_power' attribute is not specified. Using 0.00. (LBDB-172)
Technology library 'sram64x8' read successfully
1
write_lib sram64x8 -output sram64x8.db
Wrote the 'sram64x8' library to '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x8.pd.tmp/sram64x8.db' successfully.
1
exit

Thank you...

GENERATING /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/sram/sram64x8.conf
UCB_VLSI_HOME=/home/ff/cs250
UCB_STDCELLS=synopsys-32nm/multi_vt

Cell Width:  9.728000
Cell Height: 35.264000
Cell Area:   343.048192
cd /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/dc-syn; \
	mkdir /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/dc-syn/build-dc-080.00ns-2014-12-15_00-42; \
	rm -f /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/dc-syn/current-dc; \
	ln -s build-dc-080.00ns-2014-12-15_00-42 /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/dc-syn/current-dc; \
	cp /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/dc-syn/dc_scripts/dc.tcl /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/dc-syn/dc_scripts/find_regs.tcl /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/dc-syn/setup/constraints.tcl /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/dc-syn/setup/common_setup.tcl /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/dc-syn/setup/dc_setup.tcl /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/dc-syn/setup/dc_setup_filenames.tcl /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/dc-syn/current-dc; \
	cp ../Makefrag /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/dc-syn/current-dc; \
	echo -e 'set DESIGN_NAME                 "KeyValueStore";\n set STRIP_PATH                  "KeyValueStore.VlsiConfig-harness/KeyValueStore.VlsiConfig";\n set ADDITIONAL_SEARCH_PATH      "/home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db  /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-src";\n set TARGET_LIBRARY_FILES        "/home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_hvt.db /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_rvt.db /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_lvt.db  /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x24.db /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x8.db /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x16.db /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x32.db /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x8.db /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram256x8.db /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x16.db /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x32.db /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x8.db";\n set MW_REFERENCE_LIB_DIRS       "/home/ff/cs250/stdcells/synopsys-32nm/multi_vt/mw/cells_hvt.mw /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/mw/cells_rvt.mw /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/mw/cells_lvt.mw  /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x24.mw /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x8.mw /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x16.mw /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x32.mw /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x8.mw /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram256x8.mw /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x16.mw /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x32.mw /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x8.mw";\n set MIN_LIBRARY_FILES           "";\n set TECH_FILE                   "/home/ff/cs250/stdcells/synopsys-32nm/multi_vt/techfile/techfile.tf";\n set MAP_FILE                    "/home/ff/cs250/stdcells/synopsys-32nm/multi_vt/techfile/tech2itf.map";\n set TLUPLUS_MAX_FILE            "/home/ff/cs250/stdcells/synopsys-32nm/multi_vt/tluplus/max.tluplus";\n set TLUPLUS_MIN_FILE            "/home/ff/cs250/stdcells/synopsys-32nm/multi_vt/tluplus/min.tluplus";\n set ALIB_DIR                    "../alib";\n set RTL_SOURCE_FILES            "KeyValueStore.VlsiConfig.v";\n set DCRM_CONSTRAINTS_INPUT_FILE "constraints.tcl";\n set REPORTS_DIR                 "reports";\n set RESULTS_DIR                 "results";\n set CLOCK_PERIOD                "080.00";\n set CLOCK_UNCERTAINTY           "0.04";\n set INPUT_DELAY                 "0.1";\n set OUTPUT_DELAY                "0.1";\n ' > /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/dc-syn/current-dc/make_generated_vars.tcl; \
	date > /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/dc-syn/current-dc/timestamp; \

cd /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/dc-syn/current-dc; \
	mkdir -p log; \
	dc_shell-xg-t -64bit -topographical_mode -f dc.tcl | tee log/dc.log; \
	date > dc; \
	cd ..

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version G-2012.06-SP3 for RHEL64 -- Oct 23, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
Starting shell in Topographical mode...
source dc_setup.tcl
set_app_var target_library /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_hvt.db /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_rvt.db /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_lvt.db  /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x24.db /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x8.db /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x16.db /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x32.db /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x8.db /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram256x8.db /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x16.db /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x32.db /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x8.db
MIN_LIBRARY_FILES = 
Start to load technology file /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/techfile/techfile.tf.
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/techfile/techfile.tf has been loaded successfully.
ViewDB Library /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_hvt.db loaded by check_library
ViewDB Library /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_rvt.db loaded by check_library
ViewDB Library /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_lvt.db loaded by check_library
ViewDB Library /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x24.db loaded by check_library
ViewDB Library /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x8.db loaded by check_library
ViewDB Library /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x16.db loaded by check_library
ViewDB Library /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x32.db loaded by check_library
ViewDB Library /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x8.db loaded by check_library
ViewDB Library /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram256x8.db loaded by check_library
ViewDB Library /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x16.db loaded by check_library
ViewDB Library /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x32.db loaded by check_library
ViewDB Library /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x8.db loaded by check_library

#BEGIN_XCHECK_LIBRARY

Logic Library:    saed32hvt_tt1p05v25c 
                  saed32rvt_tt1p05v25c 
                  saed32lvt_tt1p05v25c 
                  sram1024x24 
                  sram1024x8 
                  sram128x16 
                  sram128x32 
                  sram128x8 
                  sram256x8 
                  sram64x16 
                  sram64x32 
                  sram64x8 
Physical Library: /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/mw/cells_hvt.mw 
                  /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/mw/cells_rvt.mw 
                  /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/mw/cells_lvt.mw 
                  /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x24.mw 
                  /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x8.mw 
                  /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x16.mw 
                  /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x32.mw 
                  /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x8.mw 
                  /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram256x8.mw 
                  /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x16.mw 
                  /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x32.mw 
                  /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x8.mw 
check_library options: 	
Version: 				G-2012.06-SP3
Check date and time:	Mon Dec 15 00:42:51 2014

          List of logic library and file names
------------------------------------------------------------------------------
Logic library name           Logic library file name
------------------------------------------------------------------------------
saed32hvt_tt1p05v25c         /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_hvt.db
saed32rvt_tt1p05v25c         /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_rvt.db
saed32lvt_tt1p05v25c         /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_lvt.db
sram1024x24                  /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x24.db
sram1024x8                   /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x8.db
sram128x16                   /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x16.db
sram128x32                   /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x32.db
sram128x8                    /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x8.db
sram256x8                    /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram256x8.db
sram64x16                    /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x16.db
sram64x32                    /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x32.db
sram64x8                     /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x8.db
------------------------------------------------------------------------------

#BEGIN_XCHECK_LOGICCELLS

Number of cells missing in logic library:	168 (out of 891)

Information: List of cells missing in logic library (LIBCHK-210)
-------------------------------------------------------------------------
Cell name                  Cell type             Physical library
-------------------------------------------------------------------------
LSUPX1_HVT                 Core                  cells_hvt.mw
LSUPX2_HVT                 Core                  cells_hvt.mw
LSUPX4_HVT                 Core                  cells_hvt.mw
LSUPX8_HVT                 Core                  cells_hvt.mw
LSDNSSX8_HVT               Core                  cells_hvt.mw
LSDNX1_HVT                 Core                  cells_hvt.mw
LSDNX2_HVT                 Core                  cells_hvt.mw
LSDNX4_HVT                 Core                  cells_hvt.mw
LSDNX8_HVT                 Core                  cells_hvt.mw
LSUPENCLX1_HVT             Core                  cells_hvt.mw
LSUPENCLX2_HVT             Core                  cells_hvt.mw
LSUPENCLX4_HVT             Core                  cells_hvt.mw
LSUPENCLX8_HVT             Core                  cells_hvt.mw
LSUPENX1_HVT               Core                  cells_hvt.mw
LSUPENX2_HVT               Core                  cells_hvt.mw
LSUPENX4_HVT               Core                  cells_hvt.mw
LSUPENX8_HVT               Core                  cells_hvt.mw
LSDNENCLX4_HVT             Core                  cells_hvt.mw
LSDNENCLX8_HVT             Core                  cells_hvt.mw
LSDNENSSX1_HVT             Core                  cells_hvt.mw
LSDNENSSX2_HVT             Core                  cells_hvt.mw
LSDNENSSX4_HVT             Core                  cells_hvt.mw
LSDNENSSX8_HVT             Core                  cells_hvt.mw
LSDNENX1_HVT               Core                  cells_hvt.mw
LSDNENX2_HVT               Core                  cells_hvt.mw
LSDNENX4_HVT               Core                  cells_hvt.mw
LSDNENX8_HVT               Core                  cells_hvt.mw
LSDNSSX1_HVT               Core                  cells_hvt.mw
LSDNSSX2_HVT               Core                  cells_hvt.mw
LSDNSSX4_HVT               Core                  cells_hvt.mw
LSDNENCLSSX1_HVT           Core                  cells_hvt.mw
LSDNENCLSSX2_HVT           Core                  cells_hvt.mw
LSDNENCLSSX4_HVT           Core                  cells_hvt.mw
LSDNENCLSSX8_HVT           Core                  cells_hvt.mw
LSDNENCLX1_HVT             Core                  cells_hvt.mw
LSDNENCLX2_HVT             Core                  cells_hvt.mw
HEADX2_HVT                 Core                  cells_hvt.mw
HEADX32_HVT                Core                  cells_hvt.mw
HEADX4_HVT                 Core                  cells_hvt.mw
HEADX8_HVT                 Core                  cells_hvt.mw
FOOTX16_HVT                Core                  cells_hvt.mw
FOOTX2_HVT                 Core                  cells_hvt.mw
FOOTX32_HVT                Core                  cells_hvt.mw
FOOTX4_HVT                 Core                  cells_hvt.mw
FOOTX8_HVT                 Core                  cells_hvt.mw
HEAD2X16_HVT               Core                  cells_hvt.mw
HEAD2X2_HVT                Core                  cells_hvt.mw
HEAD2X32_HVT               Core                  cells_hvt.mw
HEAD2X4_HVT                Core                  cells_hvt.mw
HEAD2X8_HVT                Core                  cells_hvt.mw
HEADX16_HVT                Core                  cells_hvt.mw
FOOT2X16_HVT               Core                  cells_hvt.mw
FOOT2X2_HVT                Core                  cells_hvt.mw
FOOT2X32_HVT               Core                  cells_hvt.mw
FOOT2X4_HVT                Core                  cells_hvt.mw
FOOT2X8_HVT                Core                  cells_hvt.mw
LSUPX1_RVT                 Core                  cells_rvt.mw
LSUPX2_RVT                 Core                  cells_rvt.mw
LSUPX4_RVT                 Core                  cells_rvt.mw
LSUPX8_RVT                 Core                  cells_rvt.mw
LSDNSSX8_RVT               Core                  cells_rvt.mw
LSDNX1_RVT                 Core                  cells_rvt.mw
LSDNX2_RVT                 Core                  cells_rvt.mw
LSDNX4_RVT                 Core                  cells_rvt.mw
LSDNX8_RVT                 Core                  cells_rvt.mw
LSUPENCLX1_RVT             Core                  cells_rvt.mw
LSUPENCLX2_RVT             Core                  cells_rvt.mw
LSUPENCLX4_RVT             Core                  cells_rvt.mw
LSUPENCLX8_RVT             Core                  cells_rvt.mw
LSUPENX1_RVT               Core                  cells_rvt.mw
LSUPENX2_RVT               Core                  cells_rvt.mw
LSUPENX4_RVT               Core                  cells_rvt.mw
LSUPENX8_RVT               Core                  cells_rvt.mw
LSDNENCLX4_RVT             Core                  cells_rvt.mw
LSDNENCLX8_RVT             Core                  cells_rvt.mw
LSDNENSSX1_RVT             Core                  cells_rvt.mw
LSDNENSSX2_RVT             Core                  cells_rvt.mw
LSDNENSSX4_RVT             Core                  cells_rvt.mw
LSDNENSSX8_RVT             Core                  cells_rvt.mw
LSDNENX1_RVT               Core                  cells_rvt.mw
LSDNENX2_RVT               Core                  cells_rvt.mw
LSDNENX4_RVT               Core                  cells_rvt.mw
LSDNENX8_RVT               Core                  cells_rvt.mw
LSDNSSX1_RVT               Core                  cells_rvt.mw
LSDNSSX2_RVT               Core                  cells_rvt.mw
LSDNSSX4_RVT               Core                  cells_rvt.mw
LSDNENCLSSX1_RVT           Core                  cells_rvt.mw
LSDNENCLSSX2_RVT           Core                  cells_rvt.mw
LSDNENCLSSX4_RVT           Core                  cells_rvt.mw
LSDNENCLSSX8_RVT           Core                  cells_rvt.mw
LSDNENCLX1_RVT             Core                  cells_rvt.mw
LSDNENCLX2_RVT             Core                  cells_rvt.mw
HEADX2_RVT                 Core                  cells_rvt.mw
HEADX32_RVT                Core                  cells_rvt.mw
HEADX4_RVT                 Core                  cells_rvt.mw
HEADX8_RVT                 Core                  cells_rvt.mw
FOOTX16_RVT                Core                  cells_rvt.mw
FOOTX2_RVT                 Core                  cells_rvt.mw
FOOTX32_RVT                Core                  cells_rvt.mw
FOOTX4_RVT                 Core                  cells_rvt.mw
FOOTX8_RVT                 Core                  cells_rvt.mw
HEAD2X16_RVT               Core                  cells_rvt.mw
HEAD2X2_RVT                Core                  cells_rvt.mw
HEAD2X32_RVT               Core                  cells_rvt.mw
HEAD2X4_RVT                Core                  cells_rvt.mw
HEAD2X8_RVT                Core                  cells_rvt.mw
HEADX16_RVT                Core                  cells_rvt.mw
FOOT2X16_RVT               Core                  cells_rvt.mw
FOOT2X2_RVT                Core                  cells_rvt.mw
FOOT2X32_RVT               Core                  cells_rvt.mw
FOOT2X4_RVT                Core                  cells_rvt.mw
FOOT2X8_RVT                Core                  cells_rvt.mw
LSUPX1_LVT                 Core                  cells_lvt.mw
LSUPX2_LVT                 Core                  cells_lvt.mw
LSUPX4_LVT                 Core                  cells_lvt.mw
LSUPX8_LVT                 Core                  cells_lvt.mw
LSDNSSX8_LVT               Core                  cells_lvt.mw
LSDNX1_LVT                 Core                  cells_lvt.mw
LSDNX2_LVT                 Core                  cells_lvt.mw
LSDNX4_LVT                 Core                  cells_lvt.mw
LSDNX8_LVT                 Core                  cells_lvt.mw
LSUPENCLX1_LVT             Core                  cells_lvt.mw
LSUPENCLX2_LVT             Core                  cells_lvt.mw
LSUPENCLX4_LVT             Core                  cells_lvt.mw
LSUPENCLX8_LVT             Core                  cells_lvt.mw
LSUPENX1_LVT               Core                  cells_lvt.mw
LSUPENX2_LVT               Core                  cells_lvt.mw
LSUPENX4_LVT               Core                  cells_lvt.mw
LSUPENX8_LVT               Core                  cells_lvt.mw
LSDNENCLX4_LVT             Core                  cells_lvt.mw
LSDNENCLX8_LVT             Core                  cells_lvt.mw
LSDNENSSX1_LVT             Core                  cells_lvt.mw
LSDNENSSX2_LVT             Core                  cells_lvt.mw
LSDNENSSX4_LVT             Core                  cells_lvt.mw
LSDNENSSX8_LVT             Core                  cells_lvt.mw
LSDNENX1_LVT               Core                  cells_lvt.mw
LSDNENX2_LVT               Core                  cells_lvt.mw
LSDNENX4_LVT               Core                  cells_lvt.mw
LSDNENX8_LVT               Core                  cells_lvt.mw
LSDNSSX1_LVT               Core                  cells_lvt.mw
LSDNSSX2_LVT               Core                  cells_lvt.mw
LSDNSSX4_LVT               Core                  cells_lvt.mw
LSDNENCLSSX1_LVT           Core                  cells_lvt.mw
LSDNENCLSSX2_LVT           Core                  cells_lvt.mw
LSDNENCLSSX4_LVT           Core                  cells_lvt.mw
LSDNENCLSSX8_LVT           Core                  cells_lvt.mw
LSDNENCLX1_LVT             Core                  cells_lvt.mw
LSDNENCLX2_LVT             Core                  cells_lvt.mw
HEADX2_LVT                 Core                  cells_lvt.mw
HEADX32_LVT                Core                  cells_lvt.mw
HEADX4_LVT                 Core                  cells_lvt.mw
HEADX8_LVT                 Core                  cells_lvt.mw
FOOTX16_LVT                Core                  cells_lvt.mw
FOOTX2_LVT                 Core                  cells_lvt.mw
FOOTX32_LVT                Core                  cells_lvt.mw
FOOTX4_LVT                 Core                  cells_lvt.mw
FOOTX8_LVT                 Core                  cells_lvt.mw
HEAD2X16_LVT               Core                  cells_lvt.mw
HEAD2X2_LVT                Core                  cells_lvt.mw
HEAD2X32_LVT               Core                  cells_lvt.mw
HEAD2X4_LVT                Core                  cells_lvt.mw
HEAD2X8_LVT                Core                  cells_lvt.mw
HEADX16_LVT                Core                  cells_lvt.mw
FOOT2X16_LVT               Core                  cells_lvt.mw
FOOT2X2_LVT                Core                  cells_lvt.mw
FOOT2X32_LVT               Core                  cells_lvt.mw
FOOT2X4_LVT                Core                  cells_lvt.mw
FOOT2X8_LVT                Core                  cells_lvt.mw
-------------------------------------------------------------------------

#END_XCHECK_LOGICCELLS

#BEGIN_XCHECK_PHYSICALCELLS

Number of cells missing in physical library:	0 (out of 1059)

#END_XCHECK_PHYSICALCELLS

#BEGIN_XCHECK_PINS

Number of cells with missing or mismatched pins in libraries:	0

#END_XCHECK_PINS

#BEGIN_XCHECK_CELLANTENNADIODETYPE

Number of cells with inconsistent antenna_diode_type:	0

#END_XCHECK_CELLANTENNADIODETYPE

Logic vs. physical library check summary:
Number of cells missing in logic library:	168 
Information: Logic library is INCONSISTENT with physical library (LIBCHK-220)

#END_XCHECK_LIBRARY


Sanity check for TLU+ vs MW-Tech files:
 max_tlu+: /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/tluplus/max.tluplus
 min_tlu+: /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/tluplus/min.tluplus
 mapping_file: /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/techfile/tech2itf.map
 max_emul_tlu+: **NONE**
 min_emul_tlu+: **NONE**
 MW design lib: KeyValueStore_LIB

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
#################################################################################
# Setup for Formality verification
#################################################################################
set_svf ${RESULTS_DIR}/${DCRM_SVF_OUTPUT_FILE}
1
#################################################################################
# Read in the RTL Design
#################################################################################
define_design_lib WORK -path ./WORK
1
analyze -format verilog ${RTL_SOURCE_FILES}
Running PRESTO HDLC
Searching for ./KeyValueStore.VlsiConfig.v
Searching for /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/KeyValueStore.VlsiConfig.v
Searching for /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-src/KeyValueStore.VlsiConfig.v
Compiling source file /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-src/KeyValueStore.VlsiConfig.v
Presto compilation completed successfully.
Loading db file '/home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_hvt.db'
Loading db file '/home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_rvt.db'
Loading db file '/home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_lvt.db'
Loading db file '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x24.db'
Loading db file '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x8.db'
Loading db file '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x16.db'
Loading db file '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x32.db'
Loading db file '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x8.db'
Loading db file '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram256x8.db'
Loading db file '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x16.db'
Loading db file '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x32.db'
Loading db file '/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x8.db'
Loading db file '/home/ff/cs250/tools/synopsys/dc/current/libraries/syn/dw_foundation.sldb'
1
elaborate ${DESIGN_NAME}
Loading db file '/home/ff/cs250/tools/synopsys/dc/current/libraries/syn/gtech.db'
Loading db file '/home/ff/cs250/tools/synopsys/dc/current/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_tt1p05v25c'
  Loading link library 'saed32rvt_tt1p05v25c'
  Loading link library 'saed32lvt_tt1p05v25c'
  Loading link library 'sram1024x24'
  Loading link library 'sram1024x8'
  Loading link library 'sram128x16'
  Loading link library 'sram128x32'
  Loading link library 'sram128x8'
  Loading link library 'sram256x8'
  Loading link library 'sram64x16'
  Loading link library 'sram64x32'
  Loading link library 'sram64x8'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'KeyValueStore'.
Information: Building the design 'LookupPipeline'. (HDL-193)

Inferred memory devices in process
	in routine LookupPipeline line 9882 in file
		'/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-src/KeyValueStore.VlsiConfig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     swapped_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Queue_0'. (HDL-193)

Inferred memory devices in process
	in routine Queue_0 line 9970 in file
		'/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-src/KeyValueStore.VlsiConfig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   maybe_full_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       R8_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       ram_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       ram_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|       R5_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|   Queue_0/9945   |   2    |   12    |      1       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'Queue_1'. (HDL-193)

Inferred memory devices in process
	in routine Queue_1 line 10058 in file
		'/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-src/KeyValueStore.VlsiConfig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   maybe_full_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       R5_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       ram_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       ram_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       R2_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|  Queue_1/10037   |   2    |    8    |      1       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'Queue_2'. (HDL-193)

Inferred memory devices in process
	in routine Queue_2 line 10157 in file
		'/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-src/KeyValueStore.VlsiConfig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   maybe_full_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       R8_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       ram_reg       | Flip-flop |  19   |  Y  | N  | N  | N  | N  | N  | N  |
|       ram_reg       | Flip-flop |  19   |  Y  | N  | N  | N  | N  | N  | N  |
|       R5_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|  Queue_2/10132   |   2    |   19    |      1       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'CtrlModule'. (HDL-193)

Inferred memory devices in process
	in routine CtrlModule line 11104 in file
		'/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-src/KeyValueStore.VlsiConfig.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|     respData_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|    delayCount_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   resetCounts_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| addrLenData_addr_reg | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
|  findAvailable_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      action_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    writestart_reg    | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
|    readstart_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|      keytag_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|      setLen_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    writemode_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| addrLenData_len_reg  | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
|       hash_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|   found_state_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     respDest_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     wantmode_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       len_reg        | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|      state_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'LookupPipeline_lenMem'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'HasherWriter'. (HDL-193)

Inferred memory devices in process
	in routine HasherWriter line 815 in file
		'/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-src/KeyValueStore.VlsiConfig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      index_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  keyWriteAddr_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     keyTag_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  keyWriteData_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    keyWrite_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     restart_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     keyLen_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'KeyCompare'. (HDL-193)

Inferred memory devices in process
	in routine KeyCompare line 2696 in file
		'/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-src/KeyValueStore.VlsiConfig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      R726_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      index_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|   curInfo_tag_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  delayedIndex_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|   hashCount1_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|      R724_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      R725_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_63_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|   delayCount_reg    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_62_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|      R709_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   curKeyData_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_1_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    hashFound_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   curInfo_len_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   checkFirst_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   hashCount2_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_0_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  curInfo_hash2_reg  | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|  curInfo_hash1_reg  | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_2_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_3_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_4_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_5_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_6_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_7_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_8_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_9_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_10_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_11_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_12_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_13_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_14_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_15_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_16_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_17_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_18_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_19_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_20_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_21_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_22_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_23_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_24_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_25_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_26_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_27_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_28_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_29_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_30_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_31_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_32_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_33_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_34_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_35_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_36_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_37_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_38_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_39_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_40_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_41_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_42_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_43_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_44_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_45_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_46_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_47_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_48_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_49_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_50_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_51_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_52_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_53_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_54_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_55_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_56_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_57_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_58_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_59_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_60_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    counts_61_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'KeyCopier'. (HDL-193)

Inferred memory devices in process
	in routine KeyCopier line 3333 in file
		'/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-src/KeyValueStore.VlsiConfig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      index_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      hash_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       len_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  delayedWrite_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       R16_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  delayedIndex_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|       R18_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UnbankedMem_0'. (HDL-193)

Inferred memory devices in process
	in routine UnbankedMem_0 line 3405 in file
		'/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-src/KeyValueStore.VlsiConfig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   readDataReg_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  writeDataReg_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   writeEnReg_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  writeAddrReg_reg   | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'BankedMem_0'. (HDL-193)

Inferred memory devices in process
	in routine BankedMem_0 line 5103 in file
		'/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-src/KeyValueStore.VlsiConfig.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|  bankWriteEn_63_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        R0_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        R4_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| bankReadData2_0_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteData_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   writeDataReg_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_0_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  bankWriteSel1_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    writeEnReg_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  bankWriteAddr2_reg  | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteAddr1_reg  | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
| bankReadData2_1_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   bankReadSel2_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|   bankReadSel1_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
| bankReadData2_2_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_3_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_3_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_4_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_4_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_5_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_5_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_6_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_6_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_7_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_7_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_8_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_8_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_9_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_9_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_10_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_10_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_11_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_11_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_12_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_12_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_13_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_13_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_14_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_14_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_15_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_15_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       R137_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| bankReadData2_16_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_16_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_17_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_17_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_18_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_18_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_19_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_19_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_20_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_20_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_21_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_21_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_22_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_22_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_23_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_23_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_24_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_24_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_25_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_25_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_26_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_26_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_27_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_27_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_28_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_28_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_29_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_29_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_30_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_30_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_31_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_31_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       R268_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|       R272_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| bankReadData2_32_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_32_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_33_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_33_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_34_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_34_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_35_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_35_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_36_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_36_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_37_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_37_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_38_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_38_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_39_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_39_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_40_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_40_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_41_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_41_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_42_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_42_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_43_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_43_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_44_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_44_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_45_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_45_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_46_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_46_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_47_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_47_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       R401_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| bankReadData2_48_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_48_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_49_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_49_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_50_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_50_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_51_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_51_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_52_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_52_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_53_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_53_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_54_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_54_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_55_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_55_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_56_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_56_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_57_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_57_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_58_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_58_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_59_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_59_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_60_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_60_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_61_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_61_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_62_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_62_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_63_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'ValueCache'. (HDL-193)

Inferred memory devices in process
	in routine ValueCache line 9543 in file
		'/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-src/KeyValueStore.VlsiConfig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       tag_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   delayCount_reg    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|   cacheReadEn_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       len_reg       | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
|   addrLenAddr_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    cacheAddr_reg    | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'MemoryHandler'. (HDL-193)

Inferred memory devices in process
	in routine MemoryHandler line 10398 in file
		'/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-src/KeyValueStore.VlsiConfig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      word_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|       len_reg       | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
|    writeaddr_reg    | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
|    readaddr_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|   outputMask_reg    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    bytesread_reg    | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'PearsonHasher'. (HDL-193)

Inferred memory devices in process
	in routine PearsonHasher line 58 in file
		'/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-src/KeyValueStore.VlsiConfig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       h_0_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      index_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UnbankedMem_mem'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'BankedMem_T12'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'BankedMem_1'. (HDL-193)

Inferred memory devices in process
	in routine BankedMem_1 line 8705 in file
		'/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-src/KeyValueStore.VlsiConfig.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|  bankWriteEn_127_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        R0_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        R5_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankReadData2_0_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   bankWriteData_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   writeDataReg_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   bankWriteEn_0_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   bankWriteSel1_reg   | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
|    writeEnReg_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  bankWriteAddr2_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteAddr1_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankReadData2_1_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   bankWriteEn_1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   bankReadSel2_reg    | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
|   bankReadSel1_reg    | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankReadData2_2_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   bankWriteEn_2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  bankReadData2_3_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   bankWriteEn_3_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  bankReadData2_4_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   bankWriteEn_4_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  bankReadData2_5_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   bankWriteEn_5_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  bankReadData2_6_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   bankWriteEn_6_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  bankReadData2_7_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   bankWriteEn_7_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  bankReadData2_8_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   bankWriteEn_8_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  bankReadData2_9_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   bankWriteEn_9_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_10_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_10_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_11_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_11_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_12_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_12_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_13_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_13_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_14_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_14_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_15_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_15_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       R138_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| bankReadData2_16_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_16_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_17_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_17_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_18_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_18_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_19_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_19_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_20_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_20_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_21_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_21_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_22_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_22_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_23_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_23_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_24_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_24_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_25_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_25_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_26_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_26_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_27_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_27_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_28_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_28_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_29_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_29_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_30_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_30_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_31_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_31_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       R269_reg        | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|       R273_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| bankReadData2_32_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_32_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_33_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_33_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_34_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_34_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_35_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_35_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_36_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_36_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_37_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_37_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_38_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_38_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_39_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_39_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_40_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_40_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_41_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_41_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_42_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_42_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_43_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_43_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_44_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_44_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_45_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_45_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_46_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_46_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_47_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_47_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       R402_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| bankReadData2_48_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_48_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_49_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_49_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_50_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_50_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_51_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_51_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_52_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_52_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_53_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_53_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_54_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_54_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_55_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_55_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_56_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_56_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_57_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_57_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_58_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_58_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_59_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_59_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_60_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_60_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_61_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_61_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_62_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_62_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_63_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_63_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       R535_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| bankReadData2_64_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_64_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_65_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_65_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_66_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_66_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_67_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_67_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_68_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_68_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_69_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_69_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_70_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_70_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_71_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_71_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_72_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_72_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_73_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_73_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_74_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_74_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_75_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_75_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_76_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_76_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_77_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_77_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_78_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_78_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_79_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_79_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       R664_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| bankReadData2_80_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_80_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_81_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_81_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_82_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_82_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_83_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_83_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_84_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_84_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_85_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_85_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_86_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_86_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_87_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_87_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_88_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_88_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_89_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_89_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_90_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_90_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_91_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_91_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_92_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_92_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_93_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_93_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_94_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_94_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_95_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_95_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       R795_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| bankReadData2_96_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_96_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_97_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_97_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_98_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_98_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_99_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_99_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_100_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_100_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_101_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_101_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_102_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_102_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_103_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_103_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_104_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_104_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_105_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_105_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_106_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_106_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_107_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_107_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_108_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_108_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_109_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_109_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_110_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_110_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_111_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_111_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       R924_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| bankReadData2_112_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_112_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_113_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_113_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_114_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_114_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_115_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_115_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_116_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_116_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_117_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_117_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_118_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_118_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_119_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_119_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_120_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_120_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_121_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_121_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_122_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_122_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_123_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_123_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_124_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_124_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_125_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_125_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_126_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  bankWriteEn_126_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| bankReadData2_127_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully.
Information: Building the design 'UnbankedMem_1'. (HDL-193)

Inferred memory devices in process
	in routine UnbankedMem_1 line 9310 in file
		'/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-src/KeyValueStore.VlsiConfig.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   readDataReg_reg   | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
|  writeDataReg_reg   | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
|   writeEnReg_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  writeAddrReg_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'BankedMem_T13'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UnbankedMem_mem_1'. (HDL-193)
Presto compilation completed successfully.
1
#analyze_datapath_extraction > ${REPORTS_DIR}/${DESIGN_NAME}.datapath.rpt
remove_unconnected_ports [find -hier cell "*"]
Information: Uniquified 2 instances of design 'Queue_1'. (OPT-1056)
Information: Uniquified 2 instances of design 'PearsonHasher'. (OPT-1056)
Information: Uniquified 64 instances of design 'BankedMem_T12'. (OPT-1056)
Information: Uniquified 2 instances of design 'UnbankedMem_1'. (OPT-1056)
Information: Uniquified 128 instances of design 'BankedMem_T13'. (OPT-1056)
Information: Uniquified 2 instances of design 'UnbankedMem_mem_1'. (OPT-1056)
Removing port 'RST' from design 'UnbankedMem_mem_1_0'
Removing port 'init' from design 'UnbankedMem_mem_1_0'
Removing port 'RST' from design 'UnbankedMem_mem_1_1'
Removing port 'init' from design 'UnbankedMem_mem_1_1'
Removing port 'RST' from design 'BankedMem_T13_127'
Removing port 'init' from design 'BankedMem_T13_127'
Removing port 'RST' from design 'BankedMem_T13_126'
Removing port 'init' from design 'BankedMem_T13_126'
Removing port 'RST' from design 'BankedMem_T13_125'
Removing port 'init' from design 'BankedMem_T13_125'
Removing port 'RST' from design 'BankedMem_T13_124'
Removing port 'init' from design 'BankedMem_T13_124'
Removing port 'RST' from design 'BankedMem_T13_123'
Removing port 'init' from design 'BankedMem_T13_123'
Removing port 'RST' from design 'BankedMem_T13_122'
Removing port 'init' from design 'BankedMem_T13_122'
Removing port 'RST' from design 'BankedMem_T13_121'
Removing port 'init' from design 'BankedMem_T13_121'
Removing port 'RST' from design 'BankedMem_T13_120'
Removing port 'init' from design 'BankedMem_T13_120'
Removing port 'RST' from design 'BankedMem_T13_119'
Removing port 'init' from design 'BankedMem_T13_119'
Removing port 'RST' from design 'BankedMem_T13_118'
Removing port 'init' from design 'BankedMem_T13_118'
Removing port 'RST' from design 'BankedMem_T13_117'
Removing port 'init' from design 'BankedMem_T13_117'
Removing port 'RST' from design 'BankedMem_T13_116'
Removing port 'init' from design 'BankedMem_T13_116'
Removing port 'RST' from design 'BankedMem_T13_115'
Removing port 'init' from design 'BankedMem_T13_115'
Removing port 'RST' from design 'BankedMem_T13_114'
Removing port 'init' from design 'BankedMem_T13_114'
Removing port 'RST' from design 'BankedMem_T13_113'
Removing port 'init' from design 'BankedMem_T13_113'
Removing port 'RST' from design 'BankedMem_T13_112'
Removing port 'init' from design 'BankedMem_T13_112'
Removing port 'RST' from design 'BankedMem_T13_111'
Removing port 'init' from design 'BankedMem_T13_111'
Removing port 'RST' from design 'BankedMem_T13_110'
Removing port 'init' from design 'BankedMem_T13_110'
Removing port 'RST' from design 'BankedMem_T13_109'
Removing port 'init' from design 'BankedMem_T13_109'
Removing port 'RST' from design 'BankedMem_T13_108'
Removing port 'init' from design 'BankedMem_T13_108'
Removing port 'RST' from design 'BankedMem_T13_107'
Removing port 'init' from design 'BankedMem_T13_107'
Removing port 'RST' from design 'BankedMem_T13_106'
Removing port 'init' from design 'BankedMem_T13_106'
Removing port 'RST' from design 'BankedMem_T13_105'
Removing port 'init' from design 'BankedMem_T13_105'
Removing port 'RST' from design 'BankedMem_T13_104'
Removing port 'init' from design 'BankedMem_T13_104'
Removing port 'RST' from design 'BankedMem_T13_103'
Removing port 'init' from design 'BankedMem_T13_103'
Removing port 'RST' from design 'BankedMem_T13_102'
Removing port 'init' from design 'BankedMem_T13_102'
Removing port 'RST' from design 'BankedMem_T13_101'
Removing port 'init' from design 'BankedMem_T13_101'
Removing port 'RST' from design 'BankedMem_T13_100'
Removing port 'init' from design 'BankedMem_T13_100'
Removing port 'RST' from design 'BankedMem_T13_99'
Removing port 'init' from design 'BankedMem_T13_99'
Removing port 'RST' from design 'BankedMem_T13_98'
Removing port 'init' from design 'BankedMem_T13_98'
Removing port 'RST' from design 'BankedMem_T13_97'
Removing port 'init' from design 'BankedMem_T13_97'
Removing port 'RST' from design 'BankedMem_T13_96'
Removing port 'init' from design 'BankedMem_T13_96'
Removing port 'RST' from design 'BankedMem_T13_95'
Removing port 'init' from design 'BankedMem_T13_95'
Removing port 'RST' from design 'BankedMem_T13_94'
Removing port 'init' from design 'BankedMem_T13_94'
Removing port 'RST' from design 'BankedMem_T13_93'
Removing port 'init' from design 'BankedMem_T13_93'
Removing port 'RST' from design 'BankedMem_T13_92'
Removing port 'init' from design 'BankedMem_T13_92'
Removing port 'RST' from design 'BankedMem_T13_91'
Removing port 'init' from design 'BankedMem_T13_91'
Removing port 'RST' from design 'BankedMem_T13_90'
Removing port 'init' from design 'BankedMem_T13_90'
Removing port 'RST' from design 'BankedMem_T13_89'
Removing port 'init' from design 'BankedMem_T13_89'
Removing port 'RST' from design 'BankedMem_T13_88'
Removing port 'init' from design 'BankedMem_T13_88'
Removing port 'RST' from design 'BankedMem_T13_87'
Removing port 'init' from design 'BankedMem_T13_87'
Removing port 'RST' from design 'BankedMem_T13_86'
Removing port 'init' from design 'BankedMem_T13_86'
Removing port 'RST' from design 'BankedMem_T13_85'
Removing port 'init' from design 'BankedMem_T13_85'
Removing port 'RST' from design 'BankedMem_T13_84'
Removing port 'init' from design 'BankedMem_T13_84'
Removing port 'RST' from design 'BankedMem_T13_83'
Removing port 'init' from design 'BankedMem_T13_83'
Removing port 'RST' from design 'BankedMem_T13_82'
Removing port 'init' from design 'BankedMem_T13_82'
Removing port 'RST' from design 'BankedMem_T13_81'
Removing port 'init' from design 'BankedMem_T13_81'
Removing port 'RST' from design 'BankedMem_T13_80'
Removing port 'init' from design 'BankedMem_T13_80'
Removing port 'RST' from design 'BankedMem_T13_79'
Removing port 'init' from design 'BankedMem_T13_79'
Removing port 'RST' from design 'BankedMem_T13_78'
Removing port 'init' from design 'BankedMem_T13_78'
Removing port 'RST' from design 'BankedMem_T13_77'
Removing port 'init' from design 'BankedMem_T13_77'
Removing port 'RST' from design 'BankedMem_T13_76'
Removing port 'init' from design 'BankedMem_T13_76'
Removing port 'RST' from design 'BankedMem_T13_75'
Removing port 'init' from design 'BankedMem_T13_75'
Removing port 'RST' from design 'BankedMem_T13_74'
Removing port 'init' from design 'BankedMem_T13_74'
Removing port 'RST' from design 'BankedMem_T13_73'
Removing port 'init' from design 'BankedMem_T13_73'
Removing port 'RST' from design 'BankedMem_T13_72'
Removing port 'init' from design 'BankedMem_T13_72'
Removing port 'RST' from design 'BankedMem_T13_71'
Removing port 'init' from design 'BankedMem_T13_71'
Removing port 'RST' from design 'BankedMem_T13_70'
Removing port 'init' from design 'BankedMem_T13_70'
Removing port 'RST' from design 'BankedMem_T13_69'
Removing port 'init' from design 'BankedMem_T13_69'
Removing port 'RST' from design 'BankedMem_T13_68'
Removing port 'init' from design 'BankedMem_T13_68'
Removing port 'RST' from design 'BankedMem_T13_67'
Removing port 'init' from design 'BankedMem_T13_67'
Removing port 'RST' from design 'BankedMem_T13_66'
Removing port 'init' from design 'BankedMem_T13_66'
Removing port 'RST' from design 'BankedMem_T13_65'
Removing port 'init' from design 'BankedMem_T13_65'
Removing port 'RST' from design 'BankedMem_T13_64'
Removing port 'init' from design 'BankedMem_T13_64'
Removing port 'RST' from design 'BankedMem_T13_63'
Removing port 'init' from design 'BankedMem_T13_63'
Removing port 'RST' from design 'BankedMem_T13_62'
Removing port 'init' from design 'BankedMem_T13_62'
Removing port 'RST' from design 'BankedMem_T13_61'
Removing port 'init' from design 'BankedMem_T13_61'
Removing port 'RST' from design 'BankedMem_T13_60'
Removing port 'init' from design 'BankedMem_T13_60'
Removing port 'RST' from design 'BankedMem_T13_59'
Removing port 'init' from design 'BankedMem_T13_59'
Removing port 'RST' from design 'BankedMem_T13_58'
Removing port 'init' from design 'BankedMem_T13_58'
Removing port 'RST' from design 'BankedMem_T13_57'
Removing port 'init' from design 'BankedMem_T13_57'
Removing port 'RST' from design 'BankedMem_T13_56'
Removing port 'init' from design 'BankedMem_T13_56'
Removing port 'RST' from design 'BankedMem_T13_55'
Removing port 'init' from design 'BankedMem_T13_55'
Removing port 'RST' from design 'BankedMem_T13_54'
Removing port 'init' from design 'BankedMem_T13_54'
Removing port 'RST' from design 'BankedMem_T13_53'
Removing port 'init' from design 'BankedMem_T13_53'
Removing port 'RST' from design 'BankedMem_T13_52'
Removing port 'init' from design 'BankedMem_T13_52'
Removing port 'RST' from design 'BankedMem_T13_51'
Removing port 'init' from design 'BankedMem_T13_51'
Removing port 'RST' from design 'BankedMem_T13_50'
Removing port 'init' from design 'BankedMem_T13_50'
Removing port 'RST' from design 'BankedMem_T13_49'
Removing port 'init' from design 'BankedMem_T13_49'
Removing port 'RST' from design 'BankedMem_T13_48'
Removing port 'init' from design 'BankedMem_T13_48'
Removing port 'RST' from design 'BankedMem_T13_47'
Removing port 'init' from design 'BankedMem_T13_47'
Removing port 'RST' from design 'BankedMem_T13_46'
Removing port 'init' from design 'BankedMem_T13_46'
Removing port 'RST' from design 'BankedMem_T13_45'
Removing port 'init' from design 'BankedMem_T13_45'
Removing port 'RST' from design 'BankedMem_T13_44'
Removing port 'init' from design 'BankedMem_T13_44'
Removing port 'RST' from design 'BankedMem_T13_43'
Removing port 'init' from design 'BankedMem_T13_43'
Removing port 'RST' from design 'BankedMem_T13_42'
Removing port 'init' from design 'BankedMem_T13_42'
Removing port 'RST' from design 'BankedMem_T13_41'
Removing port 'init' from design 'BankedMem_T13_41'
Removing port 'RST' from design 'BankedMem_T13_40'
Removing port 'init' from design 'BankedMem_T13_40'
Removing port 'RST' from design 'BankedMem_T13_39'
Removing port 'init' from design 'BankedMem_T13_39'
Removing port 'RST' from design 'BankedMem_T13_38'
Removing port 'init' from design 'BankedMem_T13_38'
Removing port 'RST' from design 'BankedMem_T13_37'
Removing port 'init' from design 'BankedMem_T13_37'
Removing port 'RST' from design 'BankedMem_T13_36'
Removing port 'init' from design 'BankedMem_T13_36'
Removing port 'RST' from design 'BankedMem_T13_35'
Removing port 'init' from design 'BankedMem_T13_35'
Removing port 'RST' from design 'BankedMem_T13_34'
Removing port 'init' from design 'BankedMem_T13_34'
Removing port 'RST' from design 'BankedMem_T13_33'
Removing port 'init' from design 'BankedMem_T13_33'
Removing port 'RST' from design 'BankedMem_T13_32'
Removing port 'init' from design 'BankedMem_T13_32'
Removing port 'RST' from design 'BankedMem_T13_31'
Removing port 'init' from design 'BankedMem_T13_31'
Removing port 'RST' from design 'BankedMem_T13_30'
Removing port 'init' from design 'BankedMem_T13_30'
Removing port 'RST' from design 'BankedMem_T13_29'
Removing port 'init' from design 'BankedMem_T13_29'
Removing port 'RST' from design 'BankedMem_T13_28'
Removing port 'init' from design 'BankedMem_T13_28'
Removing port 'RST' from design 'BankedMem_T13_27'
Removing port 'init' from design 'BankedMem_T13_27'
Removing port 'RST' from design 'BankedMem_T13_26'
Removing port 'init' from design 'BankedMem_T13_26'
Removing port 'RST' from design 'BankedMem_T13_25'
Removing port 'init' from design 'BankedMem_T13_25'
Removing port 'RST' from design 'BankedMem_T13_24'
Removing port 'init' from design 'BankedMem_T13_24'
Removing port 'RST' from design 'BankedMem_T13_23'
Removing port 'init' from design 'BankedMem_T13_23'
Removing port 'RST' from design 'BankedMem_T13_22'
Removing port 'init' from design 'BankedMem_T13_22'
Removing port 'RST' from design 'BankedMem_T13_21'
Removing port 'init' from design 'BankedMem_T13_21'
Removing port 'RST' from design 'BankedMem_T13_20'
Removing port 'init' from design 'BankedMem_T13_20'
Removing port 'RST' from design 'BankedMem_T13_19'
Removing port 'init' from design 'BankedMem_T13_19'
Removing port 'RST' from design 'BankedMem_T13_18'
Removing port 'init' from design 'BankedMem_T13_18'
Removing port 'RST' from design 'BankedMem_T13_17'
Removing port 'init' from design 'BankedMem_T13_17'
Removing port 'RST' from design 'BankedMem_T13_16'
Removing port 'init' from design 'BankedMem_T13_16'
Removing port 'RST' from design 'BankedMem_T13_15'
Removing port 'init' from design 'BankedMem_T13_15'
Removing port 'RST' from design 'BankedMem_T13_14'
Removing port 'init' from design 'BankedMem_T13_14'
Removing port 'RST' from design 'BankedMem_T13_13'
Removing port 'init' from design 'BankedMem_T13_13'
Removing port 'RST' from design 'BankedMem_T13_12'
Removing port 'init' from design 'BankedMem_T13_12'
Removing port 'RST' from design 'BankedMem_T13_11'
Removing port 'init' from design 'BankedMem_T13_11'
Removing port 'RST' from design 'BankedMem_T13_10'
Removing port 'init' from design 'BankedMem_T13_10'
Removing port 'RST' from design 'BankedMem_T13_9'
Removing port 'init' from design 'BankedMem_T13_9'
Removing port 'RST' from design 'BankedMem_T13_8'
Removing port 'init' from design 'BankedMem_T13_8'
Removing port 'RST' from design 'BankedMem_T13_7'
Removing port 'init' from design 'BankedMem_T13_7'
Removing port 'RST' from design 'BankedMem_T13_6'
Removing port 'init' from design 'BankedMem_T13_6'
Removing port 'RST' from design 'BankedMem_T13_5'
Removing port 'init' from design 'BankedMem_T13_5'
Removing port 'RST' from design 'BankedMem_T13_4'
Removing port 'init' from design 'BankedMem_T13_4'
Removing port 'RST' from design 'BankedMem_T13_3'
Removing port 'init' from design 'BankedMem_T13_3'
Removing port 'RST' from design 'BankedMem_T13_2'
Removing port 'init' from design 'BankedMem_T13_2'
Removing port 'RST' from design 'BankedMem_T13_1'
Removing port 'init' from design 'BankedMem_T13_1'
Removing port 'RST' from design 'BankedMem_T13_0'
Removing port 'init' from design 'BankedMem_T13_0'
Removing port 'RST' from design 'BankedMem_T12_63'
Removing port 'init' from design 'BankedMem_T12_63'
Removing port 'RST' from design 'BankedMem_T12_62'
Removing port 'init' from design 'BankedMem_T12_62'
Removing port 'RST' from design 'BankedMem_T12_61'
Removing port 'init' from design 'BankedMem_T12_61'
Removing port 'RST' from design 'BankedMem_T12_60'
Removing port 'init' from design 'BankedMem_T12_60'
Removing port 'RST' from design 'BankedMem_T12_59'
Removing port 'init' from design 'BankedMem_T12_59'
Removing port 'RST' from design 'BankedMem_T12_58'
Removing port 'init' from design 'BankedMem_T12_58'
Removing port 'RST' from design 'BankedMem_T12_57'
Removing port 'init' from design 'BankedMem_T12_57'
Removing port 'RST' from design 'BankedMem_T12_56'
Removing port 'init' from design 'BankedMem_T12_56'
Removing port 'RST' from design 'BankedMem_T12_55'
Removing port 'init' from design 'BankedMem_T12_55'
Removing port 'RST' from design 'BankedMem_T12_54'
Removing port 'init' from design 'BankedMem_T12_54'
Removing port 'RST' from design 'BankedMem_T12_53'
Removing port 'init' from design 'BankedMem_T12_53'
Removing port 'RST' from design 'BankedMem_T12_52'
Removing port 'init' from design 'BankedMem_T12_52'
Removing port 'RST' from design 'BankedMem_T12_51'
Removing port 'init' from design 'BankedMem_T12_51'
Removing port 'RST' from design 'BankedMem_T12_50'
Removing port 'init' from design 'BankedMem_T12_50'
Removing port 'RST' from design 'BankedMem_T12_49'
Removing port 'init' from design 'BankedMem_T12_49'
Removing port 'RST' from design 'BankedMem_T12_48'
Removing port 'init' from design 'BankedMem_T12_48'
Removing port 'RST' from design 'BankedMem_T12_47'
Removing port 'init' from design 'BankedMem_T12_47'
Removing port 'RST' from design 'BankedMem_T12_46'
Removing port 'init' from design 'BankedMem_T12_46'
Removing port 'RST' from design 'BankedMem_T12_45'
Removing port 'init' from design 'BankedMem_T12_45'
Removing port 'RST' from design 'BankedMem_T12_44'
Removing port 'init' from design 'BankedMem_T12_44'
Removing port 'RST' from design 'BankedMem_T12_43'
Removing port 'init' from design 'BankedMem_T12_43'
Removing port 'RST' from design 'BankedMem_T12_42'
Removing port 'init' from design 'BankedMem_T12_42'
Removing port 'RST' from design 'BankedMem_T12_41'
Removing port 'init' from design 'BankedMem_T12_41'
Removing port 'RST' from design 'BankedMem_T12_40'
Removing port 'init' from design 'BankedMem_T12_40'
Removing port 'RST' from design 'BankedMem_T12_39'
Removing port 'init' from design 'BankedMem_T12_39'
Removing port 'RST' from design 'BankedMem_T12_38'
Removing port 'init' from design 'BankedMem_T12_38'
Removing port 'RST' from design 'BankedMem_T12_37'
Removing port 'init' from design 'BankedMem_T12_37'
Removing port 'RST' from design 'BankedMem_T12_36'
Removing port 'init' from design 'BankedMem_T12_36'
Removing port 'RST' from design 'BankedMem_T12_35'
Removing port 'init' from design 'BankedMem_T12_35'
Removing port 'RST' from design 'BankedMem_T12_34'
Removing port 'init' from design 'BankedMem_T12_34'
Removing port 'RST' from design 'BankedMem_T12_33'
Removing port 'init' from design 'BankedMem_T12_33'
Removing port 'RST' from design 'BankedMem_T12_32'
Removing port 'init' from design 'BankedMem_T12_32'
Removing port 'RST' from design 'BankedMem_T12_31'
Removing port 'init' from design 'BankedMem_T12_31'
Removing port 'RST' from design 'BankedMem_T12_30'
Removing port 'init' from design 'BankedMem_T12_30'
Removing port 'RST' from design 'BankedMem_T12_29'
Removing port 'init' from design 'BankedMem_T12_29'
Removing port 'RST' from design 'BankedMem_T12_28'
Removing port 'init' from design 'BankedMem_T12_28'
Removing port 'RST' from design 'BankedMem_T12_27'
Removing port 'init' from design 'BankedMem_T12_27'
Removing port 'RST' from design 'BankedMem_T12_26'
Removing port 'init' from design 'BankedMem_T12_26'
Removing port 'RST' from design 'BankedMem_T12_25'
Removing port 'init' from design 'BankedMem_T12_25'
Removing port 'RST' from design 'BankedMem_T12_24'
Removing port 'init' from design 'BankedMem_T12_24'
Removing port 'RST' from design 'BankedMem_T12_23'
Removing port 'init' from design 'BankedMem_T12_23'
Removing port 'RST' from design 'BankedMem_T12_22'
Removing port 'init' from design 'BankedMem_T12_22'
Removing port 'RST' from design 'BankedMem_T12_21'
Removing port 'init' from design 'BankedMem_T12_21'
Removing port 'RST' from design 'BankedMem_T12_20'
Removing port 'init' from design 'BankedMem_T12_20'
Removing port 'RST' from design 'BankedMem_T12_19'
Removing port 'init' from design 'BankedMem_T12_19'
Removing port 'RST' from design 'BankedMem_T12_18'
Removing port 'init' from design 'BankedMem_T12_18'
Removing port 'RST' from design 'BankedMem_T12_17'
Removing port 'init' from design 'BankedMem_T12_17'
Removing port 'RST' from design 'BankedMem_T12_16'
Removing port 'init' from design 'BankedMem_T12_16'
Removing port 'RST' from design 'BankedMem_T12_15'
Removing port 'init' from design 'BankedMem_T12_15'
Removing port 'RST' from design 'BankedMem_T12_14'
Removing port 'init' from design 'BankedMem_T12_14'
Removing port 'RST' from design 'BankedMem_T12_13'
Removing port 'init' from design 'BankedMem_T12_13'
Removing port 'RST' from design 'BankedMem_T12_12'
Removing port 'init' from design 'BankedMem_T12_12'
Removing port 'RST' from design 'BankedMem_T12_11'
Removing port 'init' from design 'BankedMem_T12_11'
Removing port 'RST' from design 'BankedMem_T12_10'
Removing port 'init' from design 'BankedMem_T12_10'
Removing port 'RST' from design 'BankedMem_T12_9'
Removing port 'init' from design 'BankedMem_T12_9'
Removing port 'RST' from design 'BankedMem_T12_8'
Removing port 'init' from design 'BankedMem_T12_8'
Removing port 'RST' from design 'BankedMem_T12_7'
Removing port 'init' from design 'BankedMem_T12_7'
Removing port 'RST' from design 'BankedMem_T12_6'
Removing port 'init' from design 'BankedMem_T12_6'
Removing port 'RST' from design 'BankedMem_T12_5'
Removing port 'init' from design 'BankedMem_T12_5'
Removing port 'RST' from design 'BankedMem_T12_4'
Removing port 'init' from design 'BankedMem_T12_4'
Removing port 'RST' from design 'BankedMem_T12_3'
Removing port 'init' from design 'BankedMem_T12_3'
Removing port 'RST' from design 'BankedMem_T12_2'
Removing port 'init' from design 'BankedMem_T12_2'
Removing port 'RST' from design 'BankedMem_T12_1'
Removing port 'init' from design 'BankedMem_T12_1'
Removing port 'RST' from design 'BankedMem_T12_0'
Removing port 'init' from design 'BankedMem_T12_0'
Removing port 'RST' from design 'UnbankedMem_mem'
Removing port 'init' from design 'UnbankedMem_mem'
Removing port 'io_mem_resp_bits_nack' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_replay' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_typ[2]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_typ[1]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_typ[0]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_has_data' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[63]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[62]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[61]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[60]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[59]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[58]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[57]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[56]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[55]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[54]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[53]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[52]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[51]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[50]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[49]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[48]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[47]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[46]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[45]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[44]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[43]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[42]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[41]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[40]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[39]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[38]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[37]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[36]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[35]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[34]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[33]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[32]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[31]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[30]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[29]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[28]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[27]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[26]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[25]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[24]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[23]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[22]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[21]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[20]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[19]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[18]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[17]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[16]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[15]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[14]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[13]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[12]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[11]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[10]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[9]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[8]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[7]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[6]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[5]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[4]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[3]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[2]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[1]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_data_subword[0]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_tag[8]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_tag[7]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_tag[6]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_tag[5]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_tag[4]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_tag[3]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_tag[2]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_tag[1]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_tag[0]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_cmd[3]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_cmd[2]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_cmd[1]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_cmd[0]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[42]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[41]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[40]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[39]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[38]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[37]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[36]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[35]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[34]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[33]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[32]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[31]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[30]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[29]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[28]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[27]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[26]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[25]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[24]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[23]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[22]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[21]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[20]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[19]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[18]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[17]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[16]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[15]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[14]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[13]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[12]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[11]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[10]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[9]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[8]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[7]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[6]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[5]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[4]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[3]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[2]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[1]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_addr[0]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[63]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[62]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[61]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[60]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[59]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[58]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[57]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[56]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[55]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[54]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[53]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[52]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[51]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[50]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[49]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[48]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[47]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[46]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[45]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[44]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[43]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[42]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[41]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[40]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[39]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[38]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[37]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[36]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[35]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[34]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[33]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[32]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[31]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[30]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[29]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[28]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[27]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[26]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[25]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[24]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[23]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[22]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[21]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[20]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[19]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[18]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[17]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[16]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[15]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[14]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[13]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[12]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[11]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[10]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[9]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[8]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[7]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[6]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[5]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[4]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[3]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[2]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[1]' from design 'MemoryHandler'
Removing port 'io_mem_resp_bits_store_data[0]' from design 'MemoryHandler'
Removing port 'io_mem_replay_next_valid' from design 'MemoryHandler'
Removing port 'io_mem_replay_next_bits[8]' from design 'MemoryHandler'
Removing port 'io_mem_replay_next_bits[7]' from design 'MemoryHandler'
Removing port 'io_mem_replay_next_bits[6]' from design 'MemoryHandler'
Removing port 'io_mem_replay_next_bits[5]' from design 'MemoryHandler'
Removing port 'io_mem_replay_next_bits[4]' from design 'MemoryHandler'
Removing port 'io_mem_replay_next_bits[3]' from design 'MemoryHandler'
Removing port 'io_mem_replay_next_bits[2]' from design 'MemoryHandler'
Removing port 'io_mem_replay_next_bits[1]' from design 'MemoryHandler'
Removing port 'io_mem_replay_next_bits[0]' from design 'MemoryHandler'
Removing port 'io_mem_xcpt_ma_ld' from design 'MemoryHandler'
Removing port 'io_mem_xcpt_ma_st' from design 'MemoryHandler'
Removing port 'io_mem_xcpt_pf_ld' from design 'MemoryHandler'
Removing port 'io_mem_xcpt_pf_st' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_valid' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[29]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[28]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[27]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[26]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[25]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[24]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[23]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[22]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[21]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[20]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[19]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[18]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[17]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[16]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[15]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[14]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[13]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[12]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[11]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[10]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[9]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[8]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[7]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[6]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[5]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[4]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[3]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[2]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[1]' from design 'MemoryHandler'
Removing port 'io_mem_ptw_req_bits[0]' from design 'MemoryHandler'
Removing port 'io_mem_ordered' from design 'MemoryHandler'
Removing port 'RST' from design 'LookupPipeline_lenMem'
Removing port 'init' from design 'LookupPipeline_lenMem'
Removing port 'io_rocc_cmd_bits_inst_rs2[4]' from design 'CtrlModule'
Removing port 'io_rocc_cmd_bits_inst_rs2[3]' from design 'CtrlModule'
Removing port 'io_rocc_cmd_bits_inst_rs2[2]' from design 'CtrlModule'
Removing port 'io_rocc_cmd_bits_inst_rs2[1]' from design 'CtrlModule'
Removing port 'io_rocc_cmd_bits_inst_rs2[0]' from design 'CtrlModule'
Removing port 'io_rocc_cmd_bits_inst_xd' from design 'CtrlModule'
Removing port 'io_rocc_cmd_bits_inst_xs1' from design 'CtrlModule'
Removing port 'io_rocc_cmd_bits_inst_xs2' from design 'CtrlModule'
Removing port 'io_rocc_cmd_bits_inst_opcode[6]' from design 'CtrlModule'
Removing port 'io_rocc_cmd_bits_inst_opcode[5]' from design 'CtrlModule'
Removing port 'io_rocc_cmd_bits_inst_opcode[4]' from design 'CtrlModule'
Removing port 'io_rocc_cmd_bits_inst_opcode[3]' from design 'CtrlModule'
Removing port 'io_rocc_cmd_bits_inst_opcode[2]' from design 'CtrlModule'
Removing port 'io_rocc_cmd_bits_inst_opcode[1]' from design 'CtrlModule'
Removing port 'io_rocc_cmd_bits_inst_opcode[0]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_nack' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_replay' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_typ[2]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_typ[1]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_typ[0]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_has_data' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[63]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[62]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[61]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[60]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[59]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[58]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[57]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[56]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[55]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[54]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[53]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[52]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[51]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[50]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[49]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[48]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[47]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[46]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[45]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[44]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[43]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[42]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[41]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[40]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[39]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[38]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[37]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[36]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[35]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[34]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[33]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[32]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[31]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[30]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[29]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[28]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[27]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[26]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[25]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[24]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[23]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[22]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[21]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[20]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[19]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[18]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[17]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[16]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[15]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[14]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[13]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[12]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[11]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[10]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[9]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[8]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[7]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[6]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[5]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[4]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[3]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[2]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[1]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_data_subword[0]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_tag[8]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_tag[7]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_tag[6]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_tag[5]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_tag[4]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_tag[3]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_tag[2]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_tag[1]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_tag[0]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_cmd[3]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_cmd[2]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_cmd[1]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_cmd[0]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[42]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[41]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[40]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[39]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[38]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[37]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[36]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[35]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[34]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[33]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[32]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[31]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[30]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[29]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[28]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[27]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[26]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[25]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[24]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[23]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[22]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[21]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[20]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[19]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[18]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[17]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[16]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[15]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[14]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[13]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[12]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[11]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[10]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[9]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[8]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[7]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[6]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[5]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[4]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[3]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[2]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[1]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_addr[0]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[63]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[62]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[61]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[60]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[59]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[58]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[57]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[56]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[55]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[54]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[53]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[52]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[51]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[50]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[49]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[48]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[47]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[46]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[45]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[44]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[43]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[42]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[41]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[40]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[39]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[38]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[37]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[36]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[35]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[34]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[33]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[32]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[31]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[30]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[29]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[28]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[27]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[26]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[25]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[24]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[23]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[22]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[21]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[20]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[19]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[18]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[17]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[16]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[15]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[14]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[13]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[12]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[11]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[10]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[9]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[8]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[7]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[6]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[5]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[4]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[3]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[2]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[1]' from design 'CtrlModule'
Removing port 'io_rocc_mem_resp_bits_store_data[0]' from design 'CtrlModule'
Removing port 'io_rocc_mem_replay_next_valid' from design 'CtrlModule'
Removing port 'io_rocc_mem_replay_next_bits[8]' from design 'CtrlModule'
Removing port 'io_rocc_mem_replay_next_bits[7]' from design 'CtrlModule'
Removing port 'io_rocc_mem_replay_next_bits[6]' from design 'CtrlModule'
Removing port 'io_rocc_mem_replay_next_bits[5]' from design 'CtrlModule'
Removing port 'io_rocc_mem_replay_next_bits[4]' from design 'CtrlModule'
Removing port 'io_rocc_mem_replay_next_bits[3]' from design 'CtrlModule'
Removing port 'io_rocc_mem_replay_next_bits[2]' from design 'CtrlModule'
Removing port 'io_rocc_mem_replay_next_bits[1]' from design 'CtrlModule'
Removing port 'io_rocc_mem_replay_next_bits[0]' from design 'CtrlModule'
Removing port 'io_rocc_mem_xcpt_ma_ld' from design 'CtrlModule'
Removing port 'io_rocc_mem_xcpt_ma_st' from design 'CtrlModule'
Removing port 'io_rocc_mem_xcpt_pf_ld' from design 'CtrlModule'
Removing port 'io_rocc_mem_xcpt_pf_st' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_valid' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[29]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[28]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[27]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[26]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[25]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[24]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[23]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[22]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[21]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[20]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[19]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[18]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[17]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[16]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[15]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[14]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[13]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[12]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[11]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[10]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[9]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[8]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[7]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[6]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[5]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[4]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[3]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[2]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[1]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ptw_req_bits[0]' from design 'CtrlModule'
Removing port 'io_rocc_mem_ordered' from design 'CtrlModule'
Removing port 'io_rocc_s' from design 'CtrlModule'
Removing port 'io_rocc_imem_acquire_ready' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_valid' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_header_src[1]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_header_src[0]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_header_dst[1]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_header_dst[0]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[511]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[510]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[509]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[508]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[507]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[506]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[505]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[504]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[503]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[502]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[501]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[500]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[499]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[498]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[497]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[496]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[495]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[494]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[493]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[492]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[491]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[490]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[489]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[488]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[487]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[486]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[485]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[484]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[483]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[482]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[481]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[480]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[479]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[478]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[477]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[476]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[475]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[474]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[473]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[472]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[471]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[470]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[469]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[468]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[467]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[466]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[465]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[464]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[463]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[462]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[461]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[460]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[459]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[458]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[457]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[456]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[455]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[454]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[453]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[452]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[451]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[450]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[449]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[448]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[447]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[446]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[445]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[444]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[443]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[442]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[441]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[440]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[439]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[438]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[437]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[436]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[435]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[434]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[433]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[432]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[431]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[430]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[429]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[428]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[427]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[426]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[425]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[424]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[423]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[422]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[421]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[420]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[419]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[418]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[417]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[416]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[415]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[414]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[413]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[412]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[411]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[410]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[409]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[408]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[407]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[406]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[405]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[404]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[403]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[402]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[401]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[400]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[399]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[398]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[397]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[396]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[395]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[394]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[393]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[392]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[391]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[390]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[389]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[388]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[387]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[386]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[385]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[384]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[383]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[382]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[381]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[380]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[379]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[378]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[377]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[376]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[375]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[374]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[373]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[372]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[371]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[370]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[369]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[368]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[367]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[366]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[365]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[364]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[363]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[362]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[361]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[360]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[359]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[358]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[357]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[356]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[355]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[354]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[353]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[352]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[351]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[350]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[349]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[348]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[347]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[346]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[345]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[344]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[343]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[342]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[341]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[340]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[339]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[338]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[337]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[336]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[335]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[334]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[333]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[332]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[331]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[330]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[329]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[328]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[327]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[326]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[325]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[324]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[323]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[322]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[321]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[320]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[319]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[318]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[317]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[316]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[315]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[314]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[313]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[312]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[311]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[310]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[309]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[308]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[307]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[306]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[305]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[304]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[303]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[302]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[301]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[300]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[299]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[298]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[297]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[296]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[295]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[294]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[293]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[292]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[291]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[290]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[289]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[288]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[287]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[286]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[285]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[284]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[283]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[282]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[281]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[280]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[279]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[278]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[277]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[276]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[275]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[274]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[273]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[272]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[271]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[270]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[269]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[268]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[267]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[266]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[265]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[264]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[263]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[262]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[261]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[260]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[259]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[258]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[257]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[256]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[255]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[254]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[253]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[252]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[251]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[250]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[249]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[248]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[247]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[246]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[245]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[244]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[243]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[242]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[241]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[240]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[239]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[238]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[237]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[236]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[235]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[234]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[233]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[232]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[231]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[230]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[229]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[228]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[227]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[226]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[225]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[224]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[223]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[222]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[221]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[220]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[219]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[218]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[217]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[216]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[215]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[214]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[213]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[212]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[211]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[210]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[209]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[208]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[207]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[206]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[205]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[204]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[203]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[202]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[201]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[200]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[199]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[198]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[197]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[196]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[195]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[194]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[193]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[192]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[191]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[190]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[189]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[188]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[187]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[186]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[185]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[184]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[183]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[182]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[181]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[180]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[179]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[178]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[177]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[176]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[175]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[174]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[173]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[172]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[171]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[170]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[169]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[168]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[167]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[166]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[165]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[164]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[163]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[162]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[161]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[160]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[159]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[158]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[157]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[156]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[155]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[154]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[153]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[152]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[151]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[150]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[149]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[148]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[147]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[146]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[145]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[144]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[143]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[142]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[141]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[140]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[139]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[138]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[137]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[136]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[135]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[134]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[133]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[132]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[131]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[130]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[129]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[128]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[127]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[126]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[125]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[124]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[123]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[122]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[121]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[120]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[119]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[118]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[117]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[116]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[115]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[114]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[113]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[112]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[111]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[110]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[109]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[108]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[107]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[106]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[105]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[104]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[103]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[102]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[101]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[100]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[99]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[98]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[97]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[96]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[95]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[94]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[93]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[92]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[91]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[90]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[89]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[88]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[87]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[86]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[85]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[84]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[83]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[82]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[81]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[80]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[79]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[78]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[77]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[76]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[75]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[74]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[73]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[72]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[71]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[70]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[69]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[68]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[67]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[66]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[65]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[64]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[63]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[62]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[61]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[60]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[59]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[58]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[57]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[56]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[55]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[54]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[53]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[52]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[51]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[50]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[49]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[48]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[47]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[46]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[45]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[44]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[43]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[42]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[41]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[40]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[39]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[38]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[37]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[36]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[35]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[34]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[33]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[32]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[31]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[30]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[29]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[28]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[27]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[26]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[25]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[24]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[23]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[22]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[21]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[20]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[19]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[18]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[17]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[16]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[15]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[14]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[13]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[12]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[11]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[10]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[9]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[8]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[7]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[6]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[5]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[4]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[3]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[2]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[1]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_data[0]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_client_xact_id[2]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_client_xact_id[1]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_client_xact_id[0]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_master_xact_id[2]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_master_xact_id[1]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_master_xact_id[0]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_g_type[4]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_g_type[3]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_g_type[2]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_g_type[1]' from design 'CtrlModule'
Removing port 'io_rocc_imem_grant_bits_payload_g_type[0]' from design 'CtrlModule'
Removing port 'io_rocc_imem_finish_ready' from design 'CtrlModule'
Removing port 'io_rocc_iptw_req_ready' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_valid' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_error' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_ppn[18]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_ppn[17]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_ppn[16]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_ppn[15]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_ppn[14]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_ppn[13]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_ppn[12]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_ppn[11]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_ppn[10]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_ppn[9]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_ppn[8]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_ppn[7]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_ppn[6]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_ppn[5]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_ppn[4]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_ppn[3]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_ppn[2]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_ppn[1]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_ppn[0]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_perm[5]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_perm[4]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_perm[3]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_perm[2]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_perm[1]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_resp_bits_perm[0]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_ip[7]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_ip[6]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_ip[5]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_ip[4]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_ip[3]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_ip[2]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_ip[1]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_ip[0]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_im[7]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_im[6]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_im[5]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_im[4]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_im[3]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_im[2]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_im[1]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_im[0]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_zero[6]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_zero[5]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_zero[4]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_zero[3]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_zero[2]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_zero[1]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_zero[0]' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_er' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_vm' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_s64' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_u64' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_ef' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_pei' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_ei' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_ps' from design 'CtrlModule'
Removing port 'io_rocc_iptw_status_s' from design 'CtrlModule'
Removing port 'io_rocc_iptw_invalidate' from design 'CtrlModule'
Removing port 'io_rocc_iptw_sret' from design 'CtrlModule'
Removing port 'io_rocc_dptw_req_ready' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_valid' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_error' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_ppn[18]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_ppn[17]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_ppn[16]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_ppn[15]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_ppn[14]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_ppn[13]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_ppn[12]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_ppn[11]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_ppn[10]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_ppn[9]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_ppn[8]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_ppn[7]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_ppn[6]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_ppn[5]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_ppn[4]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_ppn[3]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_ppn[2]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_ppn[1]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_ppn[0]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_perm[5]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_perm[4]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_perm[3]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_perm[2]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_perm[1]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_resp_bits_perm[0]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_ip[7]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_ip[6]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_ip[5]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_ip[4]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_ip[3]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_ip[2]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_ip[1]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_ip[0]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_im[7]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_im[6]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_im[5]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_im[4]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_im[3]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_im[2]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_im[1]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_im[0]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_zero[6]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_zero[5]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_zero[4]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_zero[3]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_zero[2]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_zero[1]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_zero[0]' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_er' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_vm' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_s64' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_u64' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_ef' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_pei' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_ei' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_ps' from design 'CtrlModule'
Removing port 'io_rocc_dptw_status_s' from design 'CtrlModule'
Removing port 'io_rocc_dptw_invalidate' from design 'CtrlModule'
Removing port 'io_rocc_dptw_sret' from design 'CtrlModule'
Removing port 'io_rocc_pptw_req_ready' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_valid' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_error' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_ppn[18]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_ppn[17]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_ppn[16]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_ppn[15]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_ppn[14]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_ppn[13]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_ppn[12]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_ppn[11]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_ppn[10]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_ppn[9]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_ppn[8]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_ppn[7]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_ppn[6]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_ppn[5]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_ppn[4]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_ppn[3]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_ppn[2]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_ppn[1]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_ppn[0]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_perm[5]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_perm[4]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_perm[3]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_perm[2]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_perm[1]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_resp_bits_perm[0]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_ip[7]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_ip[6]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_ip[5]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_ip[4]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_ip[3]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_ip[2]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_ip[1]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_ip[0]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_im[7]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_im[6]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_im[5]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_im[4]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_im[3]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_im[2]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_im[1]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_im[0]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_zero[6]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_zero[5]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_zero[4]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_zero[3]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_zero[2]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_zero[1]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_zero[0]' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_er' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_vm' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_s64' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_u64' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_ef' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_pei' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_ei' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_ps' from design 'CtrlModule'
Removing port 'io_rocc_pptw_status_s' from design 'CtrlModule'
Removing port 'io_rocc_pptw_invalidate' from design 'CtrlModule'
Removing port 'io_rocc_pptw_sret' from design 'CtrlModule'
Removing port 'io_rocc_exception' from design 'CtrlModule'
Removing port 'io_hashSel_bits_tag[3]' from design 'CtrlModule'
Removing port 'io_hashSel_bits_tag[2]' from design 'CtrlModule'
Removing port 'io_hashSel_bits_tag[1]' from design 'CtrlModule'
Removing port 'io_hashSel_bits_tag[0]' from design 'CtrlModule'
1
remove_unconnected_ports -blast_buses [find -hier cell "*"]
Removing port 'io_cmd_bits_len[63]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[62]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[61]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[60]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[59]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[58]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[57]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[56]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[55]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[54]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[53]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[52]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[51]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[50]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[49]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[48]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[47]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[46]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[45]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[44]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[43]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[42]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[41]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[40]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[39]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[38]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[37]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[36]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[35]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[34]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[33]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[32]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[31]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[30]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[29]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[28]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[27]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[26]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[25]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[24]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[23]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[22]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[21]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[20]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[19]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[18]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[17]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[16]' from design 'MemoryHandler'
Removing port 'io_cmd_bits_len[15]' from design 'MemoryHandler'
Removing port 'io_rocc_cmd_bits_inst_rs1[4]' from design 'CtrlModule'
Removing port 'io_rocc_cmd_bits_inst_rs1[3]' from design 'CtrlModule'
Removing port 'io_rocc_cmd_bits_inst_rs1[2]' from design 'CtrlModule'
Removing port 'io_rocc_cmd_bits_inst_rs1[1]' from design 'CtrlModule'
1
write -hierarchy -format ddc -output ${RESULTS_DIR}/${DCRM_ELABORATED_DESIGN_DDC_OUTPUT_FILE}
Writing ddc file 'results/KeyValueStore.elab.ddc'.
1
link

  Linking design 'KeyValueStore'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (215 designs)             /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/dc-syn/build-dc-080.00ns-2014-12-15_00-42/KeyValueStore.db, etc
  saed32hvt_tt1p05v25c (library) /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_hvt.db
  saed32rvt_tt1p05v25c (library) /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_rvt.db
  saed32lvt_tt1p05v25c (library) /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_lvt.db
  sram1024x24 (library)       /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x24.db
  sram1024x8 (library)        /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x8.db
  sram128x16 (library)        /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x16.db
  sram128x32 (library)        /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x32.db
  sram128x8 (library)         /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x8.db
  sram256x8 (library)         /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram256x8.db
  sram64x16 (library)         /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x16.db
  sram64x32 (library)         /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x32.db
  sram64x8 (library)          /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x8.db
  dw_foundation.sldb (library) /home/ff/cs250/tools/synopsys/dc/current/libraries/syn/dw_foundation.sldb

1
#################################################################################
# Apply Logical Design Constraints
#################################################################################
source -echo ${DCRM_CONSTRAINTS_INPUT_FILE}
# create clock
create_clock clk -name clk -period ${CLOCK_PERIOD}
set_clock_uncertainty ${CLOCK_UNCERTAINTY} [get_clocks clk]
# set drive strength for inputs
set_driving_cell -lib_cell INVX1_RVT [all_inputs]
# set load capacitance of outputs
set_load -pin_load 0.004 [all_outputs]
set all_inputs_but_clk [remove_from_collection [all_inputs] [get_ports clk]]
set_input_delay ${INPUT_DELAY} -clock [get_clocks clk] $all_inputs_but_clk
set_output_delay ${OUTPUT_DELAY} -clock [get_clocks clk] [all_outputs]
# label libraries by threshold voltage
# set dbfile [lindex $TARGET_LIBRARY_FILES 0] 
# set len [string length $dbfile]
# set HVT_lib [string range $dbfile 0 [expr "$len - 4"]]
# echo HVT_lib = $HVT_lib
# 
# set dbfile [lindex $TARGET_LIBRARY_FILES 1] 
# set len [string length $dbfile]
# set RVT_lib [string range $dbfile 0 [expr "$len - 4"]]
# echo RVT_lib = $RVT_lib
# 
# set dbfile [lindex $TARGET_LIBRARY_FILES 2] 
# set len [string length $dbfile]
# set LVT_lib [string range $dbfile 0 [expr "$len - 4"]]
# echo LVT_lib = $LVT_lib
# 
# set_attribute [get_libs $LVT_lib] default_threshold_voltage_group LVt -type string
# set_attribute [get_libs $RVT_lib] default_threshold_voltage_group RVt -type string
# set_attribute [get_libs $HVT_lib] default_threshold_voltage_group HVt -type string
# alternative to set_leakage_optimization true
# another power optimization option is to specify max percentage of cells to 
# use from specified Vt libraries
#set_multi_vth_constraint -lvth_groups {LVT} -lvth_percentage 5.0 -type soft
# set_ungroup [get_designs FPU] false
# set_ungroup [get_designs IntToFP] false
# set_ungroup [get_designs FPUSFMAPipe] false
# set_ungroup [get_designs FPUDFMAPipe] false
# set_ungroup [get_designs vuVXU_Banked8_FU_imul] false
# set_ungroup [get_designs vuVXU_Banked8_FU_conv] false
set_ungroup [get_designs Frontend] false
Error: Can't find design 'Frontend'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_ungroup [get_designs HellaCache] false
Error: Can't find design 'HellaCache'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_isolate_ports [all_outputs] -type buffer
set_isolate_ports [remove_from_collection [all_inputs] clk] -type buffer -force
# set_optimize_registers true -design IntToFP -clock clk -check_design -verbose -print_critical_loop -justification_effort high -minimum_period_only -sync_transform decompose
# set_optimize_registers true -design FPUSFMAPipe -clock clk -check_design -verbose -print_critical_loop -justification_effort high -minimum_period_only -sync_transform decompose
# set_optimize_registers true -design FPUDFMAPipe -clock clk -check_design -verbose -print_critical_loop -justification_effort high -minimum_period_only -sync_transform decompose
# set_optimize_registers true -design vuVXU_Banked8_FU_imul -clock clk -check_design -verbose -print_critical_loop -justification_effort high -minimum_period_only -sync_transform decompose
# set_optimize_registers true -design vuVXU_Banked8_FU_conv -clock clk -check_design -verbose -print_critical_loop -justification_effort high -minimum_period_only -sync_transform decompose
#set_optimize_registers true -design IntToFP -clock clk -check_design -verbose -print_critical_loop
#set_optimize_registers true -design FPUSFMAPipe -clock clk -check_design -verbose -print_critical_loop
#set_optimize_registers true -design FPUDFMAPipe -clock clk -check_design -verbose -print_critical_loop
#set_optimize_registers true -design vuVXU_Banked8_FU_imul -clock clk -check_design -verbose -print_critical_loop
#set_optimize_registers true -design vuVXU_Banked8_FU_conv -clock clk -check_design -verbose -print_critical_loop
#set_optimize_registers true -design superFMA -clock clk -check_design -verbose -print_critical_loop -minimum_period_only -sync_transform decompose
#################################################################################
# Create Default Path Groups
#
# Separating these paths can help improve optimization.
# Remove these path group settings if user path groups have already been defined.
#################################################################################
set ports_clock_root [filter_collection [get_attribute [get_clocks] sources] object_class==port]
{clk}
group_path -name REGOUT -to [all_outputs]
1
group_path -name REGIN -from [remove_from_collection [all_inputs] $ports_clock_root]
1
group_path -name FEEDTHROUGH -from [remove_from_collection [all_inputs] $ports_clock_root] -to [all_outputs]
1
# multi-vt flow
set_leakage_optimization true
1
##################################################################################
# Specify ignored layers for routing to improve correlation
# Use the same ignored layers that will be used during place and route
##################################################################################
if { ${MIN_ROUTING_LAYER} != ""} {
  set_ignored_layers -min_routing_layer ${MIN_ROUTING_LAYER}
}
Information: linking reference library : /home/ff/cs250/fa10/stdcells/synopsys-32nm/vendor/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /home/ff/cs250/fa10/stdcells/synopsys-32nm/vendor/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Information: linking reference library : /home/ff/cs250/fa10/stdcells/synopsys-32nm/vendor/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x24.mw. (PSYN-878)
Information: linking reference library : /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x8.mw. (PSYN-878)
Information: linking reference library : /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x16.mw. (PSYN-878)
Information: linking reference library : /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x32.mw. (PSYN-878)
Information: linking reference library : /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x8.mw. (PSYN-878)
Information: linking reference library : /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram256x8.mw. (PSYN-878)
Information: linking reference library : /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x16.mw. (PSYN-878)
Information: linking reference library : /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x32.mw. (PSYN-878)
Information: linking reference library : /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x8.mw. (PSYN-878)

  Linking design 'KeyValueStore'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (215 designs)             /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/dc-syn/build-dc-080.00ns-2014-12-15_00-42/KeyValueStore.db, etc
  saed32hvt_tt1p05v25c (library) /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_hvt.db
  saed32rvt_tt1p05v25c (library) /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_rvt.db
  saed32lvt_tt1p05v25c (library) /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_lvt.db
  sram1024x24 (library)       /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x24.db
  sram1024x8 (library)        /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x8.db
  sram128x16 (library)        /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x16.db
  sram128x32 (library)        /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x32.db
  sram128x8 (library)         /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x8.db
  sram256x8 (library)         /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram256x8.db
  sram64x16 (library)         /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x16.db
  sram64x32 (library)         /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x32.db
  sram64x8 (library)          /scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x8.db
  dw_foundation.sldb (library) /home/ff/cs250/tools/synopsys/dc/current/libraries/syn/dw_foundation.sldb

Information: setting M1 as ignored_layer due to min_max layer setting. (PSYN-178)
Information: setting M2 as min routing layer.  (PSYN-179)
1
if { ${MAX_ROUTING_LAYER} != ""} {
  set_ignored_layers -max_routing_layer ${MAX_ROUTING_LAYER}
}
Information: setting M8 as ignored_layer due to min_max layer setting. (PSYN-178)
Information: setting M9 as ignored_layer due to min_max layer setting. (PSYN-178)
Information: setting MRDL as ignored_layer due to min_max layer setting. (PSYN-178)
Information: setting M7 as max routing layer.  (PSYN-179)
1
#report_ignored_layers
#################################################################################
# Apply Additional Optimization Constraints
#################################################################################
# Prevent assignment statements in the Verilog netlist.
set_fix_multiple_port_nets -all -buffer_constants
1
#################################################################################
# Compile the Design
#################################################################################
check_design
 
****************************************
check_design summary:
Version:     G-2012.06-SP3
Date:        Mon Dec 15 00:43:12 2014
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   1904
    Unloaded inputs (LINT-8)                                      973
    Unconnected ports (LINT-28)                                   801
    Feedthrough (LINT-29)                                          32
    Shorted outputs (LINT-31)                                      74
    Constant outputs (LINT-52)                                     24

Cells                                                               6
    Cells do not drive (LINT-1)                                     1
    Connected to power or ground (LINT-32)                          5

Nets                                                              988
    Unloaded nets (LINT-2)                                        988
--------------------------------------------------------------------------------

Warning: In design 'CtrlModule', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'KeyValueStore', net 'lookup_io_hashSel_bits_tag[0]' driven by pin 'lookup/io_hashSel_bits_tag[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'lookup_io_hashSel_bits_tag[1]' driven by pin 'lookup/io_hashSel_bits_tag[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'lookup_io_hashSel_bits_tag[2]' driven by pin 'lookup/io_hashSel_bits_tag[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'lookup_io_hashSel_bits_tag[3]' driven by pin 'lookup/io_hashSel_bits_tag[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'ctrl_io_keyInfo_bits_len[8]' driven by pin 'ctrl/io_keyInfo_bits_len[8]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'ctrl_io_keyInfo_bits_len[9]' driven by pin 'ctrl/io_keyInfo_bits_len[9]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'ctrl_io_keyInfo_bits_len[10]' driven by pin 'ctrl/io_keyInfo_bits_len[10]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'ctrl_io_keyInfo_bits_len[11]' driven by pin 'ctrl/io_keyInfo_bits_len[11]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'ctrl_io_keyInfo_bits_len[12]' driven by pin 'ctrl/io_keyInfo_bits_len[12]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'ctrl_io_keyInfo_bits_len[13]' driven by pin 'ctrl/io_keyInfo_bits_len[13]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'ctrl_io_keyInfo_bits_len[14]' driven by pin 'ctrl/io_keyInfo_bits_len[14]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_exception' driven by pin 'io_rocc_exception' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_sret' driven by pin 'io_rocc_pptw_sret' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_invalidate' driven by pin 'io_rocc_pptw_invalidate' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_s' driven by pin 'io_rocc_pptw_status_s' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_ps' driven by pin 'io_rocc_pptw_status_ps' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_ei' driven by pin 'io_rocc_pptw_status_ei' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_pei' driven by pin 'io_rocc_pptw_status_pei' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_ef' driven by pin 'io_rocc_pptw_status_ef' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_u64' driven by pin 'io_rocc_pptw_status_u64' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_s64' driven by pin 'io_rocc_pptw_status_s64' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_vm' driven by pin 'io_rocc_pptw_status_vm' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_er' driven by pin 'io_rocc_pptw_status_er' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_zero[0]' driven by pin 'io_rocc_pptw_status_zero[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_zero[1]' driven by pin 'io_rocc_pptw_status_zero[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_zero[2]' driven by pin 'io_rocc_pptw_status_zero[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_zero[3]' driven by pin 'io_rocc_pptw_status_zero[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_zero[4]' driven by pin 'io_rocc_pptw_status_zero[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_zero[5]' driven by pin 'io_rocc_pptw_status_zero[5]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_zero[6]' driven by pin 'io_rocc_pptw_status_zero[6]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_im[0]' driven by pin 'io_rocc_pptw_status_im[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_im[1]' driven by pin 'io_rocc_pptw_status_im[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_im[2]' driven by pin 'io_rocc_pptw_status_im[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_im[3]' driven by pin 'io_rocc_pptw_status_im[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_im[4]' driven by pin 'io_rocc_pptw_status_im[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_im[5]' driven by pin 'io_rocc_pptw_status_im[5]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_im[6]' driven by pin 'io_rocc_pptw_status_im[6]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_im[7]' driven by pin 'io_rocc_pptw_status_im[7]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_ip[0]' driven by pin 'io_rocc_pptw_status_ip[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_ip[1]' driven by pin 'io_rocc_pptw_status_ip[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_ip[2]' driven by pin 'io_rocc_pptw_status_ip[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_ip[3]' driven by pin 'io_rocc_pptw_status_ip[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_ip[4]' driven by pin 'io_rocc_pptw_status_ip[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_ip[5]' driven by pin 'io_rocc_pptw_status_ip[5]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_ip[6]' driven by pin 'io_rocc_pptw_status_ip[6]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_status_ip[7]' driven by pin 'io_rocc_pptw_status_ip[7]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_perm[0]' driven by pin 'io_rocc_pptw_resp_bits_perm[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_perm[1]' driven by pin 'io_rocc_pptw_resp_bits_perm[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_perm[2]' driven by pin 'io_rocc_pptw_resp_bits_perm[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_perm[3]' driven by pin 'io_rocc_pptw_resp_bits_perm[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_perm[4]' driven by pin 'io_rocc_pptw_resp_bits_perm[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_perm[5]' driven by pin 'io_rocc_pptw_resp_bits_perm[5]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_ppn[0]' driven by pin 'io_rocc_pptw_resp_bits_ppn[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_ppn[1]' driven by pin 'io_rocc_pptw_resp_bits_ppn[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_ppn[2]' driven by pin 'io_rocc_pptw_resp_bits_ppn[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_ppn[3]' driven by pin 'io_rocc_pptw_resp_bits_ppn[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_ppn[4]' driven by pin 'io_rocc_pptw_resp_bits_ppn[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_ppn[5]' driven by pin 'io_rocc_pptw_resp_bits_ppn[5]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_ppn[6]' driven by pin 'io_rocc_pptw_resp_bits_ppn[6]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_ppn[7]' driven by pin 'io_rocc_pptw_resp_bits_ppn[7]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_ppn[8]' driven by pin 'io_rocc_pptw_resp_bits_ppn[8]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_ppn[9]' driven by pin 'io_rocc_pptw_resp_bits_ppn[9]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_ppn[10]' driven by pin 'io_rocc_pptw_resp_bits_ppn[10]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_ppn[11]' driven by pin 'io_rocc_pptw_resp_bits_ppn[11]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_ppn[12]' driven by pin 'io_rocc_pptw_resp_bits_ppn[12]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_ppn[13]' driven by pin 'io_rocc_pptw_resp_bits_ppn[13]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_ppn[14]' driven by pin 'io_rocc_pptw_resp_bits_ppn[14]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_ppn[15]' driven by pin 'io_rocc_pptw_resp_bits_ppn[15]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_ppn[16]' driven by pin 'io_rocc_pptw_resp_bits_ppn[16]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_ppn[17]' driven by pin 'io_rocc_pptw_resp_bits_ppn[17]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_ppn[18]' driven by pin 'io_rocc_pptw_resp_bits_ppn[18]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_bits_error' driven by pin 'io_rocc_pptw_resp_bits_error' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_resp_valid' driven by pin 'io_rocc_pptw_resp_valid' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_pptw_req_ready' driven by pin 'io_rocc_pptw_req_ready' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_sret' driven by pin 'io_rocc_dptw_sret' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_invalidate' driven by pin 'io_rocc_dptw_invalidate' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_s' driven by pin 'io_rocc_dptw_status_s' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_ps' driven by pin 'io_rocc_dptw_status_ps' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_ei' driven by pin 'io_rocc_dptw_status_ei' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_pei' driven by pin 'io_rocc_dptw_status_pei' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_ef' driven by pin 'io_rocc_dptw_status_ef' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_u64' driven by pin 'io_rocc_dptw_status_u64' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_s64' driven by pin 'io_rocc_dptw_status_s64' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_vm' driven by pin 'io_rocc_dptw_status_vm' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_er' driven by pin 'io_rocc_dptw_status_er' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_zero[0]' driven by pin 'io_rocc_dptw_status_zero[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_zero[1]' driven by pin 'io_rocc_dptw_status_zero[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_zero[2]' driven by pin 'io_rocc_dptw_status_zero[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_zero[3]' driven by pin 'io_rocc_dptw_status_zero[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_zero[4]' driven by pin 'io_rocc_dptw_status_zero[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_zero[5]' driven by pin 'io_rocc_dptw_status_zero[5]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_zero[6]' driven by pin 'io_rocc_dptw_status_zero[6]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_im[0]' driven by pin 'io_rocc_dptw_status_im[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_im[1]' driven by pin 'io_rocc_dptw_status_im[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_im[2]' driven by pin 'io_rocc_dptw_status_im[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_im[3]' driven by pin 'io_rocc_dptw_status_im[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_im[4]' driven by pin 'io_rocc_dptw_status_im[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_im[5]' driven by pin 'io_rocc_dptw_status_im[5]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_im[6]' driven by pin 'io_rocc_dptw_status_im[6]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_im[7]' driven by pin 'io_rocc_dptw_status_im[7]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_ip[0]' driven by pin 'io_rocc_dptw_status_ip[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_ip[1]' driven by pin 'io_rocc_dptw_status_ip[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_ip[2]' driven by pin 'io_rocc_dptw_status_ip[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_ip[3]' driven by pin 'io_rocc_dptw_status_ip[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_ip[4]' driven by pin 'io_rocc_dptw_status_ip[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_ip[5]' driven by pin 'io_rocc_dptw_status_ip[5]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_ip[6]' driven by pin 'io_rocc_dptw_status_ip[6]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_status_ip[7]' driven by pin 'io_rocc_dptw_status_ip[7]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_perm[0]' driven by pin 'io_rocc_dptw_resp_bits_perm[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_perm[1]' driven by pin 'io_rocc_dptw_resp_bits_perm[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_perm[2]' driven by pin 'io_rocc_dptw_resp_bits_perm[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_perm[3]' driven by pin 'io_rocc_dptw_resp_bits_perm[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_perm[4]' driven by pin 'io_rocc_dptw_resp_bits_perm[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_perm[5]' driven by pin 'io_rocc_dptw_resp_bits_perm[5]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_ppn[0]' driven by pin 'io_rocc_dptw_resp_bits_ppn[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_ppn[1]' driven by pin 'io_rocc_dptw_resp_bits_ppn[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_ppn[2]' driven by pin 'io_rocc_dptw_resp_bits_ppn[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_ppn[3]' driven by pin 'io_rocc_dptw_resp_bits_ppn[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_ppn[4]' driven by pin 'io_rocc_dptw_resp_bits_ppn[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_ppn[5]' driven by pin 'io_rocc_dptw_resp_bits_ppn[5]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_ppn[6]' driven by pin 'io_rocc_dptw_resp_bits_ppn[6]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_ppn[7]' driven by pin 'io_rocc_dptw_resp_bits_ppn[7]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_ppn[8]' driven by pin 'io_rocc_dptw_resp_bits_ppn[8]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_ppn[9]' driven by pin 'io_rocc_dptw_resp_bits_ppn[9]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_ppn[10]' driven by pin 'io_rocc_dptw_resp_bits_ppn[10]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_ppn[11]' driven by pin 'io_rocc_dptw_resp_bits_ppn[11]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_ppn[12]' driven by pin 'io_rocc_dptw_resp_bits_ppn[12]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_ppn[13]' driven by pin 'io_rocc_dptw_resp_bits_ppn[13]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_ppn[14]' driven by pin 'io_rocc_dptw_resp_bits_ppn[14]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_ppn[15]' driven by pin 'io_rocc_dptw_resp_bits_ppn[15]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_ppn[16]' driven by pin 'io_rocc_dptw_resp_bits_ppn[16]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_ppn[17]' driven by pin 'io_rocc_dptw_resp_bits_ppn[17]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_ppn[18]' driven by pin 'io_rocc_dptw_resp_bits_ppn[18]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_bits_error' driven by pin 'io_rocc_dptw_resp_bits_error' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_resp_valid' driven by pin 'io_rocc_dptw_resp_valid' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_dptw_req_ready' driven by pin 'io_rocc_dptw_req_ready' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_sret' driven by pin 'io_rocc_iptw_sret' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_invalidate' driven by pin 'io_rocc_iptw_invalidate' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_s' driven by pin 'io_rocc_iptw_status_s' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_ps' driven by pin 'io_rocc_iptw_status_ps' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_ei' driven by pin 'io_rocc_iptw_status_ei' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_pei' driven by pin 'io_rocc_iptw_status_pei' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_ef' driven by pin 'io_rocc_iptw_status_ef' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_u64' driven by pin 'io_rocc_iptw_status_u64' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_s64' driven by pin 'io_rocc_iptw_status_s64' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_vm' driven by pin 'io_rocc_iptw_status_vm' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_er' driven by pin 'io_rocc_iptw_status_er' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_zero[0]' driven by pin 'io_rocc_iptw_status_zero[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_zero[1]' driven by pin 'io_rocc_iptw_status_zero[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_zero[2]' driven by pin 'io_rocc_iptw_status_zero[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_zero[3]' driven by pin 'io_rocc_iptw_status_zero[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_zero[4]' driven by pin 'io_rocc_iptw_status_zero[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_zero[5]' driven by pin 'io_rocc_iptw_status_zero[5]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_zero[6]' driven by pin 'io_rocc_iptw_status_zero[6]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_im[0]' driven by pin 'io_rocc_iptw_status_im[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_im[1]' driven by pin 'io_rocc_iptw_status_im[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_im[2]' driven by pin 'io_rocc_iptw_status_im[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_im[3]' driven by pin 'io_rocc_iptw_status_im[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_im[4]' driven by pin 'io_rocc_iptw_status_im[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_im[5]' driven by pin 'io_rocc_iptw_status_im[5]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_im[6]' driven by pin 'io_rocc_iptw_status_im[6]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_im[7]' driven by pin 'io_rocc_iptw_status_im[7]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_ip[0]' driven by pin 'io_rocc_iptw_status_ip[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_ip[1]' driven by pin 'io_rocc_iptw_status_ip[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_ip[2]' driven by pin 'io_rocc_iptw_status_ip[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_ip[3]' driven by pin 'io_rocc_iptw_status_ip[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_ip[4]' driven by pin 'io_rocc_iptw_status_ip[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_ip[5]' driven by pin 'io_rocc_iptw_status_ip[5]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_ip[6]' driven by pin 'io_rocc_iptw_status_ip[6]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_status_ip[7]' driven by pin 'io_rocc_iptw_status_ip[7]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_perm[0]' driven by pin 'io_rocc_iptw_resp_bits_perm[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_perm[1]' driven by pin 'io_rocc_iptw_resp_bits_perm[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_perm[2]' driven by pin 'io_rocc_iptw_resp_bits_perm[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_perm[3]' driven by pin 'io_rocc_iptw_resp_bits_perm[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_perm[4]' driven by pin 'io_rocc_iptw_resp_bits_perm[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_perm[5]' driven by pin 'io_rocc_iptw_resp_bits_perm[5]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_ppn[0]' driven by pin 'io_rocc_iptw_resp_bits_ppn[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_ppn[1]' driven by pin 'io_rocc_iptw_resp_bits_ppn[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_ppn[2]' driven by pin 'io_rocc_iptw_resp_bits_ppn[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_ppn[3]' driven by pin 'io_rocc_iptw_resp_bits_ppn[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_ppn[4]' driven by pin 'io_rocc_iptw_resp_bits_ppn[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_ppn[5]' driven by pin 'io_rocc_iptw_resp_bits_ppn[5]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_ppn[6]' driven by pin 'io_rocc_iptw_resp_bits_ppn[6]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_ppn[7]' driven by pin 'io_rocc_iptw_resp_bits_ppn[7]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_ppn[8]' driven by pin 'io_rocc_iptw_resp_bits_ppn[8]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_ppn[9]' driven by pin 'io_rocc_iptw_resp_bits_ppn[9]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_ppn[10]' driven by pin 'io_rocc_iptw_resp_bits_ppn[10]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_ppn[11]' driven by pin 'io_rocc_iptw_resp_bits_ppn[11]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_ppn[12]' driven by pin 'io_rocc_iptw_resp_bits_ppn[12]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_ppn[13]' driven by pin 'io_rocc_iptw_resp_bits_ppn[13]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_ppn[14]' driven by pin 'io_rocc_iptw_resp_bits_ppn[14]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_ppn[15]' driven by pin 'io_rocc_iptw_resp_bits_ppn[15]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_ppn[16]' driven by pin 'io_rocc_iptw_resp_bits_ppn[16]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_ppn[17]' driven by pin 'io_rocc_iptw_resp_bits_ppn[17]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_ppn[18]' driven by pin 'io_rocc_iptw_resp_bits_ppn[18]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_bits_error' driven by pin 'io_rocc_iptw_resp_bits_error' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_resp_valid' driven by pin 'io_rocc_iptw_resp_valid' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_iptw_req_ready' driven by pin 'io_rocc_iptw_req_ready' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_finish_ready' driven by pin 'io_rocc_imem_finish_ready' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_g_type[0]' driven by pin 'io_rocc_imem_grant_bits_payload_g_type[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_g_type[1]' driven by pin 'io_rocc_imem_grant_bits_payload_g_type[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_g_type[2]' driven by pin 'io_rocc_imem_grant_bits_payload_g_type[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_g_type[3]' driven by pin 'io_rocc_imem_grant_bits_payload_g_type[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_g_type[4]' driven by pin 'io_rocc_imem_grant_bits_payload_g_type[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_master_xact_id[0]' driven by pin 'io_rocc_imem_grant_bits_payload_master_xact_id[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_master_xact_id[1]' driven by pin 'io_rocc_imem_grant_bits_payload_master_xact_id[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_master_xact_id[2]' driven by pin 'io_rocc_imem_grant_bits_payload_master_xact_id[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_client_xact_id[0]' driven by pin 'io_rocc_imem_grant_bits_payload_client_xact_id[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_client_xact_id[1]' driven by pin 'io_rocc_imem_grant_bits_payload_client_xact_id[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_client_xact_id[2]' driven by pin 'io_rocc_imem_grant_bits_payload_client_xact_id[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[0]' driven by pin 'io_rocc_imem_grant_bits_payload_data[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[1]' driven by pin 'io_rocc_imem_grant_bits_payload_data[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[2]' driven by pin 'io_rocc_imem_grant_bits_payload_data[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[3]' driven by pin 'io_rocc_imem_grant_bits_payload_data[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[4]' driven by pin 'io_rocc_imem_grant_bits_payload_data[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[5]' driven by pin 'io_rocc_imem_grant_bits_payload_data[5]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[6]' driven by pin 'io_rocc_imem_grant_bits_payload_data[6]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[7]' driven by pin 'io_rocc_imem_grant_bits_payload_data[7]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[8]' driven by pin 'io_rocc_imem_grant_bits_payload_data[8]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[9]' driven by pin 'io_rocc_imem_grant_bits_payload_data[9]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[10]' driven by pin 'io_rocc_imem_grant_bits_payload_data[10]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[11]' driven by pin 'io_rocc_imem_grant_bits_payload_data[11]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[12]' driven by pin 'io_rocc_imem_grant_bits_payload_data[12]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[13]' driven by pin 'io_rocc_imem_grant_bits_payload_data[13]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[14]' driven by pin 'io_rocc_imem_grant_bits_payload_data[14]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[15]' driven by pin 'io_rocc_imem_grant_bits_payload_data[15]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[16]' driven by pin 'io_rocc_imem_grant_bits_payload_data[16]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[17]' driven by pin 'io_rocc_imem_grant_bits_payload_data[17]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[18]' driven by pin 'io_rocc_imem_grant_bits_payload_data[18]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[19]' driven by pin 'io_rocc_imem_grant_bits_payload_data[19]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[20]' driven by pin 'io_rocc_imem_grant_bits_payload_data[20]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[21]' driven by pin 'io_rocc_imem_grant_bits_payload_data[21]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[22]' driven by pin 'io_rocc_imem_grant_bits_payload_data[22]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[23]' driven by pin 'io_rocc_imem_grant_bits_payload_data[23]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[24]' driven by pin 'io_rocc_imem_grant_bits_payload_data[24]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[25]' driven by pin 'io_rocc_imem_grant_bits_payload_data[25]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[26]' driven by pin 'io_rocc_imem_grant_bits_payload_data[26]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[27]' driven by pin 'io_rocc_imem_grant_bits_payload_data[27]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[28]' driven by pin 'io_rocc_imem_grant_bits_payload_data[28]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[29]' driven by pin 'io_rocc_imem_grant_bits_payload_data[29]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[30]' driven by pin 'io_rocc_imem_grant_bits_payload_data[30]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[31]' driven by pin 'io_rocc_imem_grant_bits_payload_data[31]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[32]' driven by pin 'io_rocc_imem_grant_bits_payload_data[32]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[33]' driven by pin 'io_rocc_imem_grant_bits_payload_data[33]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[34]' driven by pin 'io_rocc_imem_grant_bits_payload_data[34]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[35]' driven by pin 'io_rocc_imem_grant_bits_payload_data[35]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[36]' driven by pin 'io_rocc_imem_grant_bits_payload_data[36]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[37]' driven by pin 'io_rocc_imem_grant_bits_payload_data[37]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[38]' driven by pin 'io_rocc_imem_grant_bits_payload_data[38]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[39]' driven by pin 'io_rocc_imem_grant_bits_payload_data[39]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[40]' driven by pin 'io_rocc_imem_grant_bits_payload_data[40]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[41]' driven by pin 'io_rocc_imem_grant_bits_payload_data[41]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[42]' driven by pin 'io_rocc_imem_grant_bits_payload_data[42]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[43]' driven by pin 'io_rocc_imem_grant_bits_payload_data[43]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[44]' driven by pin 'io_rocc_imem_grant_bits_payload_data[44]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[45]' driven by pin 'io_rocc_imem_grant_bits_payload_data[45]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[46]' driven by pin 'io_rocc_imem_grant_bits_payload_data[46]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[47]' driven by pin 'io_rocc_imem_grant_bits_payload_data[47]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[48]' driven by pin 'io_rocc_imem_grant_bits_payload_data[48]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[49]' driven by pin 'io_rocc_imem_grant_bits_payload_data[49]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[50]' driven by pin 'io_rocc_imem_grant_bits_payload_data[50]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[51]' driven by pin 'io_rocc_imem_grant_bits_payload_data[51]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[52]' driven by pin 'io_rocc_imem_grant_bits_payload_data[52]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[53]' driven by pin 'io_rocc_imem_grant_bits_payload_data[53]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[54]' driven by pin 'io_rocc_imem_grant_bits_payload_data[54]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[55]' driven by pin 'io_rocc_imem_grant_bits_payload_data[55]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[56]' driven by pin 'io_rocc_imem_grant_bits_payload_data[56]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[57]' driven by pin 'io_rocc_imem_grant_bits_payload_data[57]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[58]' driven by pin 'io_rocc_imem_grant_bits_payload_data[58]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[59]' driven by pin 'io_rocc_imem_grant_bits_payload_data[59]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[60]' driven by pin 'io_rocc_imem_grant_bits_payload_data[60]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[61]' driven by pin 'io_rocc_imem_grant_bits_payload_data[61]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[62]' driven by pin 'io_rocc_imem_grant_bits_payload_data[62]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[63]' driven by pin 'io_rocc_imem_grant_bits_payload_data[63]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[64]' driven by pin 'io_rocc_imem_grant_bits_payload_data[64]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[65]' driven by pin 'io_rocc_imem_grant_bits_payload_data[65]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[66]' driven by pin 'io_rocc_imem_grant_bits_payload_data[66]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[67]' driven by pin 'io_rocc_imem_grant_bits_payload_data[67]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[68]' driven by pin 'io_rocc_imem_grant_bits_payload_data[68]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[69]' driven by pin 'io_rocc_imem_grant_bits_payload_data[69]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[70]' driven by pin 'io_rocc_imem_grant_bits_payload_data[70]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[71]' driven by pin 'io_rocc_imem_grant_bits_payload_data[71]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[72]' driven by pin 'io_rocc_imem_grant_bits_payload_data[72]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[73]' driven by pin 'io_rocc_imem_grant_bits_payload_data[73]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[74]' driven by pin 'io_rocc_imem_grant_bits_payload_data[74]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[75]' driven by pin 'io_rocc_imem_grant_bits_payload_data[75]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[76]' driven by pin 'io_rocc_imem_grant_bits_payload_data[76]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[77]' driven by pin 'io_rocc_imem_grant_bits_payload_data[77]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[78]' driven by pin 'io_rocc_imem_grant_bits_payload_data[78]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[79]' driven by pin 'io_rocc_imem_grant_bits_payload_data[79]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[80]' driven by pin 'io_rocc_imem_grant_bits_payload_data[80]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[81]' driven by pin 'io_rocc_imem_grant_bits_payload_data[81]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[82]' driven by pin 'io_rocc_imem_grant_bits_payload_data[82]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[83]' driven by pin 'io_rocc_imem_grant_bits_payload_data[83]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[84]' driven by pin 'io_rocc_imem_grant_bits_payload_data[84]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[85]' driven by pin 'io_rocc_imem_grant_bits_payload_data[85]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[86]' driven by pin 'io_rocc_imem_grant_bits_payload_data[86]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[87]' driven by pin 'io_rocc_imem_grant_bits_payload_data[87]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[88]' driven by pin 'io_rocc_imem_grant_bits_payload_data[88]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[89]' driven by pin 'io_rocc_imem_grant_bits_payload_data[89]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[90]' driven by pin 'io_rocc_imem_grant_bits_payload_data[90]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[91]' driven by pin 'io_rocc_imem_grant_bits_payload_data[91]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[92]' driven by pin 'io_rocc_imem_grant_bits_payload_data[92]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[93]' driven by pin 'io_rocc_imem_grant_bits_payload_data[93]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[94]' driven by pin 'io_rocc_imem_grant_bits_payload_data[94]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[95]' driven by pin 'io_rocc_imem_grant_bits_payload_data[95]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[96]' driven by pin 'io_rocc_imem_grant_bits_payload_data[96]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[97]' driven by pin 'io_rocc_imem_grant_bits_payload_data[97]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[98]' driven by pin 'io_rocc_imem_grant_bits_payload_data[98]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[99]' driven by pin 'io_rocc_imem_grant_bits_payload_data[99]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[100]' driven by pin 'io_rocc_imem_grant_bits_payload_data[100]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[101]' driven by pin 'io_rocc_imem_grant_bits_payload_data[101]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[102]' driven by pin 'io_rocc_imem_grant_bits_payload_data[102]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[103]' driven by pin 'io_rocc_imem_grant_bits_payload_data[103]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[104]' driven by pin 'io_rocc_imem_grant_bits_payload_data[104]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[105]' driven by pin 'io_rocc_imem_grant_bits_payload_data[105]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[106]' driven by pin 'io_rocc_imem_grant_bits_payload_data[106]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[107]' driven by pin 'io_rocc_imem_grant_bits_payload_data[107]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[108]' driven by pin 'io_rocc_imem_grant_bits_payload_data[108]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[109]' driven by pin 'io_rocc_imem_grant_bits_payload_data[109]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[110]' driven by pin 'io_rocc_imem_grant_bits_payload_data[110]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[111]' driven by pin 'io_rocc_imem_grant_bits_payload_data[111]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[112]' driven by pin 'io_rocc_imem_grant_bits_payload_data[112]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[113]' driven by pin 'io_rocc_imem_grant_bits_payload_data[113]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[114]' driven by pin 'io_rocc_imem_grant_bits_payload_data[114]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[115]' driven by pin 'io_rocc_imem_grant_bits_payload_data[115]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[116]' driven by pin 'io_rocc_imem_grant_bits_payload_data[116]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[117]' driven by pin 'io_rocc_imem_grant_bits_payload_data[117]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[118]' driven by pin 'io_rocc_imem_grant_bits_payload_data[118]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[119]' driven by pin 'io_rocc_imem_grant_bits_payload_data[119]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[120]' driven by pin 'io_rocc_imem_grant_bits_payload_data[120]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[121]' driven by pin 'io_rocc_imem_grant_bits_payload_data[121]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[122]' driven by pin 'io_rocc_imem_grant_bits_payload_data[122]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[123]' driven by pin 'io_rocc_imem_grant_bits_payload_data[123]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[124]' driven by pin 'io_rocc_imem_grant_bits_payload_data[124]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[125]' driven by pin 'io_rocc_imem_grant_bits_payload_data[125]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[126]' driven by pin 'io_rocc_imem_grant_bits_payload_data[126]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[127]' driven by pin 'io_rocc_imem_grant_bits_payload_data[127]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[128]' driven by pin 'io_rocc_imem_grant_bits_payload_data[128]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[129]' driven by pin 'io_rocc_imem_grant_bits_payload_data[129]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[130]' driven by pin 'io_rocc_imem_grant_bits_payload_data[130]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[131]' driven by pin 'io_rocc_imem_grant_bits_payload_data[131]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[132]' driven by pin 'io_rocc_imem_grant_bits_payload_data[132]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[133]' driven by pin 'io_rocc_imem_grant_bits_payload_data[133]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[134]' driven by pin 'io_rocc_imem_grant_bits_payload_data[134]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[135]' driven by pin 'io_rocc_imem_grant_bits_payload_data[135]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[136]' driven by pin 'io_rocc_imem_grant_bits_payload_data[136]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[137]' driven by pin 'io_rocc_imem_grant_bits_payload_data[137]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[138]' driven by pin 'io_rocc_imem_grant_bits_payload_data[138]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[139]' driven by pin 'io_rocc_imem_grant_bits_payload_data[139]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[140]' driven by pin 'io_rocc_imem_grant_bits_payload_data[140]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[141]' driven by pin 'io_rocc_imem_grant_bits_payload_data[141]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[142]' driven by pin 'io_rocc_imem_grant_bits_payload_data[142]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[143]' driven by pin 'io_rocc_imem_grant_bits_payload_data[143]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[144]' driven by pin 'io_rocc_imem_grant_bits_payload_data[144]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[145]' driven by pin 'io_rocc_imem_grant_bits_payload_data[145]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[146]' driven by pin 'io_rocc_imem_grant_bits_payload_data[146]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[147]' driven by pin 'io_rocc_imem_grant_bits_payload_data[147]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[148]' driven by pin 'io_rocc_imem_grant_bits_payload_data[148]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[149]' driven by pin 'io_rocc_imem_grant_bits_payload_data[149]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[150]' driven by pin 'io_rocc_imem_grant_bits_payload_data[150]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[151]' driven by pin 'io_rocc_imem_grant_bits_payload_data[151]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[152]' driven by pin 'io_rocc_imem_grant_bits_payload_data[152]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[153]' driven by pin 'io_rocc_imem_grant_bits_payload_data[153]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[154]' driven by pin 'io_rocc_imem_grant_bits_payload_data[154]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[155]' driven by pin 'io_rocc_imem_grant_bits_payload_data[155]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[156]' driven by pin 'io_rocc_imem_grant_bits_payload_data[156]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[157]' driven by pin 'io_rocc_imem_grant_bits_payload_data[157]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[158]' driven by pin 'io_rocc_imem_grant_bits_payload_data[158]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[159]' driven by pin 'io_rocc_imem_grant_bits_payload_data[159]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[160]' driven by pin 'io_rocc_imem_grant_bits_payload_data[160]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[161]' driven by pin 'io_rocc_imem_grant_bits_payload_data[161]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[162]' driven by pin 'io_rocc_imem_grant_bits_payload_data[162]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[163]' driven by pin 'io_rocc_imem_grant_bits_payload_data[163]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[164]' driven by pin 'io_rocc_imem_grant_bits_payload_data[164]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[165]' driven by pin 'io_rocc_imem_grant_bits_payload_data[165]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[166]' driven by pin 'io_rocc_imem_grant_bits_payload_data[166]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[167]' driven by pin 'io_rocc_imem_grant_bits_payload_data[167]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[168]' driven by pin 'io_rocc_imem_grant_bits_payload_data[168]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[169]' driven by pin 'io_rocc_imem_grant_bits_payload_data[169]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[170]' driven by pin 'io_rocc_imem_grant_bits_payload_data[170]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[171]' driven by pin 'io_rocc_imem_grant_bits_payload_data[171]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[172]' driven by pin 'io_rocc_imem_grant_bits_payload_data[172]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[173]' driven by pin 'io_rocc_imem_grant_bits_payload_data[173]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[174]' driven by pin 'io_rocc_imem_grant_bits_payload_data[174]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[175]' driven by pin 'io_rocc_imem_grant_bits_payload_data[175]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[176]' driven by pin 'io_rocc_imem_grant_bits_payload_data[176]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[177]' driven by pin 'io_rocc_imem_grant_bits_payload_data[177]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[178]' driven by pin 'io_rocc_imem_grant_bits_payload_data[178]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[179]' driven by pin 'io_rocc_imem_grant_bits_payload_data[179]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[180]' driven by pin 'io_rocc_imem_grant_bits_payload_data[180]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[181]' driven by pin 'io_rocc_imem_grant_bits_payload_data[181]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[182]' driven by pin 'io_rocc_imem_grant_bits_payload_data[182]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[183]' driven by pin 'io_rocc_imem_grant_bits_payload_data[183]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[184]' driven by pin 'io_rocc_imem_grant_bits_payload_data[184]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[185]' driven by pin 'io_rocc_imem_grant_bits_payload_data[185]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[186]' driven by pin 'io_rocc_imem_grant_bits_payload_data[186]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[187]' driven by pin 'io_rocc_imem_grant_bits_payload_data[187]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[188]' driven by pin 'io_rocc_imem_grant_bits_payload_data[188]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[189]' driven by pin 'io_rocc_imem_grant_bits_payload_data[189]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[190]' driven by pin 'io_rocc_imem_grant_bits_payload_data[190]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[191]' driven by pin 'io_rocc_imem_grant_bits_payload_data[191]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[192]' driven by pin 'io_rocc_imem_grant_bits_payload_data[192]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[193]' driven by pin 'io_rocc_imem_grant_bits_payload_data[193]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[194]' driven by pin 'io_rocc_imem_grant_bits_payload_data[194]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[195]' driven by pin 'io_rocc_imem_grant_bits_payload_data[195]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[196]' driven by pin 'io_rocc_imem_grant_bits_payload_data[196]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[197]' driven by pin 'io_rocc_imem_grant_bits_payload_data[197]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[198]' driven by pin 'io_rocc_imem_grant_bits_payload_data[198]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[199]' driven by pin 'io_rocc_imem_grant_bits_payload_data[199]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[200]' driven by pin 'io_rocc_imem_grant_bits_payload_data[200]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[201]' driven by pin 'io_rocc_imem_grant_bits_payload_data[201]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[202]' driven by pin 'io_rocc_imem_grant_bits_payload_data[202]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[203]' driven by pin 'io_rocc_imem_grant_bits_payload_data[203]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[204]' driven by pin 'io_rocc_imem_grant_bits_payload_data[204]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[205]' driven by pin 'io_rocc_imem_grant_bits_payload_data[205]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[206]' driven by pin 'io_rocc_imem_grant_bits_payload_data[206]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[207]' driven by pin 'io_rocc_imem_grant_bits_payload_data[207]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[208]' driven by pin 'io_rocc_imem_grant_bits_payload_data[208]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[209]' driven by pin 'io_rocc_imem_grant_bits_payload_data[209]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[210]' driven by pin 'io_rocc_imem_grant_bits_payload_data[210]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[211]' driven by pin 'io_rocc_imem_grant_bits_payload_data[211]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[212]' driven by pin 'io_rocc_imem_grant_bits_payload_data[212]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[213]' driven by pin 'io_rocc_imem_grant_bits_payload_data[213]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[214]' driven by pin 'io_rocc_imem_grant_bits_payload_data[214]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[215]' driven by pin 'io_rocc_imem_grant_bits_payload_data[215]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[216]' driven by pin 'io_rocc_imem_grant_bits_payload_data[216]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[217]' driven by pin 'io_rocc_imem_grant_bits_payload_data[217]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[218]' driven by pin 'io_rocc_imem_grant_bits_payload_data[218]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[219]' driven by pin 'io_rocc_imem_grant_bits_payload_data[219]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[220]' driven by pin 'io_rocc_imem_grant_bits_payload_data[220]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[221]' driven by pin 'io_rocc_imem_grant_bits_payload_data[221]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[222]' driven by pin 'io_rocc_imem_grant_bits_payload_data[222]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[223]' driven by pin 'io_rocc_imem_grant_bits_payload_data[223]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[224]' driven by pin 'io_rocc_imem_grant_bits_payload_data[224]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[225]' driven by pin 'io_rocc_imem_grant_bits_payload_data[225]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[226]' driven by pin 'io_rocc_imem_grant_bits_payload_data[226]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[227]' driven by pin 'io_rocc_imem_grant_bits_payload_data[227]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[228]' driven by pin 'io_rocc_imem_grant_bits_payload_data[228]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[229]' driven by pin 'io_rocc_imem_grant_bits_payload_data[229]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[230]' driven by pin 'io_rocc_imem_grant_bits_payload_data[230]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[231]' driven by pin 'io_rocc_imem_grant_bits_payload_data[231]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[232]' driven by pin 'io_rocc_imem_grant_bits_payload_data[232]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[233]' driven by pin 'io_rocc_imem_grant_bits_payload_data[233]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[234]' driven by pin 'io_rocc_imem_grant_bits_payload_data[234]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[235]' driven by pin 'io_rocc_imem_grant_bits_payload_data[235]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[236]' driven by pin 'io_rocc_imem_grant_bits_payload_data[236]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[237]' driven by pin 'io_rocc_imem_grant_bits_payload_data[237]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[238]' driven by pin 'io_rocc_imem_grant_bits_payload_data[238]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[239]' driven by pin 'io_rocc_imem_grant_bits_payload_data[239]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[240]' driven by pin 'io_rocc_imem_grant_bits_payload_data[240]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[241]' driven by pin 'io_rocc_imem_grant_bits_payload_data[241]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[242]' driven by pin 'io_rocc_imem_grant_bits_payload_data[242]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[243]' driven by pin 'io_rocc_imem_grant_bits_payload_data[243]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[244]' driven by pin 'io_rocc_imem_grant_bits_payload_data[244]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[245]' driven by pin 'io_rocc_imem_grant_bits_payload_data[245]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[246]' driven by pin 'io_rocc_imem_grant_bits_payload_data[246]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[247]' driven by pin 'io_rocc_imem_grant_bits_payload_data[247]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[248]' driven by pin 'io_rocc_imem_grant_bits_payload_data[248]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[249]' driven by pin 'io_rocc_imem_grant_bits_payload_data[249]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[250]' driven by pin 'io_rocc_imem_grant_bits_payload_data[250]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[251]' driven by pin 'io_rocc_imem_grant_bits_payload_data[251]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[252]' driven by pin 'io_rocc_imem_grant_bits_payload_data[252]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[253]' driven by pin 'io_rocc_imem_grant_bits_payload_data[253]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[254]' driven by pin 'io_rocc_imem_grant_bits_payload_data[254]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[255]' driven by pin 'io_rocc_imem_grant_bits_payload_data[255]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[256]' driven by pin 'io_rocc_imem_grant_bits_payload_data[256]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[257]' driven by pin 'io_rocc_imem_grant_bits_payload_data[257]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[258]' driven by pin 'io_rocc_imem_grant_bits_payload_data[258]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[259]' driven by pin 'io_rocc_imem_grant_bits_payload_data[259]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[260]' driven by pin 'io_rocc_imem_grant_bits_payload_data[260]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[261]' driven by pin 'io_rocc_imem_grant_bits_payload_data[261]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[262]' driven by pin 'io_rocc_imem_grant_bits_payload_data[262]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[263]' driven by pin 'io_rocc_imem_grant_bits_payload_data[263]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[264]' driven by pin 'io_rocc_imem_grant_bits_payload_data[264]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[265]' driven by pin 'io_rocc_imem_grant_bits_payload_data[265]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[266]' driven by pin 'io_rocc_imem_grant_bits_payload_data[266]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[267]' driven by pin 'io_rocc_imem_grant_bits_payload_data[267]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[268]' driven by pin 'io_rocc_imem_grant_bits_payload_data[268]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[269]' driven by pin 'io_rocc_imem_grant_bits_payload_data[269]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[270]' driven by pin 'io_rocc_imem_grant_bits_payload_data[270]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[271]' driven by pin 'io_rocc_imem_grant_bits_payload_data[271]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[272]' driven by pin 'io_rocc_imem_grant_bits_payload_data[272]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[273]' driven by pin 'io_rocc_imem_grant_bits_payload_data[273]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[274]' driven by pin 'io_rocc_imem_grant_bits_payload_data[274]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[275]' driven by pin 'io_rocc_imem_grant_bits_payload_data[275]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[276]' driven by pin 'io_rocc_imem_grant_bits_payload_data[276]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[277]' driven by pin 'io_rocc_imem_grant_bits_payload_data[277]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[278]' driven by pin 'io_rocc_imem_grant_bits_payload_data[278]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[279]' driven by pin 'io_rocc_imem_grant_bits_payload_data[279]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[280]' driven by pin 'io_rocc_imem_grant_bits_payload_data[280]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[281]' driven by pin 'io_rocc_imem_grant_bits_payload_data[281]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[282]' driven by pin 'io_rocc_imem_grant_bits_payload_data[282]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[283]' driven by pin 'io_rocc_imem_grant_bits_payload_data[283]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[284]' driven by pin 'io_rocc_imem_grant_bits_payload_data[284]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[285]' driven by pin 'io_rocc_imem_grant_bits_payload_data[285]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[286]' driven by pin 'io_rocc_imem_grant_bits_payload_data[286]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[287]' driven by pin 'io_rocc_imem_grant_bits_payload_data[287]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[288]' driven by pin 'io_rocc_imem_grant_bits_payload_data[288]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[289]' driven by pin 'io_rocc_imem_grant_bits_payload_data[289]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[290]' driven by pin 'io_rocc_imem_grant_bits_payload_data[290]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[291]' driven by pin 'io_rocc_imem_grant_bits_payload_data[291]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[292]' driven by pin 'io_rocc_imem_grant_bits_payload_data[292]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[293]' driven by pin 'io_rocc_imem_grant_bits_payload_data[293]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[294]' driven by pin 'io_rocc_imem_grant_bits_payload_data[294]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[295]' driven by pin 'io_rocc_imem_grant_bits_payload_data[295]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[296]' driven by pin 'io_rocc_imem_grant_bits_payload_data[296]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[297]' driven by pin 'io_rocc_imem_grant_bits_payload_data[297]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[298]' driven by pin 'io_rocc_imem_grant_bits_payload_data[298]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[299]' driven by pin 'io_rocc_imem_grant_bits_payload_data[299]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[300]' driven by pin 'io_rocc_imem_grant_bits_payload_data[300]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[301]' driven by pin 'io_rocc_imem_grant_bits_payload_data[301]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[302]' driven by pin 'io_rocc_imem_grant_bits_payload_data[302]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[303]' driven by pin 'io_rocc_imem_grant_bits_payload_data[303]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[304]' driven by pin 'io_rocc_imem_grant_bits_payload_data[304]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[305]' driven by pin 'io_rocc_imem_grant_bits_payload_data[305]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[306]' driven by pin 'io_rocc_imem_grant_bits_payload_data[306]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[307]' driven by pin 'io_rocc_imem_grant_bits_payload_data[307]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[308]' driven by pin 'io_rocc_imem_grant_bits_payload_data[308]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[309]' driven by pin 'io_rocc_imem_grant_bits_payload_data[309]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[310]' driven by pin 'io_rocc_imem_grant_bits_payload_data[310]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[311]' driven by pin 'io_rocc_imem_grant_bits_payload_data[311]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[312]' driven by pin 'io_rocc_imem_grant_bits_payload_data[312]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[313]' driven by pin 'io_rocc_imem_grant_bits_payload_data[313]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[314]' driven by pin 'io_rocc_imem_grant_bits_payload_data[314]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[315]' driven by pin 'io_rocc_imem_grant_bits_payload_data[315]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[316]' driven by pin 'io_rocc_imem_grant_bits_payload_data[316]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[317]' driven by pin 'io_rocc_imem_grant_bits_payload_data[317]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[318]' driven by pin 'io_rocc_imem_grant_bits_payload_data[318]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[319]' driven by pin 'io_rocc_imem_grant_bits_payload_data[319]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[320]' driven by pin 'io_rocc_imem_grant_bits_payload_data[320]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[321]' driven by pin 'io_rocc_imem_grant_bits_payload_data[321]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[322]' driven by pin 'io_rocc_imem_grant_bits_payload_data[322]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[323]' driven by pin 'io_rocc_imem_grant_bits_payload_data[323]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[324]' driven by pin 'io_rocc_imem_grant_bits_payload_data[324]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[325]' driven by pin 'io_rocc_imem_grant_bits_payload_data[325]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[326]' driven by pin 'io_rocc_imem_grant_bits_payload_data[326]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[327]' driven by pin 'io_rocc_imem_grant_bits_payload_data[327]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[328]' driven by pin 'io_rocc_imem_grant_bits_payload_data[328]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[329]' driven by pin 'io_rocc_imem_grant_bits_payload_data[329]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[330]' driven by pin 'io_rocc_imem_grant_bits_payload_data[330]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[331]' driven by pin 'io_rocc_imem_grant_bits_payload_data[331]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[332]' driven by pin 'io_rocc_imem_grant_bits_payload_data[332]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[333]' driven by pin 'io_rocc_imem_grant_bits_payload_data[333]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[334]' driven by pin 'io_rocc_imem_grant_bits_payload_data[334]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[335]' driven by pin 'io_rocc_imem_grant_bits_payload_data[335]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[336]' driven by pin 'io_rocc_imem_grant_bits_payload_data[336]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[337]' driven by pin 'io_rocc_imem_grant_bits_payload_data[337]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[338]' driven by pin 'io_rocc_imem_grant_bits_payload_data[338]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[339]' driven by pin 'io_rocc_imem_grant_bits_payload_data[339]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[340]' driven by pin 'io_rocc_imem_grant_bits_payload_data[340]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[341]' driven by pin 'io_rocc_imem_grant_bits_payload_data[341]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[342]' driven by pin 'io_rocc_imem_grant_bits_payload_data[342]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[343]' driven by pin 'io_rocc_imem_grant_bits_payload_data[343]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[344]' driven by pin 'io_rocc_imem_grant_bits_payload_data[344]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[345]' driven by pin 'io_rocc_imem_grant_bits_payload_data[345]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[346]' driven by pin 'io_rocc_imem_grant_bits_payload_data[346]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[347]' driven by pin 'io_rocc_imem_grant_bits_payload_data[347]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[348]' driven by pin 'io_rocc_imem_grant_bits_payload_data[348]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[349]' driven by pin 'io_rocc_imem_grant_bits_payload_data[349]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[350]' driven by pin 'io_rocc_imem_grant_bits_payload_data[350]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[351]' driven by pin 'io_rocc_imem_grant_bits_payload_data[351]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[352]' driven by pin 'io_rocc_imem_grant_bits_payload_data[352]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[353]' driven by pin 'io_rocc_imem_grant_bits_payload_data[353]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[354]' driven by pin 'io_rocc_imem_grant_bits_payload_data[354]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[355]' driven by pin 'io_rocc_imem_grant_bits_payload_data[355]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[356]' driven by pin 'io_rocc_imem_grant_bits_payload_data[356]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[357]' driven by pin 'io_rocc_imem_grant_bits_payload_data[357]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[358]' driven by pin 'io_rocc_imem_grant_bits_payload_data[358]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[359]' driven by pin 'io_rocc_imem_grant_bits_payload_data[359]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[360]' driven by pin 'io_rocc_imem_grant_bits_payload_data[360]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[361]' driven by pin 'io_rocc_imem_grant_bits_payload_data[361]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[362]' driven by pin 'io_rocc_imem_grant_bits_payload_data[362]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[363]' driven by pin 'io_rocc_imem_grant_bits_payload_data[363]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[364]' driven by pin 'io_rocc_imem_grant_bits_payload_data[364]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[365]' driven by pin 'io_rocc_imem_grant_bits_payload_data[365]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[366]' driven by pin 'io_rocc_imem_grant_bits_payload_data[366]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[367]' driven by pin 'io_rocc_imem_grant_bits_payload_data[367]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[368]' driven by pin 'io_rocc_imem_grant_bits_payload_data[368]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[369]' driven by pin 'io_rocc_imem_grant_bits_payload_data[369]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[370]' driven by pin 'io_rocc_imem_grant_bits_payload_data[370]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[371]' driven by pin 'io_rocc_imem_grant_bits_payload_data[371]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[372]' driven by pin 'io_rocc_imem_grant_bits_payload_data[372]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[373]' driven by pin 'io_rocc_imem_grant_bits_payload_data[373]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[374]' driven by pin 'io_rocc_imem_grant_bits_payload_data[374]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[375]' driven by pin 'io_rocc_imem_grant_bits_payload_data[375]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[376]' driven by pin 'io_rocc_imem_grant_bits_payload_data[376]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[377]' driven by pin 'io_rocc_imem_grant_bits_payload_data[377]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[378]' driven by pin 'io_rocc_imem_grant_bits_payload_data[378]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[379]' driven by pin 'io_rocc_imem_grant_bits_payload_data[379]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[380]' driven by pin 'io_rocc_imem_grant_bits_payload_data[380]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[381]' driven by pin 'io_rocc_imem_grant_bits_payload_data[381]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[382]' driven by pin 'io_rocc_imem_grant_bits_payload_data[382]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[383]' driven by pin 'io_rocc_imem_grant_bits_payload_data[383]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[384]' driven by pin 'io_rocc_imem_grant_bits_payload_data[384]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[385]' driven by pin 'io_rocc_imem_grant_bits_payload_data[385]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[386]' driven by pin 'io_rocc_imem_grant_bits_payload_data[386]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[387]' driven by pin 'io_rocc_imem_grant_bits_payload_data[387]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[388]' driven by pin 'io_rocc_imem_grant_bits_payload_data[388]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[389]' driven by pin 'io_rocc_imem_grant_bits_payload_data[389]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[390]' driven by pin 'io_rocc_imem_grant_bits_payload_data[390]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[391]' driven by pin 'io_rocc_imem_grant_bits_payload_data[391]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[392]' driven by pin 'io_rocc_imem_grant_bits_payload_data[392]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[393]' driven by pin 'io_rocc_imem_grant_bits_payload_data[393]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[394]' driven by pin 'io_rocc_imem_grant_bits_payload_data[394]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[395]' driven by pin 'io_rocc_imem_grant_bits_payload_data[395]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[396]' driven by pin 'io_rocc_imem_grant_bits_payload_data[396]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[397]' driven by pin 'io_rocc_imem_grant_bits_payload_data[397]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[398]' driven by pin 'io_rocc_imem_grant_bits_payload_data[398]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[399]' driven by pin 'io_rocc_imem_grant_bits_payload_data[399]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[400]' driven by pin 'io_rocc_imem_grant_bits_payload_data[400]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[401]' driven by pin 'io_rocc_imem_grant_bits_payload_data[401]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[402]' driven by pin 'io_rocc_imem_grant_bits_payload_data[402]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[403]' driven by pin 'io_rocc_imem_grant_bits_payload_data[403]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[404]' driven by pin 'io_rocc_imem_grant_bits_payload_data[404]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[405]' driven by pin 'io_rocc_imem_grant_bits_payload_data[405]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[406]' driven by pin 'io_rocc_imem_grant_bits_payload_data[406]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[407]' driven by pin 'io_rocc_imem_grant_bits_payload_data[407]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[408]' driven by pin 'io_rocc_imem_grant_bits_payload_data[408]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[409]' driven by pin 'io_rocc_imem_grant_bits_payload_data[409]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[410]' driven by pin 'io_rocc_imem_grant_bits_payload_data[410]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[411]' driven by pin 'io_rocc_imem_grant_bits_payload_data[411]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[412]' driven by pin 'io_rocc_imem_grant_bits_payload_data[412]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[413]' driven by pin 'io_rocc_imem_grant_bits_payload_data[413]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[414]' driven by pin 'io_rocc_imem_grant_bits_payload_data[414]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[415]' driven by pin 'io_rocc_imem_grant_bits_payload_data[415]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[416]' driven by pin 'io_rocc_imem_grant_bits_payload_data[416]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[417]' driven by pin 'io_rocc_imem_grant_bits_payload_data[417]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[418]' driven by pin 'io_rocc_imem_grant_bits_payload_data[418]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[419]' driven by pin 'io_rocc_imem_grant_bits_payload_data[419]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[420]' driven by pin 'io_rocc_imem_grant_bits_payload_data[420]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[421]' driven by pin 'io_rocc_imem_grant_bits_payload_data[421]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[422]' driven by pin 'io_rocc_imem_grant_bits_payload_data[422]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[423]' driven by pin 'io_rocc_imem_grant_bits_payload_data[423]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[424]' driven by pin 'io_rocc_imem_grant_bits_payload_data[424]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[425]' driven by pin 'io_rocc_imem_grant_bits_payload_data[425]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[426]' driven by pin 'io_rocc_imem_grant_bits_payload_data[426]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[427]' driven by pin 'io_rocc_imem_grant_bits_payload_data[427]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[428]' driven by pin 'io_rocc_imem_grant_bits_payload_data[428]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[429]' driven by pin 'io_rocc_imem_grant_bits_payload_data[429]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[430]' driven by pin 'io_rocc_imem_grant_bits_payload_data[430]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[431]' driven by pin 'io_rocc_imem_grant_bits_payload_data[431]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[432]' driven by pin 'io_rocc_imem_grant_bits_payload_data[432]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[433]' driven by pin 'io_rocc_imem_grant_bits_payload_data[433]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[434]' driven by pin 'io_rocc_imem_grant_bits_payload_data[434]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[435]' driven by pin 'io_rocc_imem_grant_bits_payload_data[435]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[436]' driven by pin 'io_rocc_imem_grant_bits_payload_data[436]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[437]' driven by pin 'io_rocc_imem_grant_bits_payload_data[437]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[438]' driven by pin 'io_rocc_imem_grant_bits_payload_data[438]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[439]' driven by pin 'io_rocc_imem_grant_bits_payload_data[439]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[440]' driven by pin 'io_rocc_imem_grant_bits_payload_data[440]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[441]' driven by pin 'io_rocc_imem_grant_bits_payload_data[441]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[442]' driven by pin 'io_rocc_imem_grant_bits_payload_data[442]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[443]' driven by pin 'io_rocc_imem_grant_bits_payload_data[443]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[444]' driven by pin 'io_rocc_imem_grant_bits_payload_data[444]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[445]' driven by pin 'io_rocc_imem_grant_bits_payload_data[445]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[446]' driven by pin 'io_rocc_imem_grant_bits_payload_data[446]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[447]' driven by pin 'io_rocc_imem_grant_bits_payload_data[447]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[448]' driven by pin 'io_rocc_imem_grant_bits_payload_data[448]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[449]' driven by pin 'io_rocc_imem_grant_bits_payload_data[449]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[450]' driven by pin 'io_rocc_imem_grant_bits_payload_data[450]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[451]' driven by pin 'io_rocc_imem_grant_bits_payload_data[451]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[452]' driven by pin 'io_rocc_imem_grant_bits_payload_data[452]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[453]' driven by pin 'io_rocc_imem_grant_bits_payload_data[453]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[454]' driven by pin 'io_rocc_imem_grant_bits_payload_data[454]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[455]' driven by pin 'io_rocc_imem_grant_bits_payload_data[455]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[456]' driven by pin 'io_rocc_imem_grant_bits_payload_data[456]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[457]' driven by pin 'io_rocc_imem_grant_bits_payload_data[457]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[458]' driven by pin 'io_rocc_imem_grant_bits_payload_data[458]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[459]' driven by pin 'io_rocc_imem_grant_bits_payload_data[459]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[460]' driven by pin 'io_rocc_imem_grant_bits_payload_data[460]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[461]' driven by pin 'io_rocc_imem_grant_bits_payload_data[461]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[462]' driven by pin 'io_rocc_imem_grant_bits_payload_data[462]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[463]' driven by pin 'io_rocc_imem_grant_bits_payload_data[463]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[464]' driven by pin 'io_rocc_imem_grant_bits_payload_data[464]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[465]' driven by pin 'io_rocc_imem_grant_bits_payload_data[465]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[466]' driven by pin 'io_rocc_imem_grant_bits_payload_data[466]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[467]' driven by pin 'io_rocc_imem_grant_bits_payload_data[467]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[468]' driven by pin 'io_rocc_imem_grant_bits_payload_data[468]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[469]' driven by pin 'io_rocc_imem_grant_bits_payload_data[469]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[470]' driven by pin 'io_rocc_imem_grant_bits_payload_data[470]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[471]' driven by pin 'io_rocc_imem_grant_bits_payload_data[471]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[472]' driven by pin 'io_rocc_imem_grant_bits_payload_data[472]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[473]' driven by pin 'io_rocc_imem_grant_bits_payload_data[473]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[474]' driven by pin 'io_rocc_imem_grant_bits_payload_data[474]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[475]' driven by pin 'io_rocc_imem_grant_bits_payload_data[475]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[476]' driven by pin 'io_rocc_imem_grant_bits_payload_data[476]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[477]' driven by pin 'io_rocc_imem_grant_bits_payload_data[477]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[478]' driven by pin 'io_rocc_imem_grant_bits_payload_data[478]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[479]' driven by pin 'io_rocc_imem_grant_bits_payload_data[479]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[480]' driven by pin 'io_rocc_imem_grant_bits_payload_data[480]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[481]' driven by pin 'io_rocc_imem_grant_bits_payload_data[481]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[482]' driven by pin 'io_rocc_imem_grant_bits_payload_data[482]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[483]' driven by pin 'io_rocc_imem_grant_bits_payload_data[483]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[484]' driven by pin 'io_rocc_imem_grant_bits_payload_data[484]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[485]' driven by pin 'io_rocc_imem_grant_bits_payload_data[485]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[486]' driven by pin 'io_rocc_imem_grant_bits_payload_data[486]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[487]' driven by pin 'io_rocc_imem_grant_bits_payload_data[487]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[488]' driven by pin 'io_rocc_imem_grant_bits_payload_data[488]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[489]' driven by pin 'io_rocc_imem_grant_bits_payload_data[489]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[490]' driven by pin 'io_rocc_imem_grant_bits_payload_data[490]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[491]' driven by pin 'io_rocc_imem_grant_bits_payload_data[491]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[492]' driven by pin 'io_rocc_imem_grant_bits_payload_data[492]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[493]' driven by pin 'io_rocc_imem_grant_bits_payload_data[493]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[494]' driven by pin 'io_rocc_imem_grant_bits_payload_data[494]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[495]' driven by pin 'io_rocc_imem_grant_bits_payload_data[495]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[496]' driven by pin 'io_rocc_imem_grant_bits_payload_data[496]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[497]' driven by pin 'io_rocc_imem_grant_bits_payload_data[497]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[498]' driven by pin 'io_rocc_imem_grant_bits_payload_data[498]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[499]' driven by pin 'io_rocc_imem_grant_bits_payload_data[499]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[500]' driven by pin 'io_rocc_imem_grant_bits_payload_data[500]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[501]' driven by pin 'io_rocc_imem_grant_bits_payload_data[501]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[502]' driven by pin 'io_rocc_imem_grant_bits_payload_data[502]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[503]' driven by pin 'io_rocc_imem_grant_bits_payload_data[503]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[504]' driven by pin 'io_rocc_imem_grant_bits_payload_data[504]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[505]' driven by pin 'io_rocc_imem_grant_bits_payload_data[505]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[506]' driven by pin 'io_rocc_imem_grant_bits_payload_data[506]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[507]' driven by pin 'io_rocc_imem_grant_bits_payload_data[507]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[508]' driven by pin 'io_rocc_imem_grant_bits_payload_data[508]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[509]' driven by pin 'io_rocc_imem_grant_bits_payload_data[509]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[510]' driven by pin 'io_rocc_imem_grant_bits_payload_data[510]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_payload_data[511]' driven by pin 'io_rocc_imem_grant_bits_payload_data[511]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_header_dst[0]' driven by pin 'io_rocc_imem_grant_bits_header_dst[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_header_dst[1]' driven by pin 'io_rocc_imem_grant_bits_header_dst[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_header_src[0]' driven by pin 'io_rocc_imem_grant_bits_header_src[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_bits_header_src[1]' driven by pin 'io_rocc_imem_grant_bits_header_src[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_grant_valid' driven by pin 'io_rocc_imem_grant_valid' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_imem_acquire_ready' driven by pin 'io_rocc_imem_acquire_ready' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_s' driven by pin 'io_rocc_s' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ordered' driven by pin 'io_rocc_mem_ordered' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[0]' driven by pin 'io_rocc_mem_ptw_req_bits[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[1]' driven by pin 'io_rocc_mem_ptw_req_bits[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[2]' driven by pin 'io_rocc_mem_ptw_req_bits[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[3]' driven by pin 'io_rocc_mem_ptw_req_bits[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[4]' driven by pin 'io_rocc_mem_ptw_req_bits[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[5]' driven by pin 'io_rocc_mem_ptw_req_bits[5]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[6]' driven by pin 'io_rocc_mem_ptw_req_bits[6]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[7]' driven by pin 'io_rocc_mem_ptw_req_bits[7]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[8]' driven by pin 'io_rocc_mem_ptw_req_bits[8]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[9]' driven by pin 'io_rocc_mem_ptw_req_bits[9]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[10]' driven by pin 'io_rocc_mem_ptw_req_bits[10]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[11]' driven by pin 'io_rocc_mem_ptw_req_bits[11]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[12]' driven by pin 'io_rocc_mem_ptw_req_bits[12]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[13]' driven by pin 'io_rocc_mem_ptw_req_bits[13]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[14]' driven by pin 'io_rocc_mem_ptw_req_bits[14]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[15]' driven by pin 'io_rocc_mem_ptw_req_bits[15]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[16]' driven by pin 'io_rocc_mem_ptw_req_bits[16]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[17]' driven by pin 'io_rocc_mem_ptw_req_bits[17]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[18]' driven by pin 'io_rocc_mem_ptw_req_bits[18]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[19]' driven by pin 'io_rocc_mem_ptw_req_bits[19]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[20]' driven by pin 'io_rocc_mem_ptw_req_bits[20]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[21]' driven by pin 'io_rocc_mem_ptw_req_bits[21]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[22]' driven by pin 'io_rocc_mem_ptw_req_bits[22]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[23]' driven by pin 'io_rocc_mem_ptw_req_bits[23]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[24]' driven by pin 'io_rocc_mem_ptw_req_bits[24]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[25]' driven by pin 'io_rocc_mem_ptw_req_bits[25]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[26]' driven by pin 'io_rocc_mem_ptw_req_bits[26]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[27]' driven by pin 'io_rocc_mem_ptw_req_bits[27]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[28]' driven by pin 'io_rocc_mem_ptw_req_bits[28]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_bits[29]' driven by pin 'io_rocc_mem_ptw_req_bits[29]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_ptw_req_valid' driven by pin 'io_rocc_mem_ptw_req_valid' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_xcpt_pf_st' driven by pin 'io_rocc_mem_xcpt_pf_st' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_xcpt_pf_ld' driven by pin 'io_rocc_mem_xcpt_pf_ld' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_xcpt_ma_st' driven by pin 'io_rocc_mem_xcpt_ma_st' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_xcpt_ma_ld' driven by pin 'io_rocc_mem_xcpt_ma_ld' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_replay_next_bits[0]' driven by pin 'io_rocc_mem_replay_next_bits[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_replay_next_bits[1]' driven by pin 'io_rocc_mem_replay_next_bits[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_replay_next_bits[2]' driven by pin 'io_rocc_mem_replay_next_bits[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_replay_next_bits[3]' driven by pin 'io_rocc_mem_replay_next_bits[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_replay_next_bits[4]' driven by pin 'io_rocc_mem_replay_next_bits[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_replay_next_bits[5]' driven by pin 'io_rocc_mem_replay_next_bits[5]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_replay_next_bits[6]' driven by pin 'io_rocc_mem_replay_next_bits[6]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_replay_next_bits[7]' driven by pin 'io_rocc_mem_replay_next_bits[7]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_replay_next_bits[8]' driven by pin 'io_rocc_mem_replay_next_bits[8]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_replay_next_valid' driven by pin 'io_rocc_mem_replay_next_valid' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[0]' driven by pin 'io_rocc_mem_resp_bits_store_data[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[1]' driven by pin 'io_rocc_mem_resp_bits_store_data[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[2]' driven by pin 'io_rocc_mem_resp_bits_store_data[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[3]' driven by pin 'io_rocc_mem_resp_bits_store_data[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[4]' driven by pin 'io_rocc_mem_resp_bits_store_data[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[5]' driven by pin 'io_rocc_mem_resp_bits_store_data[5]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[6]' driven by pin 'io_rocc_mem_resp_bits_store_data[6]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[7]' driven by pin 'io_rocc_mem_resp_bits_store_data[7]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[8]' driven by pin 'io_rocc_mem_resp_bits_store_data[8]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[9]' driven by pin 'io_rocc_mem_resp_bits_store_data[9]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[10]' driven by pin 'io_rocc_mem_resp_bits_store_data[10]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[11]' driven by pin 'io_rocc_mem_resp_bits_store_data[11]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[12]' driven by pin 'io_rocc_mem_resp_bits_store_data[12]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[13]' driven by pin 'io_rocc_mem_resp_bits_store_data[13]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[14]' driven by pin 'io_rocc_mem_resp_bits_store_data[14]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[15]' driven by pin 'io_rocc_mem_resp_bits_store_data[15]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[16]' driven by pin 'io_rocc_mem_resp_bits_store_data[16]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[17]' driven by pin 'io_rocc_mem_resp_bits_store_data[17]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[18]' driven by pin 'io_rocc_mem_resp_bits_store_data[18]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[19]' driven by pin 'io_rocc_mem_resp_bits_store_data[19]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[20]' driven by pin 'io_rocc_mem_resp_bits_store_data[20]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[21]' driven by pin 'io_rocc_mem_resp_bits_store_data[21]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[22]' driven by pin 'io_rocc_mem_resp_bits_store_data[22]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[23]' driven by pin 'io_rocc_mem_resp_bits_store_data[23]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[24]' driven by pin 'io_rocc_mem_resp_bits_store_data[24]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[25]' driven by pin 'io_rocc_mem_resp_bits_store_data[25]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[26]' driven by pin 'io_rocc_mem_resp_bits_store_data[26]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[27]' driven by pin 'io_rocc_mem_resp_bits_store_data[27]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[28]' driven by pin 'io_rocc_mem_resp_bits_store_data[28]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[29]' driven by pin 'io_rocc_mem_resp_bits_store_data[29]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[30]' driven by pin 'io_rocc_mem_resp_bits_store_data[30]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[31]' driven by pin 'io_rocc_mem_resp_bits_store_data[31]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[32]' driven by pin 'io_rocc_mem_resp_bits_store_data[32]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[33]' driven by pin 'io_rocc_mem_resp_bits_store_data[33]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[34]' driven by pin 'io_rocc_mem_resp_bits_store_data[34]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[35]' driven by pin 'io_rocc_mem_resp_bits_store_data[35]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[36]' driven by pin 'io_rocc_mem_resp_bits_store_data[36]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[37]' driven by pin 'io_rocc_mem_resp_bits_store_data[37]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[38]' driven by pin 'io_rocc_mem_resp_bits_store_data[38]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[39]' driven by pin 'io_rocc_mem_resp_bits_store_data[39]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[40]' driven by pin 'io_rocc_mem_resp_bits_store_data[40]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[41]' driven by pin 'io_rocc_mem_resp_bits_store_data[41]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[42]' driven by pin 'io_rocc_mem_resp_bits_store_data[42]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[43]' driven by pin 'io_rocc_mem_resp_bits_store_data[43]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[44]' driven by pin 'io_rocc_mem_resp_bits_store_data[44]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[45]' driven by pin 'io_rocc_mem_resp_bits_store_data[45]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[46]' driven by pin 'io_rocc_mem_resp_bits_store_data[46]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[47]' driven by pin 'io_rocc_mem_resp_bits_store_data[47]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[48]' driven by pin 'io_rocc_mem_resp_bits_store_data[48]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[49]' driven by pin 'io_rocc_mem_resp_bits_store_data[49]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[50]' driven by pin 'io_rocc_mem_resp_bits_store_data[50]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[51]' driven by pin 'io_rocc_mem_resp_bits_store_data[51]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[52]' driven by pin 'io_rocc_mem_resp_bits_store_data[52]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[53]' driven by pin 'io_rocc_mem_resp_bits_store_data[53]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[54]' driven by pin 'io_rocc_mem_resp_bits_store_data[54]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[55]' driven by pin 'io_rocc_mem_resp_bits_store_data[55]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[56]' driven by pin 'io_rocc_mem_resp_bits_store_data[56]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[57]' driven by pin 'io_rocc_mem_resp_bits_store_data[57]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[58]' driven by pin 'io_rocc_mem_resp_bits_store_data[58]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[59]' driven by pin 'io_rocc_mem_resp_bits_store_data[59]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[60]' driven by pin 'io_rocc_mem_resp_bits_store_data[60]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[61]' driven by pin 'io_rocc_mem_resp_bits_store_data[61]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[62]' driven by pin 'io_rocc_mem_resp_bits_store_data[62]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_store_data[63]' driven by pin 'io_rocc_mem_resp_bits_store_data[63]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[0]' driven by pin 'io_rocc_mem_resp_bits_addr[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[1]' driven by pin 'io_rocc_mem_resp_bits_addr[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[2]' driven by pin 'io_rocc_mem_resp_bits_addr[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[3]' driven by pin 'io_rocc_mem_resp_bits_addr[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[4]' driven by pin 'io_rocc_mem_resp_bits_addr[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[5]' driven by pin 'io_rocc_mem_resp_bits_addr[5]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[6]' driven by pin 'io_rocc_mem_resp_bits_addr[6]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[7]' driven by pin 'io_rocc_mem_resp_bits_addr[7]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[8]' driven by pin 'io_rocc_mem_resp_bits_addr[8]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[9]' driven by pin 'io_rocc_mem_resp_bits_addr[9]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[10]' driven by pin 'io_rocc_mem_resp_bits_addr[10]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[11]' driven by pin 'io_rocc_mem_resp_bits_addr[11]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[12]' driven by pin 'io_rocc_mem_resp_bits_addr[12]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[13]' driven by pin 'io_rocc_mem_resp_bits_addr[13]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[14]' driven by pin 'io_rocc_mem_resp_bits_addr[14]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[15]' driven by pin 'io_rocc_mem_resp_bits_addr[15]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[16]' driven by pin 'io_rocc_mem_resp_bits_addr[16]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[17]' driven by pin 'io_rocc_mem_resp_bits_addr[17]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[18]' driven by pin 'io_rocc_mem_resp_bits_addr[18]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[19]' driven by pin 'io_rocc_mem_resp_bits_addr[19]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[20]' driven by pin 'io_rocc_mem_resp_bits_addr[20]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[21]' driven by pin 'io_rocc_mem_resp_bits_addr[21]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[22]' driven by pin 'io_rocc_mem_resp_bits_addr[22]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[23]' driven by pin 'io_rocc_mem_resp_bits_addr[23]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[24]' driven by pin 'io_rocc_mem_resp_bits_addr[24]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[25]' driven by pin 'io_rocc_mem_resp_bits_addr[25]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[26]' driven by pin 'io_rocc_mem_resp_bits_addr[26]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[27]' driven by pin 'io_rocc_mem_resp_bits_addr[27]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[28]' driven by pin 'io_rocc_mem_resp_bits_addr[28]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[29]' driven by pin 'io_rocc_mem_resp_bits_addr[29]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[30]' driven by pin 'io_rocc_mem_resp_bits_addr[30]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[31]' driven by pin 'io_rocc_mem_resp_bits_addr[31]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[32]' driven by pin 'io_rocc_mem_resp_bits_addr[32]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[33]' driven by pin 'io_rocc_mem_resp_bits_addr[33]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[34]' driven by pin 'io_rocc_mem_resp_bits_addr[34]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[35]' driven by pin 'io_rocc_mem_resp_bits_addr[35]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[36]' driven by pin 'io_rocc_mem_resp_bits_addr[36]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[37]' driven by pin 'io_rocc_mem_resp_bits_addr[37]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[38]' driven by pin 'io_rocc_mem_resp_bits_addr[38]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[39]' driven by pin 'io_rocc_mem_resp_bits_addr[39]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[40]' driven by pin 'io_rocc_mem_resp_bits_addr[40]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[41]' driven by pin 'io_rocc_mem_resp_bits_addr[41]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_addr[42]' driven by pin 'io_rocc_mem_resp_bits_addr[42]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_cmd[0]' driven by pin 'io_rocc_mem_resp_bits_cmd[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_cmd[1]' driven by pin 'io_rocc_mem_resp_bits_cmd[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_cmd[2]' driven by pin 'io_rocc_mem_resp_bits_cmd[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_cmd[3]' driven by pin 'io_rocc_mem_resp_bits_cmd[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_tag[0]' driven by pin 'io_rocc_mem_resp_bits_tag[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_tag[1]' driven by pin 'io_rocc_mem_resp_bits_tag[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_tag[2]' driven by pin 'io_rocc_mem_resp_bits_tag[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_tag[3]' driven by pin 'io_rocc_mem_resp_bits_tag[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_tag[4]' driven by pin 'io_rocc_mem_resp_bits_tag[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_tag[5]' driven by pin 'io_rocc_mem_resp_bits_tag[5]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_tag[6]' driven by pin 'io_rocc_mem_resp_bits_tag[6]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_tag[7]' driven by pin 'io_rocc_mem_resp_bits_tag[7]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_tag[8]' driven by pin 'io_rocc_mem_resp_bits_tag[8]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[0]' driven by pin 'io_rocc_mem_resp_bits_data_subword[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[1]' driven by pin 'io_rocc_mem_resp_bits_data_subword[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[2]' driven by pin 'io_rocc_mem_resp_bits_data_subword[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[3]' driven by pin 'io_rocc_mem_resp_bits_data_subword[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[4]' driven by pin 'io_rocc_mem_resp_bits_data_subword[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[5]' driven by pin 'io_rocc_mem_resp_bits_data_subword[5]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[6]' driven by pin 'io_rocc_mem_resp_bits_data_subword[6]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[7]' driven by pin 'io_rocc_mem_resp_bits_data_subword[7]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[8]' driven by pin 'io_rocc_mem_resp_bits_data_subword[8]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[9]' driven by pin 'io_rocc_mem_resp_bits_data_subword[9]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[10]' driven by pin 'io_rocc_mem_resp_bits_data_subword[10]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[11]' driven by pin 'io_rocc_mem_resp_bits_data_subword[11]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[12]' driven by pin 'io_rocc_mem_resp_bits_data_subword[12]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[13]' driven by pin 'io_rocc_mem_resp_bits_data_subword[13]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[14]' driven by pin 'io_rocc_mem_resp_bits_data_subword[14]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[15]' driven by pin 'io_rocc_mem_resp_bits_data_subword[15]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[16]' driven by pin 'io_rocc_mem_resp_bits_data_subword[16]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[17]' driven by pin 'io_rocc_mem_resp_bits_data_subword[17]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[18]' driven by pin 'io_rocc_mem_resp_bits_data_subword[18]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[19]' driven by pin 'io_rocc_mem_resp_bits_data_subword[19]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[20]' driven by pin 'io_rocc_mem_resp_bits_data_subword[20]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[21]' driven by pin 'io_rocc_mem_resp_bits_data_subword[21]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[22]' driven by pin 'io_rocc_mem_resp_bits_data_subword[22]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[23]' driven by pin 'io_rocc_mem_resp_bits_data_subword[23]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[24]' driven by pin 'io_rocc_mem_resp_bits_data_subword[24]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[25]' driven by pin 'io_rocc_mem_resp_bits_data_subword[25]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[26]' driven by pin 'io_rocc_mem_resp_bits_data_subword[26]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[27]' driven by pin 'io_rocc_mem_resp_bits_data_subword[27]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[28]' driven by pin 'io_rocc_mem_resp_bits_data_subword[28]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[29]' driven by pin 'io_rocc_mem_resp_bits_data_subword[29]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[30]' driven by pin 'io_rocc_mem_resp_bits_data_subword[30]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[31]' driven by pin 'io_rocc_mem_resp_bits_data_subword[31]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[32]' driven by pin 'io_rocc_mem_resp_bits_data_subword[32]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[33]' driven by pin 'io_rocc_mem_resp_bits_data_subword[33]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[34]' driven by pin 'io_rocc_mem_resp_bits_data_subword[34]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[35]' driven by pin 'io_rocc_mem_resp_bits_data_subword[35]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[36]' driven by pin 'io_rocc_mem_resp_bits_data_subword[36]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[37]' driven by pin 'io_rocc_mem_resp_bits_data_subword[37]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[38]' driven by pin 'io_rocc_mem_resp_bits_data_subword[38]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[39]' driven by pin 'io_rocc_mem_resp_bits_data_subword[39]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[40]' driven by pin 'io_rocc_mem_resp_bits_data_subword[40]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[41]' driven by pin 'io_rocc_mem_resp_bits_data_subword[41]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[42]' driven by pin 'io_rocc_mem_resp_bits_data_subword[42]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[43]' driven by pin 'io_rocc_mem_resp_bits_data_subword[43]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[44]' driven by pin 'io_rocc_mem_resp_bits_data_subword[44]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[45]' driven by pin 'io_rocc_mem_resp_bits_data_subword[45]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[46]' driven by pin 'io_rocc_mem_resp_bits_data_subword[46]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[47]' driven by pin 'io_rocc_mem_resp_bits_data_subword[47]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[48]' driven by pin 'io_rocc_mem_resp_bits_data_subword[48]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[49]' driven by pin 'io_rocc_mem_resp_bits_data_subword[49]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[50]' driven by pin 'io_rocc_mem_resp_bits_data_subword[50]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[51]' driven by pin 'io_rocc_mem_resp_bits_data_subword[51]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[52]' driven by pin 'io_rocc_mem_resp_bits_data_subword[52]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[53]' driven by pin 'io_rocc_mem_resp_bits_data_subword[53]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[54]' driven by pin 'io_rocc_mem_resp_bits_data_subword[54]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[55]' driven by pin 'io_rocc_mem_resp_bits_data_subword[55]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[56]' driven by pin 'io_rocc_mem_resp_bits_data_subword[56]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[57]' driven by pin 'io_rocc_mem_resp_bits_data_subword[57]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[58]' driven by pin 'io_rocc_mem_resp_bits_data_subword[58]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[59]' driven by pin 'io_rocc_mem_resp_bits_data_subword[59]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[60]' driven by pin 'io_rocc_mem_resp_bits_data_subword[60]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[61]' driven by pin 'io_rocc_mem_resp_bits_data_subword[61]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[62]' driven by pin 'io_rocc_mem_resp_bits_data_subword[62]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_data_subword[63]' driven by pin 'io_rocc_mem_resp_bits_data_subword[63]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_has_data' driven by pin 'io_rocc_mem_resp_bits_has_data' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_typ[0]' driven by pin 'io_rocc_mem_resp_bits_typ[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_typ[1]' driven by pin 'io_rocc_mem_resp_bits_typ[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_typ[2]' driven by pin 'io_rocc_mem_resp_bits_typ[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_replay' driven by pin 'io_rocc_mem_resp_bits_replay' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_mem_resp_bits_nack' driven by pin 'io_rocc_mem_resp_bits_nack' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_cmd_bits_inst_opcode[0]' driven by pin 'io_rocc_cmd_bits_inst_opcode[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_cmd_bits_inst_opcode[1]' driven by pin 'io_rocc_cmd_bits_inst_opcode[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_cmd_bits_inst_opcode[2]' driven by pin 'io_rocc_cmd_bits_inst_opcode[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_cmd_bits_inst_opcode[3]' driven by pin 'io_rocc_cmd_bits_inst_opcode[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_cmd_bits_inst_opcode[4]' driven by pin 'io_rocc_cmd_bits_inst_opcode[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_cmd_bits_inst_opcode[5]' driven by pin 'io_rocc_cmd_bits_inst_opcode[5]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_cmd_bits_inst_opcode[6]' driven by pin 'io_rocc_cmd_bits_inst_opcode[6]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_cmd_bits_inst_xs2' driven by pin 'io_rocc_cmd_bits_inst_xs2' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_cmd_bits_inst_xs1' driven by pin 'io_rocc_cmd_bits_inst_xs1' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_cmd_bits_inst_xd' driven by pin 'io_rocc_cmd_bits_inst_xd' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_cmd_bits_inst_rs1[1]' driven by pin 'io_rocc_cmd_bits_inst_rs1[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_cmd_bits_inst_rs1[2]' driven by pin 'io_rocc_cmd_bits_inst_rs1[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_cmd_bits_inst_rs1[3]' driven by pin 'io_rocc_cmd_bits_inst_rs1[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_cmd_bits_inst_rs1[4]' driven by pin 'io_rocc_cmd_bits_inst_rs1[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_cmd_bits_inst_rs2[0]' driven by pin 'io_rocc_cmd_bits_inst_rs2[0]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_cmd_bits_inst_rs2[1]' driven by pin 'io_rocc_cmd_bits_inst_rs2[1]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_cmd_bits_inst_rs2[2]' driven by pin 'io_rocc_cmd_bits_inst_rs2[2]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_cmd_bits_inst_rs2[3]' driven by pin 'io_rocc_cmd_bits_inst_rs2[3]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'io_rocc_cmd_bits_inst_rs2[4]' driven by pin 'io_rocc_cmd_bits_inst_rs2[4]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'lookup/hasherwriter/PearsonHasher_0_io_result_bits[6]' driven by pin 'lookup/hasherwriter/PearsonHasher_0/io_result_bits[6]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'lookup/hasherwriter/PearsonHasher_0_io_result_bits[7]' driven by pin 'lookup/hasherwriter/PearsonHasher_0/io_result_bits[7]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'lookup/hasherwriter/PearsonHasher_1_io_result_bits[6]' driven by pin 'lookup/hasherwriter/PearsonHasher_1/io_result_bits[6]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', net 'lookup/hasherwriter/PearsonHasher_1_io_result_bits[7]' driven by pin 'lookup/hasherwriter/PearsonHasher_1/io_result_bits[7]' has no loads. (LINT-2)
Warning: In design 'KeyValueStore', input port 'io_rocc_cmd_bits_inst_rs2[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_cmd_bits_inst_rs2[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_cmd_bits_inst_rs2[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_cmd_bits_inst_rs2[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_cmd_bits_inst_rs2[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_cmd_bits_inst_rs1[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_cmd_bits_inst_rs1[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_cmd_bits_inst_rs1[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_cmd_bits_inst_rs1[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_cmd_bits_inst_xd' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_cmd_bits_inst_xs1' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_cmd_bits_inst_xs2' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_cmd_bits_inst_opcode[6]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_cmd_bits_inst_opcode[5]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_cmd_bits_inst_opcode[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_cmd_bits_inst_opcode[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_cmd_bits_inst_opcode[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_cmd_bits_inst_opcode[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_cmd_bits_inst_opcode[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_nack' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_replay' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_typ[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_typ[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_typ[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_has_data' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[63]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[62]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[61]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[60]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[59]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[58]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[57]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[56]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[55]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[54]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[53]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[52]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[51]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[50]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[49]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[48]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[47]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[46]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[45]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[44]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[43]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[42]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[41]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[40]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[39]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[38]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[37]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[36]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[35]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[34]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[33]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[32]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[31]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[30]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[29]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[28]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[27]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[26]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[25]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[24]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[23]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[22]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[21]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[20]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[19]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[18]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[17]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[16]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[15]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[14]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[13]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[12]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[11]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[10]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[9]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[8]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[7]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[6]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[5]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_data_subword[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_tag[8]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_tag[7]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_tag[6]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_tag[5]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_tag[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_tag[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_tag[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_tag[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_tag[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_cmd[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_cmd[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_cmd[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_cmd[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[42]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[41]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[40]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[39]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[38]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[37]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[36]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[35]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[34]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[33]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[32]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[31]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[30]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[29]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[28]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[27]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[26]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[25]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[24]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[23]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[22]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[21]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[20]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[19]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[18]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[17]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[16]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[15]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[14]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[13]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[12]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[11]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[10]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[9]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[8]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[7]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[6]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[5]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_addr[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[63]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[62]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[61]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[60]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[59]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[58]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[57]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[56]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[55]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[54]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[53]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[52]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[51]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[50]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[49]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[48]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[47]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[46]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[45]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[44]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[43]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[42]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[41]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[40]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[39]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[38]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[37]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[36]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[35]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[34]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[33]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[32]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[31]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[30]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[29]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[28]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[27]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[26]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[25]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[24]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[23]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[22]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[21]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[20]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[19]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[18]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[17]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[16]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[15]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[14]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[13]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[12]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[11]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[10]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[9]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[8]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[7]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[6]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[5]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_resp_bits_store_data[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_replay_next_valid' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_replay_next_bits[8]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_replay_next_bits[7]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_replay_next_bits[6]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_replay_next_bits[5]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_replay_next_bits[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_replay_next_bits[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_replay_next_bits[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_replay_next_bits[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_replay_next_bits[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_xcpt_ma_ld' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_xcpt_ma_st' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_xcpt_pf_ld' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_xcpt_pf_st' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_valid' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[29]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[28]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[27]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[26]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[25]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[24]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[23]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[22]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[21]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[20]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[19]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[18]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[17]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[16]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[15]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[14]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[13]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[12]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[11]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[10]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[9]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[8]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[7]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[6]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[5]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ptw_req_bits[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_mem_ordered' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_s' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_acquire_ready' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_valid' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_header_src[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_header_src[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_header_dst[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_header_dst[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[511]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[510]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[509]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[508]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[507]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[506]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[505]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[504]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[503]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[502]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[501]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[500]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[499]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[498]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[497]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[496]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[495]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[494]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[493]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[492]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[491]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[490]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[489]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[488]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[487]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[486]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[485]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[484]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[483]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[482]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[481]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[480]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[479]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[478]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[477]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[476]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[475]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[474]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[473]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[472]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[471]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[470]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[469]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[468]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[467]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[466]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[465]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[464]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[463]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[462]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[461]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[460]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[459]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[458]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[457]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[456]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[455]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[454]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[453]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[452]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[451]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[450]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[449]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[448]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[447]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[446]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[445]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[444]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[443]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[442]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[441]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[440]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[439]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[438]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[437]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[436]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[435]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[434]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[433]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[432]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[431]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[430]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[429]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[428]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[427]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[426]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[425]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[424]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[423]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[422]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[421]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[420]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[419]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[418]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[417]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[416]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[415]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[414]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[413]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[412]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[411]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[410]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[409]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[408]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[407]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[406]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[405]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[404]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[403]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[402]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[401]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[400]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[399]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[398]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[397]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[396]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[395]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[394]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[393]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[392]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[391]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[390]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[389]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[388]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[387]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[386]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[385]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[384]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[383]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[382]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[381]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[380]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[379]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[378]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[377]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[376]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[375]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[374]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[373]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[372]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[371]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[370]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[369]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[368]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[367]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[366]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[365]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[364]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[363]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[362]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[361]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[360]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[359]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[358]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[357]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[356]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[355]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[354]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[353]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[352]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[351]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[350]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[349]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[348]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[347]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[346]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[345]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[344]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[343]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[342]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[341]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[340]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[339]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[338]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[337]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[336]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[335]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[334]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[333]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[332]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[331]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[330]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[329]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[328]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[327]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[326]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[325]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[324]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[323]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[322]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[321]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[320]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[319]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[318]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[317]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[316]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[315]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[314]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[313]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[312]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[311]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[310]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[309]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[308]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[307]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[306]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[305]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[304]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[303]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[302]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[301]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[300]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[299]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[298]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[297]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[296]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[295]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[294]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[293]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[292]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[291]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[290]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[289]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[288]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[287]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[286]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[285]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[284]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[283]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[282]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[281]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[280]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[279]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[278]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[277]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[276]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[275]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[274]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[273]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[272]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[271]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[270]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[269]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[268]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[267]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[266]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[265]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[264]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[263]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[262]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[261]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[260]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[259]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[258]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[257]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[256]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[255]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[254]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[253]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[252]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[251]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[250]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[249]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[248]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[247]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[246]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[245]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[244]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[243]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[242]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[241]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[240]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[239]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[238]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[237]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[236]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[235]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[234]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[233]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[232]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[231]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[230]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[229]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[228]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[227]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[226]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[225]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[224]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[223]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[222]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[221]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[220]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[219]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[218]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[217]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[216]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[215]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[214]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[213]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[212]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[211]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[210]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[209]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[208]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[207]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[206]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[205]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[204]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[203]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[202]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[201]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[200]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[199]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[198]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[197]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[196]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[195]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[194]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[193]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[192]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[191]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[190]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[189]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[188]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[187]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[186]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[185]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[184]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[183]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[182]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[181]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[180]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[179]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[178]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[177]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[176]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[175]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[174]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[173]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[172]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[171]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[170]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[169]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[168]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[167]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[166]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[165]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[164]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[163]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[162]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[161]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[160]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[159]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[158]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[157]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[156]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[155]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[154]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[153]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[152]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[151]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[150]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[149]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[148]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[147]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[146]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[145]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[144]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[143]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[142]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[141]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[140]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[139]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[138]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[137]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[136]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[135]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[134]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[133]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[132]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[131]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[130]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[129]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[128]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[127]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[126]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[125]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[124]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[123]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[122]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[121]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[120]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[119]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[118]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[117]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[116]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[115]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[114]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[113]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[112]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[111]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[110]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[109]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[108]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[107]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[106]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[105]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[104]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[103]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[102]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[101]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[100]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[99]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[98]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[97]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[96]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[95]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[94]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[93]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[92]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[91]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[90]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[89]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[88]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[87]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[86]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[85]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[84]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[83]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[82]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[81]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[80]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[79]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[78]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[77]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[76]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[75]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[74]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[73]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[72]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[71]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[70]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[69]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[68]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[67]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[66]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[65]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[64]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[63]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[62]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[61]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[60]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[59]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[58]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[57]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[56]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[55]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[54]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[53]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[52]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[51]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[50]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[49]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[48]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[47]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[46]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[45]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[44]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[43]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[42]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[41]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[40]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[39]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[38]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[37]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[36]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[35]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[34]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[33]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[32]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[31]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[30]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[29]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[28]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[27]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[26]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[25]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[24]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[23]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[22]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[21]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[20]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[19]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[18]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[17]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[16]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[15]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[14]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[13]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[12]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[11]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[10]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[9]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[8]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[7]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[6]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[5]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_data[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_client_xact_id[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_client_xact_id[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_client_xact_id[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_master_xact_id[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_master_xact_id[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_master_xact_id[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_g_type[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_g_type[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_g_type[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_g_type[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_grant_bits_payload_g_type[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_imem_finish_ready' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_req_ready' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_valid' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_error' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_ppn[18]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_ppn[17]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_ppn[16]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_ppn[15]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_ppn[14]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_ppn[13]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_ppn[12]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_ppn[11]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_ppn[10]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_ppn[9]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_ppn[8]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_ppn[7]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_ppn[6]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_ppn[5]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_ppn[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_ppn[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_ppn[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_ppn[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_ppn[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_perm[5]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_perm[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_perm[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_perm[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_perm[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_resp_bits_perm[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_ip[7]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_ip[6]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_ip[5]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_ip[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_ip[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_ip[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_ip[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_ip[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_im[7]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_im[6]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_im[5]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_im[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_im[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_im[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_im[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_im[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_zero[6]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_zero[5]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_zero[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_zero[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_zero[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_zero[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_zero[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_er' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_vm' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_s64' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_u64' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_ef' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_pei' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_ei' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_ps' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_status_s' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_invalidate' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_iptw_sret' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_req_ready' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_valid' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_error' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_ppn[18]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_ppn[17]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_ppn[16]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_ppn[15]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_ppn[14]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_ppn[13]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_ppn[12]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_ppn[11]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_ppn[10]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_ppn[9]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_ppn[8]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_ppn[7]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_ppn[6]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_ppn[5]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_ppn[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_ppn[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_ppn[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_ppn[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_ppn[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_perm[5]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_perm[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_perm[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_perm[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_perm[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_resp_bits_perm[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_ip[7]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_ip[6]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_ip[5]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_ip[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_ip[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_ip[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_ip[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_ip[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_im[7]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_im[6]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_im[5]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_im[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_im[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_im[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_im[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_im[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_zero[6]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_zero[5]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_zero[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_zero[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_zero[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_zero[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_zero[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_er' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_vm' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_s64' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_u64' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_ef' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_pei' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_ei' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_ps' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_status_s' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_invalidate' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_dptw_sret' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_req_ready' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_valid' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_error' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_ppn[18]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_ppn[17]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_ppn[16]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_ppn[15]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_ppn[14]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_ppn[13]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_ppn[12]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_ppn[11]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_ppn[10]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_ppn[9]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_ppn[8]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_ppn[7]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_ppn[6]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_ppn[5]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_ppn[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_ppn[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_ppn[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_ppn[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_ppn[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_perm[5]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_perm[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_perm[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_perm[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_perm[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_resp_bits_perm[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_ip[7]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_ip[6]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_ip[5]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_ip[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_ip[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_ip[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_ip[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_ip[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_im[7]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_im[6]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_im[5]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_im[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_im[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_im[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_im[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_im[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_zero[6]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_zero[5]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_zero[4]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_zero[3]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_zero[2]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_zero[1]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_zero[0]' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_er' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_vm' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_s64' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_u64' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_ef' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_pei' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_ei' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_ps' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_status_s' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_invalidate' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_pptw_sret' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', input port 'io_rocc_exception' is unloaded. (LINT-8)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[63]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[62]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[61]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[60]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[59]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[58]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[57]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[56]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[55]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[54]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[53]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[52]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[51]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[50]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[49]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[48]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[47]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[46]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[45]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[44]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[43]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[42]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[41]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[40]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[39]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[38]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[37]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[36]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[35]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[34]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[33]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[32]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[31]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[30]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[29]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[28]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[27]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[26]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[25]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[24]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[23]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[22]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[21]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[20]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[19]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[18]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[17]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[16]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[15]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[14]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[13]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[12]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[11]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[10]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[9]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[8]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[7]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[6]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[5]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[4]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[3]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[2]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[1]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_data[0]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_tag[8]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_tag[7]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_tag[6]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_tag[5]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_tag[4]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_tag[3]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_tag[2]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_tag[1]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_req_bits_tag[0]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_req_ready' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_valid' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_error' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_ppn[18]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_ppn[17]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_ppn[16]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_ppn[15]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_ppn[14]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_ppn[13]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_ppn[12]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_ppn[11]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_ppn[10]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_ppn[9]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_ppn[8]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_ppn[7]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_ppn[6]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_ppn[5]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_ppn[4]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_ppn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_ppn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_ppn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_ppn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_perm[5]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_perm[4]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_perm[3]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_perm[2]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_perm[1]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_resp_bits_perm[0]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_ip[7]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_ip[6]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_ip[5]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_ip[4]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_ip[3]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_ip[2]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_ip[1]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_ip[0]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_im[7]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_im[6]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_im[5]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_im[4]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_im[3]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_im[2]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_im[1]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_im[0]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_zero[6]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_zero[5]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_zero[4]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_zero[3]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_zero[2]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_zero[1]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_zero[0]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_er' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_vm' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_s64' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_u64' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_ef' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_pei' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_ei' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_ps' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_status_s' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_invalidate' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_mem_ptw_sret' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_busy' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_header_src[1]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_header_src[0]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_header_dst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_header_dst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_addr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_client_xact_id[2]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_client_xact_id[1]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_client_xact_id[0]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[511]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[510]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[509]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[508]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[507]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[506]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[505]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[504]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[503]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[502]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[501]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[500]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[499]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[498]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[497]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[496]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[495]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[494]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[493]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[492]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[491]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[490]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[489]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[488]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[487]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[486]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[485]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[484]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[483]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[482]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[481]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[480]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[479]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[478]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[477]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[476]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[475]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[474]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[473]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[472]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[471]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[470]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[469]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[468]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[467]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[466]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[465]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[464]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[463]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[462]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[461]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[460]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[459]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[458]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[457]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[456]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[455]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[454]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[453]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[452]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[451]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[450]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[449]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[448]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[447]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[446]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[445]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[444]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[443]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[442]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[441]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[440]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[439]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[438]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[437]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[436]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[435]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[434]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[433]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[432]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[431]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[430]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[429]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[428]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[427]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[426]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[425]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[424]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[423]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[422]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[421]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[420]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[419]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[418]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[417]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[416]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[415]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[414]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[413]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[412]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[411]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[410]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[409]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[408]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[407]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[406]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[405]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[404]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[403]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[402]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[401]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[400]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[399]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[398]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[397]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[396]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[395]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[394]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[393]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[392]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[391]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[390]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[389]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[388]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[387]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[386]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[385]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[384]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[383]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[382]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[381]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[380]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[379]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[378]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[377]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[376]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[375]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[374]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[373]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[372]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[371]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[370]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[369]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[368]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[367]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[366]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[365]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[364]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[363]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[362]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[361]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[360]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[359]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[358]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[357]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[356]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[355]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[354]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[353]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[352]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[351]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[350]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[349]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[348]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[347]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[346]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[345]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[344]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[343]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[342]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[341]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[340]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[339]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[338]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[337]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[336]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[335]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[334]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[333]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[332]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[331]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[330]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[329]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[328]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[327]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[326]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[325]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[324]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[323]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[322]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[321]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[320]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[319]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[318]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[317]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[316]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[315]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[314]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[313]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[312]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[311]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[310]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[309]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[308]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[307]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[306]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[305]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[304]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[303]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[302]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[301]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[300]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[299]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[298]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[297]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[296]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[295]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[294]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[293]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[292]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[291]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[290]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[289]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[288]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[287]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[286]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[285]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[284]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[283]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[282]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[281]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[280]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[279]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[278]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[277]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[276]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[275]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[274]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[273]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[272]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[271]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[270]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[269]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[268]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[267]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[266]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[265]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[264]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[263]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[262]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[261]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[260]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[259]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[258]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[257]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[256]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[255]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[254]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[253]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[252]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[251]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[250]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[249]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[248]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[247]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[246]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[245]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[244]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[243]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[242]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[241]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[240]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[239]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[238]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[237]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[236]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[235]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[234]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[233]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[232]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[231]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[230]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[229]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[228]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[227]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[226]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[225]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[224]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[223]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[222]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[221]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[220]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[219]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[218]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[217]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[216]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[215]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[214]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[213]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[212]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[211]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[210]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[209]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[208]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[207]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[206]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[205]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[204]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[203]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[202]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[201]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[200]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[199]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[198]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[197]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[196]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[195]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[194]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[193]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[192]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[191]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[190]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[189]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[188]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[187]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[186]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[185]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[184]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[183]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[182]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[181]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[180]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[179]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[178]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[177]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[176]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[175]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[174]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[173]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[172]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[171]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[170]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[169]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[168]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[167]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[166]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[165]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[164]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[163]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[162]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[161]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[160]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[159]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[158]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[157]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[156]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[155]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[154]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[153]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[152]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[151]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[150]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[149]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[148]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[147]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[146]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[145]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[144]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[143]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[142]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[141]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[140]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[139]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[138]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[137]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[136]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[135]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[134]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[133]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[132]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[131]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[130]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[129]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[128]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[127]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[126]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[125]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[124]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[123]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[122]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[121]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[120]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[119]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[118]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[117]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[116]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[115]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[114]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[113]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[112]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[111]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[110]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[109]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[108]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[107]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[106]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[105]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[104]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[103]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[102]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[101]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[100]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[99]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[98]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[97]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[96]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[95]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[94]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[93]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[92]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[91]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[90]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[89]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[88]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[87]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[86]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[85]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[84]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[83]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[82]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[81]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[80]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[79]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[78]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[77]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[76]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[75]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[74]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[73]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[72]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[71]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[70]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[69]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[68]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[67]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[66]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[65]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[64]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[63]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[62]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[61]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[60]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[59]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[58]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[57]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[56]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[55]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[54]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[53]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[52]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[51]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[50]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[49]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[48]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[47]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[46]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[45]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[44]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[43]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[42]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[41]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[40]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[39]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[38]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[37]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[36]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[35]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[34]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[33]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[32]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[31]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[30]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[29]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[28]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[27]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[26]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[25]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[24]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[23]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[22]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[21]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[20]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[19]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[18]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[17]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[16]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[15]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[14]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[13]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[12]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[11]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[10]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[9]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[8]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[7]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[6]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[5]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[4]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[3]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[2]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[1]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_data[0]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_a_type[9]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_a_type[8]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_a_type[7]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_a_type[6]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_a_type[5]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_a_type[4]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_a_type[3]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_a_type[2]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_a_type[1]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_a_type[0]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_write_mask[5]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_write_mask[4]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_write_mask[3]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_write_mask[2]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_write_mask[1]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_write_mask[0]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_subword_addr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_subword_addr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_subword_addr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_atomic_opcode[3]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_atomic_opcode[2]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_atomic_opcode[1]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_acquire_bits_payload_atomic_opcode[0]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_finish_bits_header_src[1]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_finish_bits_header_src[0]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_finish_bits_header_dst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_finish_bits_header_dst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_finish_bits_payload_master_xact_id[2]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_finish_bits_payload_master_xact_id[1]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_imem_finish_bits_payload_master_xact_id[0]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[29]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[28]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[27]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[26]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[25]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[24]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[23]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[22]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[21]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[20]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[19]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[18]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[17]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[16]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[15]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[14]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[13]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[12]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[11]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[10]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[9]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[8]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[7]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[6]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[5]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[4]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[3]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[2]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[1]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_iptw_req_bits[0]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[29]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[28]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[27]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[26]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[25]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[24]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[23]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[22]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[21]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[20]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[19]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[18]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[17]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[16]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[15]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[14]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[13]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[12]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[11]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[10]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[9]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[8]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[7]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[6]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[5]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[4]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[3]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[2]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[1]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_dptw_req_bits[0]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[29]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[28]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[27]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[26]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[25]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[24]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[23]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[22]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[21]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[20]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[19]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[18]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[17]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[16]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[15]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[14]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[13]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[12]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[11]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[10]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[9]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[8]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[7]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[6]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[5]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[4]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[3]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[2]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[1]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyValueStore', port 'io_rocc_pptw_req_bits[0]' is not connected to any nets. (LINT-28)
Warning: In design 'KeyCopier', input port 'io_curKeyData[31]' is connected directly to output port 'io_allKeyData[31]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[30]' is connected directly to output port 'io_allKeyData[30]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[29]' is connected directly to output port 'io_allKeyData[29]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[28]' is connected directly to output port 'io_allKeyData[28]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[27]' is connected directly to output port 'io_allKeyData[27]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[26]' is connected directly to output port 'io_allKeyData[26]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[25]' is connected directly to output port 'io_allKeyData[25]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[24]' is connected directly to output port 'io_allKeyData[24]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[23]' is connected directly to output port 'io_allKeyData[23]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[22]' is connected directly to output port 'io_allKeyData[22]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[21]' is connected directly to output port 'io_allKeyData[21]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[20]' is connected directly to output port 'io_allKeyData[20]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[19]' is connected directly to output port 'io_allKeyData[19]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[18]' is connected directly to output port 'io_allKeyData[18]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[17]' is connected directly to output port 'io_allKeyData[17]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[16]' is connected directly to output port 'io_allKeyData[16]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[15]' is connected directly to output port 'io_allKeyData[15]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[14]' is connected directly to output port 'io_allKeyData[14]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[13]' is connected directly to output port 'io_allKeyData[13]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[12]' is connected directly to output port 'io_allKeyData[12]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[11]' is connected directly to output port 'io_allKeyData[11]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[10]' is connected directly to output port 'io_allKeyData[10]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[9]' is connected directly to output port 'io_allKeyData[9]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[8]' is connected directly to output port 'io_allKeyData[8]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[7]' is connected directly to output port 'io_allKeyData[7]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[6]' is connected directly to output port 'io_allKeyData[6]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[5]' is connected directly to output port 'io_allKeyData[5]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[4]' is connected directly to output port 'io_allKeyData[4]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[3]' is connected directly to output port 'io_allKeyData[3]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[2]' is connected directly to output port 'io_allKeyData[2]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[1]' is connected directly to output port 'io_allKeyData[1]'. (LINT-29)
Warning: In design 'KeyCopier', input port 'io_curKeyData[0]' is connected directly to output port 'io_allKeyData[0]'. (LINT-29)
Warning: In design 'CtrlModule', output port 'io_rocc_interrupt' is connected directly to output port 'io_rocc_imem_acquire_valid'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_rocc_interrupt' is connected directly to output port 'io_rocc_imem_finish_valid'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_rocc_interrupt' is connected directly to output port 'io_rocc_iptw_req_valid'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_rocc_interrupt' is connected directly to output port 'io_rocc_dptw_req_valid'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_rocc_interrupt' is connected directly to output port 'io_rocc_pptw_req_valid'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_rocc_interrupt' is connected directly to output port 'io_keyInfo_bits_len[8]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_rocc_interrupt' is connected directly to output port 'io_keyInfo_bits_len[9]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_rocc_interrupt' is connected directly to output port 'io_keyInfo_bits_len[10]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_rocc_interrupt' is connected directly to output port 'io_keyInfo_bits_len[11]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_rocc_interrupt' is connected directly to output port 'io_keyInfo_bits_len[12]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_rocc_interrupt' is connected directly to output port 'io_keyInfo_bits_len[13]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_rocc_interrupt' is connected directly to output port 'io_keyInfo_bits_len[14]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_addrLenAddr[5]' is connected directly to output port 'io_keyLenAddr[5]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_addrLenAddr[5]' is connected directly to output port 'io_copyReq_bits_hash[5]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_addrLenAddr[4]' is connected directly to output port 'io_keyLenAddr[4]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_addrLenAddr[4]' is connected directly to output port 'io_copyReq_bits_hash[4]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_addrLenAddr[3]' is connected directly to output port 'io_keyLenAddr[3]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_addrLenAddr[3]' is connected directly to output port 'io_copyReq_bits_hash[3]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_addrLenAddr[2]' is connected directly to output port 'io_keyLenAddr[2]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_addrLenAddr[2]' is connected directly to output port 'io_copyReq_bits_hash[2]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_addrLenAddr[1]' is connected directly to output port 'io_keyLenAddr[1]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_addrLenAddr[1]' is connected directly to output port 'io_copyReq_bits_hash[1]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_addrLenAddr[0]' is connected directly to output port 'io_keyLenAddr[0]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_addrLenAddr[0]' is connected directly to output port 'io_copyReq_bits_hash[0]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_keyLenData[7]' is connected directly to output port 'io_keyInfo_bits_len[7]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_keyLenData[7]' is connected directly to output port 'io_copyReq_bits_len[7]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_keyLenData[6]' is connected directly to output port 'io_keyInfo_bits_len[6]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_keyLenData[6]' is connected directly to output port 'io_copyReq_bits_len[6]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_keyLenData[5]' is connected directly to output port 'io_keyInfo_bits_len[5]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_keyLenData[5]' is connected directly to output port 'io_copyReq_bits_len[5]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_keyLenData[4]' is connected directly to output port 'io_keyInfo_bits_len[4]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_keyLenData[4]' is connected directly to output port 'io_copyReq_bits_len[4]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_keyLenData[3]' is connected directly to output port 'io_keyInfo_bits_len[3]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_keyLenData[3]' is connected directly to output port 'io_copyReq_bits_len[3]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_keyLenData[2]' is connected directly to output port 'io_keyInfo_bits_len[2]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_keyLenData[2]' is connected directly to output port 'io_copyReq_bits_len[2]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_keyLenData[1]' is connected directly to output port 'io_keyInfo_bits_len[1]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_keyLenData[1]' is connected directly to output port 'io_copyReq_bits_len[1]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_keyLenData[0]' is connected directly to output port 'io_keyInfo_bits_len[0]'. (LINT-31)
Warning: In design 'CtrlModule', output port 'io_keyLenData[0]' is connected directly to output port 'io_copyReq_bits_len[0]'. (LINT-31)
Warning: In design 'KeyCompare', output port 'io_curKeyAddr[5]' is connected directly to output port 'io_allKeyAddr[5]'. (LINT-31)
Warning: In design 'KeyCompare', output port 'io_curKeyAddr[4]' is connected directly to output port 'io_allKeyAddr[4]'. (LINT-31)
Warning: In design 'KeyCompare', output port 'io_curKeyAddr[3]' is connected directly to output port 'io_allKeyAddr[3]'. (LINT-31)
Warning: In design 'KeyCompare', output port 'io_curKeyAddr[2]' is connected directly to output port 'io_allKeyAddr[2]'. (LINT-31)
Warning: In design 'KeyCompare', output port 'io_curKeyAddr[1]' is connected directly to output port 'io_allKeyAddr[1]'. (LINT-31)
Warning: In design 'KeyCompare', output port 'io_curKeyAddr[0]' is connected directly to output port 'io_allKeyAddr[0]'. (LINT-31)
Warning: In design 'KeyCompare', output port 'io_allKeyAddr[11]' is connected directly to output port 'io_lenAddr[5]'. (LINT-31)
Warning: In design 'KeyCompare', output port 'io_allKeyAddr[11]' is connected directly to output port 'io_hashOut_bits_hash[5]'. (LINT-31)
Warning: In design 'KeyCompare', output port 'io_allKeyAddr[10]' is connected directly to output port 'io_lenAddr[4]'. (LINT-31)
Warning: In design 'KeyCompare', output port 'io_allKeyAddr[10]' is connected directly to output port 'io_hashOut_bits_hash[4]'. (LINT-31)
Warning: In design 'KeyCompare', output port 'io_allKeyAddr[9]' is connected directly to output port 'io_lenAddr[3]'. (LINT-31)
Warning: In design 'KeyCompare', output port 'io_allKeyAddr[9]' is connected directly to output port 'io_hashOut_bits_hash[3]'. (LINT-31)
Warning: In design 'KeyCompare', output port 'io_allKeyAddr[8]' is connected directly to output port 'io_lenAddr[2]'. (LINT-31)
Warning: In design 'KeyCompare', output port 'io_allKeyAddr[8]' is connected directly to output port 'io_hashOut_bits_hash[2]'. (LINT-31)
Warning: In design 'KeyCompare', output port 'io_allKeyAddr[7]' is connected directly to output port 'io_lenAddr[1]'. (LINT-31)
Warning: In design 'KeyCompare', output port 'io_allKeyAddr[7]' is connected directly to output port 'io_hashOut_bits_hash[1]'. (LINT-31)
Warning: In design 'KeyCompare', output port 'io_allKeyAddr[6]' is connected directly to output port 'io_lenAddr[0]'. (LINT-31)
Warning: In design 'KeyCompare', output port 'io_allKeyAddr[6]' is connected directly to output port 'io_hashOut_bits_hash[0]'. (LINT-31)
Warning: In design 'MemoryHandler', output port 'io_mem_req_bits_kill' is connected directly to output port 'io_mem_req_bits_typ[2]'. (LINT-31)
Warning: In design 'MemoryHandler', output port 'io_mem_req_bits_kill' is connected directly to output port 'io_mem_req_bits_cmd[0]'. (LINT-31)
Warning: In design 'MemoryHandler', output port 'io_mem_req_bits_kill' is connected directly to output port 'io_mem_req_bits_cmd[1]'. (LINT-31)
Warning: In design 'MemoryHandler', output port 'io_mem_req_bits_kill' is connected directly to output port 'io_mem_req_bits_cmd[2]'. (LINT-31)
Warning: In design 'MemoryHandler', output port 'io_mem_req_bits_kill' is connected directly to output port 'io_mem_req_bits_cmd[3]'. (LINT-31)
Warning: In design 'MemoryHandler', output port 'io_mem_req_bits_kill' is connected directly to output port 'io_mem_req_bits_cmd[4]'. (LINT-31)
Warning: In design 'MemoryHandler', output port 'io_mem_req_bits_typ[1]' is connected directly to output port 'io_mem_req_bits_typ[0]'. (LINT-31)
Warning: In design 'MemoryHandler', output port 'io_mem_req_bits_typ[1]' is connected directly to output port 'io_mem_req_bits_phys'. (LINT-31)
Warning: In design 'MemoryHandler', output port 'io_keyData_bits[7]' is connected directly to output port 'io_cacheWriteData[7]'. (LINT-31)
Warning: In design 'MemoryHandler', output port 'io_keyData_bits[6]' is connected directly to output port 'io_cacheWriteData[6]'. (LINT-31)
Warning: In design 'MemoryHandler', output port 'io_keyData_bits[5]' is connected directly to output port 'io_cacheWriteData[5]'. (LINT-31)
Warning: In design 'MemoryHandler', output port 'io_keyData_bits[4]' is connected directly to output port 'io_cacheWriteData[4]'. (LINT-31)
Warning: In design 'MemoryHandler', output port 'io_keyData_bits[3]' is connected directly to output port 'io_cacheWriteData[3]'. (LINT-31)
Warning: In design 'MemoryHandler', output port 'io_keyData_bits[2]' is connected directly to output port 'io_cacheWriteData[2]'. (LINT-31)
Warning: In design 'MemoryHandler', output port 'io_keyData_bits[1]' is connected directly to output port 'io_cacheWriteData[1]'. (LINT-31)
Warning: In design 'MemoryHandler', output port 'io_keyData_bits[0]' is connected directly to output port 'io_cacheWriteData[0]'. (LINT-31)
Warning: In design 'LookupPipeline', a pin on submodule 'lenMem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'R1E' is connected to logic 1. 
Warning: In design 'LookupPipeline', a pin on submodule 'curKeyMem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_readEn' is connected to logic 1. 
Warning: In design 'LookupPipeline', a pin on submodule 'allKeyMem' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_readEn' is connected to logic 1. 
Warning: In design 'ValueCache', a pin on submodule 'addrTable' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_readEn' is connected to logic 1. 
Warning: In design 'ValueCache', a pin on submodule 'lenTable' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_readEn' is connected to logic 1. 
Warning: In design 'CtrlModule', output port 'io_rocc_interrupt' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CtrlModule', output port 'io_rocc_imem_acquire_valid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CtrlModule', output port 'io_rocc_imem_grant_ready' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'CtrlModule', output port 'io_rocc_imem_finish_valid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CtrlModule', output port 'io_rocc_iptw_req_valid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CtrlModule', output port 'io_rocc_dptw_req_valid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CtrlModule', output port 'io_rocc_pptw_req_valid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CtrlModule', output port 'io_keyInfo_bits_len[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CtrlModule', output port 'io_keyInfo_bits_len[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CtrlModule', output port 'io_keyInfo_bits_len[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CtrlModule', output port 'io_keyInfo_bits_len[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CtrlModule', output port 'io_keyInfo_bits_len[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CtrlModule', output port 'io_keyInfo_bits_len[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CtrlModule', output port 'io_keyInfo_bits_len[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MemoryHandler', output port 'io_mem_req_bits_kill' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MemoryHandler', output port 'io_mem_req_bits_typ[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MemoryHandler', output port 'io_mem_req_bits_typ[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'MemoryHandler', output port 'io_mem_req_bits_typ[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'MemoryHandler', output port 'io_mem_req_bits_phys' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'MemoryHandler', output port 'io_mem_req_bits_cmd[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MemoryHandler', output port 'io_mem_req_bits_cmd[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MemoryHandler', output port 'io_mem_req_bits_cmd[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MemoryHandler', output port 'io_mem_req_bits_cmd[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MemoryHandler', output port 'io_mem_req_bits_cmd[0]' is connected directly to 'logic 0'. (LINT-52)
1
compile_ultra -gate_clock -no_autoungroup
Information: Performing leakage power optimization. (PWR-850)
Analyzing: "/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x24.db"
Analyzing: "/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram1024x8.db"
Analyzing: "/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x16.db"
Analyzing: "/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x32.db"
Analyzing: "/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram128x8.db"
Analyzing: "/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram256x8.db"
Analyzing: "/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x16.db"
Analyzing: "/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x32.db"
Analyzing: "/scratch/cs250-af/hammer/DSEConfig0.v.t.0/kvstore/build/vlsi/generated-rams/sram64x8.db"
Analyzing: "/home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_hvt.db"
Analyzing: "/home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_rvt.db"
Analyzing: "/home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_lvt.db"
