# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do RegistroSegmento_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RegistroSegmento
# -- Compiling architecture ArquiteturaRS of RegistroSegmento
# 
# vcom -93 -work work {C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmentoTB.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RegistroSegmentoTB
# -- Compiling architecture ArquiteturaRSTB of RegistroSegmentoTB
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  RSTeste
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps RSTeste 
# ** Error: (vsim-3170) Could not find 'C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/simulation/modelsim/rtl_work.RSTeste'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./RegistroSegmento_run_msim_rtl_vhdl.do PAUSED at line 12
vcom -93 -work work -O0 {C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RegistroSegmento
# -- Compiling architecture ArquiteturaRS of RegistroSegmento
vcom -93 -work work -O0 {C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmentoTB.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RegistroSegmentoTB
# -- Compiling architecture ArquiteturaRSTB of RegistroSegmentoTB
vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.registrosegmentotb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.registrosegmentotb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.registrosegmentotb(arquiteturarstb)
# Loading work.registrosegmento(arquiteturars)
add wave sim:/registrosegmentotb/*
run
add wave -position insertpoint  \
sim:/registrosegmentotb/RegSegmento/ES \
sim:/registrosegmentotb/RegSegmento/CS \
sim:/registrosegmentotb/RegSegmento/SS \
sim:/registrosegmentotb/RegSegmento/DS \
sim:/registrosegmentotb/RegSegmento/IP
restart
run
# WARNING: No extended dataflow license exists
