0.7
2020.1
May 27 2020
20:09:33
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.sim/sim_1/impl/func/xsim/CPU_test_func_impl.v,1606448427,verilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/util_src/ADD.v,,ADD_2;MUX4T1_32_1;arch_top;button_debouncer;button_debouncer_0;counter;dist_mem_gen_0;dist_mem_gen_0__dist_mem_gen_v8_0_13;dist_mem_gen_0__dist_mem_gen_v8_0_13_synth;dist_mem_gen_0__spram;glbl;inst_rom;inst_rom_dist_mem_gen_v8_0_13;inst_rom_dist_mem_gen_v8_0_13_synth;inst_rom_rom;io_manager;segnum_manager,,,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sim_1/new/CPU_test.v,1606399068,verilog,,,,CPU_test,,,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/ALU.v,1604755198,verilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/util_src/ALUCtrl.v,,ALU,,,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/ALUOut_SHIFT.sv,1606446413,systemVerilog,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/Datapath.sv;C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/Decoder.sv;C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/EX_MEM_REG.sv;C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/HazardDetector.sv;C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/ID_EX_REG.sv;C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/IF_ID_REG.sv;C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/MEM_WB_REG.sv;C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/PPL_RV32I.sv;C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/Reg_.sv,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/Datapath.sv,,$unit_ALUOut_SHIFT_sv;ALUOut_SHIFT,,,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/Datapath.sv,1606405985,systemVerilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/Decoder.sv,,Datapath,,,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/Decoder.sv,1606294609,systemVerilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/EX_MEM_REG.sv,,Decoder,,,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/EX_MEM_REG.sv,1604735686,systemVerilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/HazardDetector.sv,,EX_MEM_REG,,,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/HazardDetector.sv,1606305183,systemVerilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/ID_EX_REG.sv,,HazardDetector,,,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/ID_EX_REG.sv,1606304680,systemVerilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/IF_ID_REG.sv,,ID_EX_REG,,,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/IF_ID_REG.sv,1605689854,systemVerilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/MEM_WB_REG.sv,,IF_ID_REG,,,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/MEM_WB_REG.sv,1604731866,systemVerilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/PPL_RV32I.sv,,MEM_WB_REG,,,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/MUX4T1_32.v,1603874888,verilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/util_src/PCCtrl.v,,MUX4T1_32,,,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/PPL_RV32I.sv,1604899258,systemVerilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/Reg_.sv,,PPL_RV32I,,,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/Reg_.sv,1604476571,systemVerilog,,,,Reg_,,,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/util_src/ADD.v,1601191514,verilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/ALU.v,,ADD,,,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/util_src/ALUCtrl.v,1604755460,verilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/util_src/ImmDecoder.v,,ALUCtrl,,,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/util_src/ImmDecoder.v,1604737430,verilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/util_src/MUX2T1_32.v,,ImmDecoder,,,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/util_src/MUX2T1_32.v,1601197992,verilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/ArchTestUtils.srcs/sources_1/new/MUX4T1_32.v,,MUX2T1_32,,,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/util_src/PCCtrl.v,1602760844,verilog,,C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/util_src/REG32.v,,PCCtrl,,,,,,,,
C:/Cyanbox/curriculum/arch/RISC-V_lab/PPL/util_src/REG32.v,1605689655,verilog,,,,REG32,,,,,,,,
