{"vcs1":{"timestamp_begin":1741175959.303429387, "rt":5.00, "ut":4.72, "st":0.21}}
{"vcselab":{"timestamp_begin":1741175964.385058514, "rt":0.27, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1741175964.718697385, "rt":0.25, "ut":0.12, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741175958.991778962}
{"VCS_COMP_START_TIME": 1741175958.991778962}
{"VCS_COMP_END_TIME": 1741175965.039237439}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/10ps -full64 -f ../tb/filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 356608}}
{"vcselab": {"peak_mem": 174892}}
