# 3-Layer MLP logs/measurements

- CSIM:
```
Cycle count: 180304
Latency: 0.117434 s
```

- Vitis HW EMU
```
```

- Vitis HW
```
Cycle count: 13179247
Latency: 0.0441443 s
```

TAPA Estimation (from `work.out/run-1/run/autobridge-XXX-XX-XXXX-XX:XX.log`):
```
The total area of the design:
  BRAM: 1 / 3504 = 0.0%
  DSP: 24 / 8496 = 0.3%
  FF: 45025 / 2331840 = 1.9%
  LUT: 40637.125 / 1165920 = 3.5%
  URAM: 0 / 960 = 0.0%

+--------------------+----------+---------+--------+---------+----------+
|     Slot Name      | BRAM (%) | DSP (%) | FF (%) | LUT (%) | URAM (%) |
+--------------------+----------+---------+--------+---------+----------+
| CR_X0Y0_To_CR_X3Y3 |   0.1    |   1.7   |  10.2  |   18.4  |   0.0    |
+--------------------+----------+---------+--------+---------+----------+
```

Utilization (from `work.out/run-1/vitis_run_hw/MLP_xilinx_u280_xdma_201920_3.temp/reports/link/imp/impl_1_init_report_utilization_0.rpt`):
```
+----------------------------+--------+--------+------------+-----------+-------+
|          Site Type         |  Used  |  Fixed | Prohibited | Available | Util% |
+----------------------------+--------+--------+------------+-----------+-------+
| CLB LUTs*                  | 144042 | 105683 |        960 |   1302720 | 11.06 |
|   LUT as Logic             | 118663 |  97436 |        960 |   1302720 |  9.11 |
|   LUT as Memory            |  25379 |   8247 |        480 |    600480 |  4.23 |
|     LUT as Distributed RAM |   9919 |   5563 |            |           |       |
|     LUT as Shift Register  |  15460 |   2684 |            |           |       |
| CLB Registers              | 178695 | 128746 |          0 |   2607360 |  6.85 |
|   Register as Flip Flop    | 178693 | 128744 |          0 |   2607360 |  6.85 |
|   Register as Latch        |      0 |      0 |          0 |   2607360 |  0.00 |
|   Register as AND/OR       |      2 |      2 |          0 |   2607360 | <0.01 |
| CARRY8                     |   2119 |   1069 |        120 |    162840 |  1.30 |
| F7 Muxes                   |   6637 |   1495 |        480 |    651360 |  1.02 |
| F8 Muxes                   |    252 |    204 |        240 |    325680 |  0.08 |
| F9 Muxes                   |      0 |      0 |        120 |    162840 |  0.00 |
+----------------------------+--------+--------+------------+-----------+-------+
```

```
+-------------------+-------+-------+------------+-----------+-------+
|     Site Type     |  Used | Fixed | Prohibited | Available | Util% |
+-------------------+-------+-------+------------+-----------+-------+
| Block RAM Tile    | 202.5 |     0 |          0 |      2016 | 10.04 |
|   RAMB36/FIFO*    |   198 |   196 |          0 |      2016 |  9.82 |
|     RAMB36E2 only |   198 |       |            |           |       |
|   RAMB18          |     9 |     8 |          0 |      4032 |  0.22 |
|     RAMB18E2 only |     9 |       |            |           |       |
| URAM              |     0 |     0 |          0 |       960 |  0.00 |
+-------------------+-------+-------+------------+-----------+-------+
```

```
+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   28 |     4 |          0 |      9024 |  0.31 |
|   DSP48E2 only |   28 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+
```
