<?xml version="1.0" encoding="UTF-8"?>
<project name="test.sw_emu.xilinx_adm-pcie-7v3_1ddr_3_0">
  <platform vendor="xilinx" boardid="adm-pcie-7v3" name="1ddr" featureRomTime="0">
    <version major="3" minor="0"/>
    <description>Alpha Data ADM-PCIE-7V3 Partial Reconfiguration Single DIMM PCIe Gen3 XDMA</description>
    <board name="alpha-data.com:adm-pcie-7v3:1.1" vendor="alpha-data.com" fpga="xc7vx690tffg1157-2">
      <interfaces>
        <interface id="int1" name="PCIe" type="gen3x8"/>
      </interfaces>
      <memories>
        <memory name="expanded_region_memory_ddrmem" type="mig_7series" size="8GB"/>
      </memories>
      <images>
        <image name="adm-pcie-7v3_high.png" type="HDPI"/>
        <image name="adm-pcie-7v3_med.png" type="MDPI"/>
        <image name="adm-pcie-7v3_low.png" type="LDPI"/>
      </images>
      <id>
        <vendor>0x10EE</vendor>
        <device>0x7138</device>
        <subsystem>0x0130</subsystem>
      </id>
    </board>
    <build_flow/>
    <host architecture="x86_64"/>
    <device name="fpga0" fpgaDevice="virtex7:xc7vx690t:ffg1157:-2" addrWidth="38">
      <core name="OCL_REGION_0" target="csim" type="clc_region" clockFreq="0MHz" numComputeUnits="10">
        <kernel name="krnl_middle" language="clc" vlnv="xilinx.com:hls:krnl_middle:1.0" hash="KwTn.opPyJdyoiFVY0kr9." preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
          <port name="P0_PIPE" mode="read_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="P1_PIPE" mode="write_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="input_size" addressQualifier="0" id="0" port="S_AXI_CONTROL" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="int"/>
          <arg name="__xcl_gv_p0" addressQualifier="4" id="" port="P0_PIPE" size="0x8" offset="0x18" hostOffset="0x0" hostSize="0x8" memSize="0x80" origName="p0" origUse="variable"/>
          <arg name="__xcl_gv_p1" addressQualifier="4" id="" port="P1_PIPE" size="0x8" offset="0x24" hostOffset="0x0" hostSize="0x8" memSize="0x80" origName="p1" origUse="variable"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="0" y="0" z="0"/>
          <string_table/>
          <instance name="krnl_middle_1">
            <addrRemap base="0x00000000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
        <kernel name="krnl_input" language="clc" vlnv="xilinx.com:hls:krnl_input:1.0" hash="KwTn.opPyJdyoiFVY0kr9." preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
          <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="P0_PIPE" mode="write_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="input_r" addressQualifier="1" id="0" port="M_AXI_GMEM" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="int*"/>
          <arg name="input_size" addressQualifier="0" id="1" port="S_AXI_CONTROL" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type="int"/>
          <arg name="__xcl_gv_p0" addressQualifier="4" id="" port="P0_PIPE" size="0x8" offset="0x24" hostOffset="0x0" hostSize="0x8" memSize="0x80" origName="p0" origUse="variable"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="0" y="0" z="0"/>
          <string_table/>
          <instance name="krnl_input_1">
            <addrRemap base="0x00001000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
        <kernel name="krnl_output" language="clc" vlnv="xilinx.com:hls:krnl_output:1.0" hash="KwTn.opPyJdyoiFVY0kr9." preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
          <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
          <port name="M_AXI_RND_SEED" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="P1_PIPE" mode="read_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="output_r" addressQualifier="1" id="0" port="M_AXI_GMEM" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="int*"/>
          <arg name="key_out" addressQualifier="1" id="1" port="M_AXI_GMEM" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="uint8_t*"/>
          <arg name="input_size" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="int"/>
          <arg name="flag" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="int"/>
          <arg name="__xcl_gv_rnd_seed" addressQualifier="1" id="" port="M_AXI_RND_SEED" size="0x8" offset="0x38" hostOffset="0x0" hostSize="0x8" memSize="0x4" origName="rnd_seed" origUse="variable"/>
          <arg name="__xcl_gv_p1" addressQualifier="4" id="" port="P1_PIPE" size="0x8" offset="0x44" hostOffset="0x0" hostSize="0x8" memSize="0x80" origName="p1" origUse="variable"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="0" y="0" z="0"/>
          <string_table/>
          <instance name="krnl_output_1">
            <addrRemap base="0x00002000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
        <connection srcType="kernel" srcInst="krnl_input_1" srcPort="M_AXI_GMEM" dstType="core" dstInst="OCL_REGION_0" dstPort="M_AXI"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="S_AXI" dstType="kernel" dstInst="krnl_input_1" dstPort="S_AXI_CONTROL"/>
        <connection srcType="kernel" srcInst="krnl_input_1" srcPort="P0_PIPE" dstType="pipe" dstInst="xcl_pipe_p0" dstPort="S_AXIS"/>
        <connection srcType="kernel" srcInst="krnl_output_1" srcPort="M_AXI_GMEM" dstType="core" dstInst="OCL_REGION_0" dstPort="M_AXI"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="S_AXI" dstType="kernel" dstInst="krnl_output_1" dstPort="S_AXI_CONTROL"/>
        <connection srcType="kernel" srcInst="krnl_output_1" srcPort="M_AXI_RND_SEED" dstType="memory" dstInst="xcl_mem_rnd_seed" dstPort="XCL_MEM_INOUT"/>
        <connection srcType="kernel" srcInst="krnl_output_1" srcPort="P1_PIPE" dstType="pipe" dstInst="xcl_pipe_p1" dstPort="M_AXIS"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="S_AXI" dstType="kernel" dstInst="krnl_middle_1" dstPort="S_AXI_CONTROL"/>
        <connection srcType="kernel" srcInst="krnl_middle_1" srcPort="P0_PIPE" dstType="pipe" dstInst="xcl_pipe_p0" dstPort="M_AXIS"/>
        <connection srcType="kernel" srcInst="krnl_middle_1" srcPort="P1_PIPE" dstType="pipe" dstInst="xcl_pipe_p1" dstPort="S_AXIS"/>
        <memories>
          <instance name="xcl_mem_rnd_seed" size="0x1000" linkage="internal">
            <addrRemap base="0x90000000" range="0x1000"/>
          </instance>
        </memories>
        <pipes>
          <instance name="xcl_pipe_p0" width="0x4" depth="0x20" linkage="internal"/>
          <instance name="xcl_pipe_p1" width="0x4" depth="0x20" linkage="internal"/>
        </pipes>
      </core>
    </device>
  </platform>
</project>
