
PLC_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c710  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  0800c8f0  0800c8f0  0000d8f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ca40  0800ca40  0000e1ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ca40  0800ca40  0000da40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ca48  0800ca48  0000e1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ca48  0800ca48  0000da48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ca4c  0800ca4c  0000da4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800ca50  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000020dc  200001ec  0800cc3c  0000e1ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200022c8  0800cc3c  0000e2c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b56b  00000000  00000000  0000e21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004811  00000000  00000000  00029787  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001498  00000000  00000000  0002df98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f87  00000000  00000000  0002f430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00007101  00000000  00000000  000303b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001db2a  00000000  00000000  000374b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1eb7  00000000  00000000  00054fe2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00146e99  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000574c  00000000  00000000  00146edc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  0014c628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001ec 	.word	0x200001ec
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800c8d8 	.word	0x0800c8d8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f0 	.word	0x200001f0
 800021c:	0800c8d8 	.word	0x0800c8d8

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <io_digital_add_channel>:
 *
 * @param port: Pointer to the port where the digital pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the digital pin is connected.
 * @param dir: Direction of the channel (IO_DIGITAL_INPUT or IO_DIGITAL_OUTPUT)
 */
void io_digital_add_channel(GPIO_TypeDef* port, uint16_t pin, IO_Direction dir) {
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	460b      	mov	r3, r1
 8000606:	807b      	strh	r3, [r7, #2]
 8000608:	4613      	mov	r3, r2
 800060a:	707b      	strb	r3, [r7, #1]
	if (io_digital_channel_count >= MAX_IO_DIGITAL) return; // Cannot add another channel if all channels taken
 800060c:	4b11      	ldr	r3, [pc, #68]	@ (8000654 <io_digital_add_channel+0x58>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	2b0f      	cmp	r3, #15
 8000612:	dc19      	bgt.n	8000648 <io_digital_add_channel+0x4c>

	io_digital_channels[io_digital_channel_count].port = port;
 8000614:	4b0f      	ldr	r3, [pc, #60]	@ (8000654 <io_digital_add_channel+0x58>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	490f      	ldr	r1, [pc, #60]	@ (8000658 <io_digital_add_channel+0x5c>)
 800061a:	687a      	ldr	r2, [r7, #4]
 800061c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	io_digital_channels[io_digital_channel_count].pin = pin;
 8000620:	4b0c      	ldr	r3, [pc, #48]	@ (8000654 <io_digital_add_channel+0x58>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a0c      	ldr	r2, [pc, #48]	@ (8000658 <io_digital_add_channel+0x5c>)
 8000626:	00db      	lsls	r3, r3, #3
 8000628:	4413      	add	r3, r2
 800062a:	887a      	ldrh	r2, [r7, #2]
 800062c:	809a      	strh	r2, [r3, #4]
	io_digital_channels[io_digital_channel_count].direction = dir;
 800062e:	4b09      	ldr	r3, [pc, #36]	@ (8000654 <io_digital_add_channel+0x58>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4a09      	ldr	r2, [pc, #36]	@ (8000658 <io_digital_add_channel+0x5c>)
 8000634:	00db      	lsls	r3, r3, #3
 8000636:	4413      	add	r3, r2
 8000638:	787a      	ldrb	r2, [r7, #1]
 800063a:	719a      	strb	r2, [r3, #6]
	io_digital_channel_count++;
 800063c:	4b05      	ldr	r3, [pc, #20]	@ (8000654 <io_digital_add_channel+0x58>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	3301      	adds	r3, #1
 8000642:	4a04      	ldr	r2, [pc, #16]	@ (8000654 <io_digital_add_channel+0x58>)
 8000644:	6013      	str	r3, [r2, #0]
 8000646:	e000      	b.n	800064a <io_digital_add_channel+0x4e>
	if (io_digital_channel_count >= MAX_IO_DIGITAL) return; // Cannot add another channel if all channels taken
 8000648:	bf00      	nop
}
 800064a:	370c      	adds	r7, #12
 800064c:	46bd      	mov	sp, r7
 800064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000652:	4770      	bx	lr
 8000654:	20000288 	.word	0x20000288
 8000658:	20000208 	.word	0x20000208

0800065c <io_digital_write>:
 * This function writes the provided value to a digital output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_digital_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_digital_write(int index, GPIO_PinState value) {
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
 8000664:	460b      	mov	r3, r1
 8000666:	70fb      	strb	r3, [r7, #3]
	if (index >= 0 && index < io_digital_channel_count && io_digital_channels[index].direction == IO_DIGITAL_OUTPUT) {
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	2b00      	cmp	r3, #0
 800066c:	db18      	blt.n	80006a0 <io_digital_write+0x44>
 800066e:	4b0e      	ldr	r3, [pc, #56]	@ (80006a8 <io_digital_write+0x4c>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	687a      	ldr	r2, [r7, #4]
 8000674:	429a      	cmp	r2, r3
 8000676:	da13      	bge.n	80006a0 <io_digital_write+0x44>
 8000678:	4a0c      	ldr	r2, [pc, #48]	@ (80006ac <io_digital_write+0x50>)
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	00db      	lsls	r3, r3, #3
 800067e:	4413      	add	r3, r2
 8000680:	799b      	ldrb	r3, [r3, #6]
 8000682:	2b01      	cmp	r3, #1
 8000684:	d10c      	bne.n	80006a0 <io_digital_write+0x44>
		HAL_GPIO_WritePin(io_digital_channels[index].port, io_digital_channels[index].pin, value);
 8000686:	4a09      	ldr	r2, [pc, #36]	@ (80006ac <io_digital_write+0x50>)
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800068e:	4a07      	ldr	r2, [pc, #28]	@ (80006ac <io_digital_write+0x50>)
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	00db      	lsls	r3, r3, #3
 8000694:	4413      	add	r3, r2
 8000696:	889b      	ldrh	r3, [r3, #4]
 8000698:	78fa      	ldrb	r2, [r7, #3]
 800069a:	4619      	mov	r1, r3
 800069c:	f002 fa7c 	bl	8002b98 <HAL_GPIO_WritePin>
	}
}
 80006a0:	bf00      	nop
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	20000288 	.word	0x20000288
 80006ac:	20000208 	.word	0x20000208

080006b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b084      	sub	sp, #16
 80006b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006b6:	f001 fc0c 	bl	8001ed2 <HAL_Init>

  /* USER CODE BEGIN Init */
  io_digital_add_channel(GPIOC, GPIO_PIN_6, IO_DIGITAL_OUTPUT);
 80006ba:	2201      	movs	r2, #1
 80006bc:	2140      	movs	r1, #64	@ 0x40
 80006be:	4816      	ldr	r0, [pc, #88]	@ (8000718 <main+0x68>)
 80006c0:	f7ff ff9c 	bl	80005fc <io_digital_add_channel>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006c4:	f000 f82c 	bl	8000720 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006c8:	f000 f934 	bl	8000934 <MX_GPIO_Init>
  MX_DMA_Init();
 80006cc:	f000 f900 	bl	80008d0 <MX_DMA_Init>
  MX_USB_Device_Init();
 80006d0:	f00a ff44 	bl	800b55c <MX_USB_Device_Init>
  MX_USART2_UART_Init();
 80006d4:	f000 f8ae 	bl	8000834 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80006d8:	f000 f86e 	bl	80007b8 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 80006dc:	f009 fa30 	bl	8009b40 <MX_FATFS_Init>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <main+0x3a>
    Error_Handler();
 80006e6:	f000 f991 	bl	8000a0c <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
	RS485_Setup(GPIOA, GPIO_PIN_4);
 80006ea:	2110      	movs	r1, #16
 80006ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006f0:	f000 fdfe 	bl	80012f0 <RS485_Setup>
	io_digital_write(0, GPIO_PIN_RESET);
 80006f4:	2100      	movs	r1, #0
 80006f6:	2000      	movs	r0, #0
 80006f8:	f7ff ffb0 	bl	800065c <io_digital_write>
	HAL_Delay(5000);
 80006fc:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000700:	f001 fc58 	bl	8001fb4 <HAL_Delay>

	f_close(&fil); // close the file
	f_mount(NULL, "", 0); // un-mount the drive
	*/

	uint8_t modbus_frame[] = {0x01, 0x03, 0x00, 0x10, 0x00, 0x02, 0xC4, 0x0B};
 8000704:	4a05      	ldr	r2, [pc, #20]	@ (800071c <main+0x6c>)
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	e892 0003 	ldmia.w	r2, {r0, r1}
 800070c:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t frame_len = sizeof(modbus_frame) / sizeof(modbus_frame[0]);
 8000710:	2308      	movs	r3, #8
 8000712:	81fb      	strh	r3, [r7, #14]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while(1) {
 8000714:	bf00      	nop
 8000716:	e7fd      	b.n	8000714 <main+0x64>
 8000718:	48000800 	.word	0x48000800
 800071c:	0800c8f0 	.word	0x0800c8f0

08000720 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b094      	sub	sp, #80	@ 0x50
 8000724:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000726:	f107 0318 	add.w	r3, r7, #24
 800072a:	2238      	movs	r2, #56	@ 0x38
 800072c:	2100      	movs	r1, #0
 800072e:	4618      	mov	r0, r3
 8000730:	f00b fc54 	bl	800bfdc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000734:	1d3b      	adds	r3, r7, #4
 8000736:	2200      	movs	r2, #0
 8000738:	601a      	str	r2, [r3, #0]
 800073a:	605a      	str	r2, [r3, #4]
 800073c:	609a      	str	r2, [r3, #8]
 800073e:	60da      	str	r2, [r3, #12]
 8000740:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000742:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000746:	f003 ff41 	bl	80045cc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800074a:	2301      	movs	r3, #1
 800074c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800074e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000752:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000754:	2302      	movs	r3, #2
 8000756:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000758:	2303      	movs	r3, #3
 800075a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800075c:	2301      	movs	r3, #1
 800075e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 36;
 8000760:	2324      	movs	r3, #36	@ 0x24
 8000762:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000764:	2302      	movs	r3, #2
 8000766:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 8000768:	2306      	movs	r3, #6
 800076a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800076c:	2302      	movs	r3, #2
 800076e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000770:	f107 0318 	add.w	r3, r7, #24
 8000774:	4618      	mov	r0, r3
 8000776:	f003 ffdd 	bl	8004734 <HAL_RCC_OscConfig>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000780:	f000 f944 	bl	8000a0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000784:	230f      	movs	r3, #15
 8000786:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000788:	2303      	movs	r3, #3
 800078a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800078c:	2380      	movs	r3, #128	@ 0x80
 800078e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000790:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000794:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000796:	2300      	movs	r3, #0
 8000798:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800079a:	1d3b      	adds	r3, r7, #4
 800079c:	2102      	movs	r1, #2
 800079e:	4618      	mov	r0, r3
 80007a0:	f004 fada 	bl	8004d58 <HAL_RCC_ClockConfig>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80007aa:	f000 f92f 	bl	8000a0c <Error_Handler>
  }
}
 80007ae:	bf00      	nop
 80007b0:	3750      	adds	r7, #80	@ 0x50
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
	...

080007b8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007bc:	4b1b      	ldr	r3, [pc, #108]	@ (800082c <MX_SPI1_Init+0x74>)
 80007be:	4a1c      	ldr	r2, [pc, #112]	@ (8000830 <MX_SPI1_Init+0x78>)
 80007c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007c2:	4b1a      	ldr	r3, [pc, #104]	@ (800082c <MX_SPI1_Init+0x74>)
 80007c4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80007c8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007ca:	4b18      	ldr	r3, [pc, #96]	@ (800082c <MX_SPI1_Init+0x74>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007d0:	4b16      	ldr	r3, [pc, #88]	@ (800082c <MX_SPI1_Init+0x74>)
 80007d2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80007d6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007d8:	4b14      	ldr	r3, [pc, #80]	@ (800082c <MX_SPI1_Init+0x74>)
 80007da:	2200      	movs	r2, #0
 80007dc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007de:	4b13      	ldr	r3, [pc, #76]	@ (800082c <MX_SPI1_Init+0x74>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007e4:	4b11      	ldr	r3, [pc, #68]	@ (800082c <MX_SPI1_Init+0x74>)
 80007e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007ea:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80007ec:	4b0f      	ldr	r3, [pc, #60]	@ (800082c <MX_SPI1_Init+0x74>)
 80007ee:	2238      	movs	r2, #56	@ 0x38
 80007f0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007f2:	4b0e      	ldr	r3, [pc, #56]	@ (800082c <MX_SPI1_Init+0x74>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007f8:	4b0c      	ldr	r3, [pc, #48]	@ (800082c <MX_SPI1_Init+0x74>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007fe:	4b0b      	ldr	r3, [pc, #44]	@ (800082c <MX_SPI1_Init+0x74>)
 8000800:	2200      	movs	r2, #0
 8000802:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000804:	4b09      	ldr	r3, [pc, #36]	@ (800082c <MX_SPI1_Init+0x74>)
 8000806:	2207      	movs	r2, #7
 8000808:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800080a:	4b08      	ldr	r3, [pc, #32]	@ (800082c <MX_SPI1_Init+0x74>)
 800080c:	2200      	movs	r2, #0
 800080e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000810:	4b06      	ldr	r3, [pc, #24]	@ (800082c <MX_SPI1_Init+0x74>)
 8000812:	2208      	movs	r2, #8
 8000814:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000816:	4805      	ldr	r0, [pc, #20]	@ (800082c <MX_SPI1_Init+0x74>)
 8000818:	f004 ff08 	bl	800562c <HAL_SPI_Init>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000822:	f000 f8f3 	bl	8000a0c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000826:	bf00      	nop
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	2000028c 	.word	0x2000028c
 8000830:	40013000 	.word	0x40013000

08000834 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000838:	4b23      	ldr	r3, [pc, #140]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 800083a:	4a24      	ldr	r2, [pc, #144]	@ (80008cc <MX_USART2_UART_Init+0x98>)
 800083c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800083e:	4b22      	ldr	r3, [pc, #136]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 8000840:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000844:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000846:	4b20      	ldr	r3, [pc, #128]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 8000848:	2200      	movs	r2, #0
 800084a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 800084c:	4b1e      	ldr	r3, [pc, #120]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 800084e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000852:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000854:	4b1c      	ldr	r3, [pc, #112]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 8000856:	2200      	movs	r2, #0
 8000858:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800085a:	4b1b      	ldr	r3, [pc, #108]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 800085c:	220c      	movs	r2, #12
 800085e:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000860:	4b19      	ldr	r3, [pc, #100]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 8000862:	2200      	movs	r2, #0
 8000864:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000866:	4b18      	ldr	r3, [pc, #96]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 8000868:	2200      	movs	r2, #0
 800086a:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800086c:	4b16      	ldr	r3, [pc, #88]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 800086e:	2200      	movs	r2, #0
 8000870:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000872:	4b15      	ldr	r3, [pc, #84]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 8000874:	2200      	movs	r2, #0
 8000876:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000878:	4b13      	ldr	r3, [pc, #76]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 800087a:	2200      	movs	r2, #0
 800087c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800087e:	4812      	ldr	r0, [pc, #72]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 8000880:	f005 fc78 	bl	8006174 <HAL_UART_Init>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 800088a:	f000 f8bf 	bl	8000a0c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800088e:	2100      	movs	r1, #0
 8000890:	480d      	ldr	r0, [pc, #52]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 8000892:	f007 f99e 	bl	8007bd2 <HAL_UARTEx_SetTxFifoThreshold>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 800089c:	f000 f8b6 	bl	8000a0c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008a0:	2100      	movs	r1, #0
 80008a2:	4809      	ldr	r0, [pc, #36]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 80008a4:	f007 f9d3 	bl	8007c4e <HAL_UARTEx_SetRxFifoThreshold>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 80008ae:	f000 f8ad 	bl	8000a0c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80008b2:	4805      	ldr	r0, [pc, #20]	@ (80008c8 <MX_USART2_UART_Init+0x94>)
 80008b4:	f007 f954 	bl	8007b60 <HAL_UARTEx_DisableFifoMode>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 80008be:	f000 f8a5 	bl	8000a0c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008c2:	bf00      	nop
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	200002f0 	.word	0x200002f0
 80008cc:	40004400 	.word	0x40004400

080008d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80008d6:	4b16      	ldr	r3, [pc, #88]	@ (8000930 <MX_DMA_Init+0x60>)
 80008d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008da:	4a15      	ldr	r2, [pc, #84]	@ (8000930 <MX_DMA_Init+0x60>)
 80008dc:	f043 0304 	orr.w	r3, r3, #4
 80008e0:	6493      	str	r3, [r2, #72]	@ 0x48
 80008e2:	4b13      	ldr	r3, [pc, #76]	@ (8000930 <MX_DMA_Init+0x60>)
 80008e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008e6:	f003 0304 	and.w	r3, r3, #4
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008ee:	4b10      	ldr	r3, [pc, #64]	@ (8000930 <MX_DMA_Init+0x60>)
 80008f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008f2:	4a0f      	ldr	r2, [pc, #60]	@ (8000930 <MX_DMA_Init+0x60>)
 80008f4:	f043 0301 	orr.w	r3, r3, #1
 80008f8:	6493      	str	r3, [r2, #72]	@ 0x48
 80008fa:	4b0d      	ldr	r3, [pc, #52]	@ (8000930 <MX_DMA_Init+0x60>)
 80008fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008fe:	f003 0301 	and.w	r3, r3, #1
 8000902:	603b      	str	r3, [r7, #0]
 8000904:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8000906:	2200      	movs	r2, #0
 8000908:	2101      	movs	r1, #1
 800090a:	200b      	movs	r0, #11
 800090c:	f001 fc4f 	bl	80021ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000910:	200b      	movs	r0, #11
 8000912:	f001 fc66 	bl	80021e2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 1, 0);
 8000916:	2200      	movs	r2, #0
 8000918:	2101      	movs	r1, #1
 800091a:	200c      	movs	r0, #12
 800091c:	f001 fc47 	bl	80021ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000920:	200c      	movs	r0, #12
 8000922:	f001 fc5e 	bl	80021e2 <HAL_NVIC_EnableIRQ>

}
 8000926:	bf00      	nop
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	40021000 	.word	0x40021000

08000934 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b08a      	sub	sp, #40	@ 0x28
 8000938:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800093a:	f107 0314 	add.w	r3, r7, #20
 800093e:	2200      	movs	r2, #0
 8000940:	601a      	str	r2, [r3, #0]
 8000942:	605a      	str	r2, [r3, #4]
 8000944:	609a      	str	r2, [r3, #8]
 8000946:	60da      	str	r2, [r3, #12]
 8000948:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800094a:	4b2e      	ldr	r3, [pc, #184]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 800094c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800094e:	4a2d      	ldr	r2, [pc, #180]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000950:	f043 0320 	orr.w	r3, r3, #32
 8000954:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000956:	4b2b      	ldr	r3, [pc, #172]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800095a:	f003 0320 	and.w	r3, r3, #32
 800095e:	613b      	str	r3, [r7, #16]
 8000960:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000962:	4b28      	ldr	r3, [pc, #160]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000966:	4a27      	ldr	r2, [pc, #156]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000968:	f043 0301 	orr.w	r3, r3, #1
 800096c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800096e:	4b25      	ldr	r3, [pc, #148]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000970:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000972:	f003 0301 	and.w	r3, r3, #1
 8000976:	60fb      	str	r3, [r7, #12]
 8000978:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800097a:	4b22      	ldr	r3, [pc, #136]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 800097c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800097e:	4a21      	ldr	r2, [pc, #132]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000980:	f043 0304 	orr.w	r3, r3, #4
 8000984:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000986:	4b1f      	ldr	r3, [pc, #124]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800098a:	f003 0304 	and.w	r3, r3, #4
 800098e:	60bb      	str	r3, [r7, #8]
 8000990:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000992:	4b1c      	ldr	r3, [pc, #112]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000996:	4a1b      	ldr	r2, [pc, #108]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 8000998:	f043 0302 	orr.w	r3, r3, #2
 800099c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800099e:	4b19      	ldr	r3, [pc, #100]	@ (8000a04 <MX_GPIO_Init+0xd0>)
 80009a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009a2:	f003 0302 	and.w	r3, r3, #2
 80009a6:	607b      	str	r3, [r7, #4]
 80009a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80009aa:	2200      	movs	r2, #0
 80009ac:	2130      	movs	r1, #48	@ 0x30
 80009ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009b2:	f002 f8f1 	bl	8002b98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SD_CS_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 80009b6:	2200      	movs	r2, #0
 80009b8:	2150      	movs	r1, #80	@ 0x50
 80009ba:	4813      	ldr	r0, [pc, #76]	@ (8000a08 <MX_GPIO_Init+0xd4>)
 80009bc:	f002 f8ec 	bl	8002b98 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80009c0:	2330      	movs	r3, #48	@ 0x30
 80009c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c4:	2301      	movs	r3, #1
 80009c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c8:	2300      	movs	r3, #0
 80009ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009cc:	2300      	movs	r3, #0
 80009ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009d0:	f107 0314 	add.w	r3, r7, #20
 80009d4:	4619      	mov	r1, r3
 80009d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009da:	f001 ff5b 	bl	8002894 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CS_Pin PC6 */
  GPIO_InitStruct.Pin = SD_CS_Pin|GPIO_PIN_6;
 80009de:	2350      	movs	r3, #80	@ 0x50
 80009e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009e2:	2301      	movs	r3, #1
 80009e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e6:	2300      	movs	r3, #0
 80009e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ea:	2300      	movs	r3, #0
 80009ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009ee:	f107 0314 	add.w	r3, r7, #20
 80009f2:	4619      	mov	r1, r3
 80009f4:	4804      	ldr	r0, [pc, #16]	@ (8000a08 <MX_GPIO_Init+0xd4>)
 80009f6:	f001 ff4d 	bl	8002894 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80009fa:	bf00      	nop
 80009fc:	3728      	adds	r7, #40	@ 0x28
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	40021000 	.word	0x40021000
 8000a08:	48000800 	.word	0x48000800

08000a0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8000a10:	bf00      	nop
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr
	...

08000a1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a22:	4b0f      	ldr	r3, [pc, #60]	@ (8000a60 <HAL_MspInit+0x44>)
 8000a24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a26:	4a0e      	ldr	r2, [pc, #56]	@ (8000a60 <HAL_MspInit+0x44>)
 8000a28:	f043 0301 	orr.w	r3, r3, #1
 8000a2c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a60 <HAL_MspInit+0x44>)
 8000a30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a32:	f003 0301 	and.w	r3, r3, #1
 8000a36:	607b      	str	r3, [r7, #4]
 8000a38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a3a:	4b09      	ldr	r3, [pc, #36]	@ (8000a60 <HAL_MspInit+0x44>)
 8000a3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a3e:	4a08      	ldr	r2, [pc, #32]	@ (8000a60 <HAL_MspInit+0x44>)
 8000a40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a44:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a46:	4b06      	ldr	r3, [pc, #24]	@ (8000a60 <HAL_MspInit+0x44>)
 8000a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a4e:	603b      	str	r3, [r7, #0]
 8000a50:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000a52:	f003 fe5f 	bl	8004714 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a56:	bf00      	nop
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	40021000 	.word	0x40021000

08000a64 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b08a      	sub	sp, #40	@ 0x28
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a6c:	f107 0314 	add.w	r3, r7, #20
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
 8000a74:	605a      	str	r2, [r3, #4]
 8000a76:	609a      	str	r2, [r3, #8]
 8000a78:	60da      	str	r2, [r3, #12]
 8000a7a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a25      	ldr	r2, [pc, #148]	@ (8000b18 <HAL_SPI_MspInit+0xb4>)
 8000a82:	4293      	cmp	r3, r2
 8000a84:	d144      	bne.n	8000b10 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a86:	4b25      	ldr	r3, [pc, #148]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000a88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a8a:	4a24      	ldr	r2, [pc, #144]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000a8c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a90:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a92:	4b22      	ldr	r3, [pc, #136]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000a94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a96:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a9a:	613b      	str	r3, [r7, #16]
 8000a9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a9e:	4b1f      	ldr	r3, [pc, #124]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aa2:	4a1e      	ldr	r2, [pc, #120]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000aa4:	f043 0301 	orr.w	r3, r3, #1
 8000aa8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aaa:	4b1c      	ldr	r3, [pc, #112]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aae:	f003 0301 	and.w	r3, r3, #1
 8000ab2:	60fb      	str	r3, [r7, #12]
 8000ab4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ab6:	4b19      	ldr	r3, [pc, #100]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aba:	4a18      	ldr	r2, [pc, #96]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000abc:	f043 0302 	orr.w	r3, r3, #2
 8000ac0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ac2:	4b16      	ldr	r3, [pc, #88]	@ (8000b1c <HAL_SPI_MspInit+0xb8>)
 8000ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ac6:	f003 0302 	and.w	r3, r3, #2
 8000aca:	60bb      	str	r3, [r7, #8]
 8000acc:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ace:	23c0      	movs	r3, #192	@ 0xc0
 8000ad0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad2:	2302      	movs	r3, #2
 8000ad4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ada:	2300      	movs	r3, #0
 8000adc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000ade:	2305      	movs	r3, #5
 8000ae0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ae2:	f107 0314 	add.w	r3, r7, #20
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aec:	f001 fed2 	bl	8002894 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000af0:	2308      	movs	r3, #8
 8000af2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af4:	2302      	movs	r3, #2
 8000af6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af8:	2300      	movs	r3, #0
 8000afa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000afc:	2300      	movs	r3, #0
 8000afe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b00:	2305      	movs	r3, #5
 8000b02:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b04:	f107 0314 	add.w	r3, r7, #20
 8000b08:	4619      	mov	r1, r3
 8000b0a:	4805      	ldr	r0, [pc, #20]	@ (8000b20 <HAL_SPI_MspInit+0xbc>)
 8000b0c:	f001 fec2 	bl	8002894 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000b10:	bf00      	nop
 8000b12:	3728      	adds	r7, #40	@ 0x28
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	40013000 	.word	0x40013000
 8000b1c:	40021000 	.word	0x40021000
 8000b20:	48000400 	.word	0x48000400

08000b24 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b09e      	sub	sp, #120	@ 0x78
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b2c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000b30:	2200      	movs	r2, #0
 8000b32:	601a      	str	r2, [r3, #0]
 8000b34:	605a      	str	r2, [r3, #4]
 8000b36:	609a      	str	r2, [r3, #8]
 8000b38:	60da      	str	r2, [r3, #12]
 8000b3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b3c:	f107 0310 	add.w	r3, r7, #16
 8000b40:	2254      	movs	r2, #84	@ 0x54
 8000b42:	2100      	movs	r1, #0
 8000b44:	4618      	mov	r0, r3
 8000b46:	f00b fa49 	bl	800bfdc <memset>
  if(huart->Instance==USART2)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	4a4e      	ldr	r2, [pc, #312]	@ (8000c88 <HAL_UART_MspInit+0x164>)
 8000b50:	4293      	cmp	r3, r2
 8000b52:	f040 8094 	bne.w	8000c7e <HAL_UART_MspInit+0x15a>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b56:	2302      	movs	r3, #2
 8000b58:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b5e:	f107 0310 	add.w	r3, r7, #16
 8000b62:	4618      	mov	r0, r3
 8000b64:	f004 fb14 	bl	8005190 <HAL_RCCEx_PeriphCLKConfig>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000b6e:	f7ff ff4d 	bl	8000a0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b72:	4b46      	ldr	r3, [pc, #280]	@ (8000c8c <HAL_UART_MspInit+0x168>)
 8000b74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b76:	4a45      	ldr	r2, [pc, #276]	@ (8000c8c <HAL_UART_MspInit+0x168>)
 8000b78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b7e:	4b43      	ldr	r3, [pc, #268]	@ (8000c8c <HAL_UART_MspInit+0x168>)
 8000b80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b86:	60fb      	str	r3, [r7, #12]
 8000b88:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8a:	4b40      	ldr	r3, [pc, #256]	@ (8000c8c <HAL_UART_MspInit+0x168>)
 8000b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b8e:	4a3f      	ldr	r2, [pc, #252]	@ (8000c8c <HAL_UART_MspInit+0x168>)
 8000b90:	f043 0301 	orr.w	r3, r3, #1
 8000b94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b96:	4b3d      	ldr	r3, [pc, #244]	@ (8000c8c <HAL_UART_MspInit+0x168>)
 8000b98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b9a:	f003 0301 	and.w	r3, r3, #1
 8000b9e:	60bb      	str	r3, [r7, #8]
 8000ba0:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ba2:	230c      	movs	r3, #12
 8000ba4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba6:	2302      	movs	r3, #2
 8000ba8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000baa:	2300      	movs	r3, #0
 8000bac:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bb2:	2307      	movs	r3, #7
 8000bb4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000bba:	4619      	mov	r1, r3
 8000bbc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bc0:	f001 fe68 	bl	8002894 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8000bc4:	4b32      	ldr	r3, [pc, #200]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bc6:	4a33      	ldr	r2, [pc, #204]	@ (8000c94 <HAL_UART_MspInit+0x170>)
 8000bc8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8000bca:	4b31      	ldr	r3, [pc, #196]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bcc:	221a      	movs	r2, #26
 8000bce:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000bd0:	4b2f      	ldr	r3, [pc, #188]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bd6:	4b2e      	ldr	r3, [pc, #184]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000bdc:	4b2c      	ldr	r3, [pc, #176]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bde:	2280      	movs	r2, #128	@ 0x80
 8000be0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000be2:	4b2b      	ldr	r3, [pc, #172]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000be8:	4b29      	ldr	r3, [pc, #164]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000bee:	4b28      	ldr	r3, [pc, #160]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8000bf4:	4b26      	ldr	r3, [pc, #152]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bf6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000bfa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000bfc:	4824      	ldr	r0, [pc, #144]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000bfe:	f001 fb0b 	bl	8002218 <HAL_DMA_Init>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8000c08:	f7ff ff00 	bl	8000a0c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	4a20      	ldr	r2, [pc, #128]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000c10:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000c14:	4a1e      	ldr	r2, [pc, #120]	@ (8000c90 <HAL_UART_MspInit+0x16c>)
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8000c1a:	4b1f      	ldr	r3, [pc, #124]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c1c:	4a1f      	ldr	r2, [pc, #124]	@ (8000c9c <HAL_UART_MspInit+0x178>)
 8000c1e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8000c20:	4b1d      	ldr	r3, [pc, #116]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c22:	221b      	movs	r2, #27
 8000c24:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c26:	4b1c      	ldr	r3, [pc, #112]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c28:	2210      	movs	r2, #16
 8000c2a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c2c:	4b1a      	ldr	r3, [pc, #104]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000c32:	4b19      	ldr	r3, [pc, #100]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c34:	2280      	movs	r2, #128	@ 0x80
 8000c36:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c38:	4b17      	ldr	r3, [pc, #92]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c3e:	4b16      	ldr	r3, [pc, #88]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000c44:	4b14      	ldr	r3, [pc, #80]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000c4a:	4b13      	ldr	r3, [pc, #76]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c4c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c50:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000c52:	4811      	ldr	r0, [pc, #68]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c54:	f001 fae0 	bl	8002218 <HAL_DMA_Init>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <HAL_UART_MspInit+0x13e>
    {
      Error_Handler();
 8000c5e:	f7ff fed5 	bl	8000a0c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4a0c      	ldr	r2, [pc, #48]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c66:	67da      	str	r2, [r3, #124]	@ 0x7c
 8000c68:	4a0b      	ldr	r2, [pc, #44]	@ (8000c98 <HAL_UART_MspInit+0x174>)
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8000c6e:	2200      	movs	r2, #0
 8000c70:	2102      	movs	r1, #2
 8000c72:	2026      	movs	r0, #38	@ 0x26
 8000c74:	f001 fa9b 	bl	80021ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c78:	2026      	movs	r0, #38	@ 0x26
 8000c7a:	f001 fab2 	bl	80021e2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000c7e:	bf00      	nop
 8000c80:	3778      	adds	r7, #120	@ 0x78
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	40004400 	.word	0x40004400
 8000c8c:	40021000 	.word	0x40021000
 8000c90:	20000384 	.word	0x20000384
 8000c94:	40020008 	.word	0x40020008
 8000c98:	200003e4 	.word	0x200003e4
 8000c9c:	4002001c 	.word	0x4002001c

08000ca0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ca4:	bf00      	nop
 8000ca6:	e7fd      	b.n	8000ca4 <NMI_Handler+0x4>

08000ca8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cac:	bf00      	nop
 8000cae:	e7fd      	b.n	8000cac <HardFault_Handler+0x4>

08000cb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cb4:	bf00      	nop
 8000cb6:	e7fd      	b.n	8000cb4 <MemManage_Handler+0x4>

08000cb8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cbc:	bf00      	nop
 8000cbe:	e7fd      	b.n	8000cbc <BusFault_Handler+0x4>

08000cc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cc4:	bf00      	nop
 8000cc6:	e7fd      	b.n	8000cc4 <UsageFault_Handler+0x4>

08000cc8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ccc:	bf00      	nop
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr

08000cd6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cd6:	b480      	push	{r7}
 8000cd8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cda:	bf00      	nop
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr

08000ce4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ce8:	bf00      	nop
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr

08000cf2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cf2:	b580      	push	{r7, lr}
 8000cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cf6:	f001 f93f 	bl	8001f78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cfa:	bf00      	nop
 8000cfc:	bd80      	pop	{r7, pc}
	...

08000d00 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000d04:	4802      	ldr	r0, [pc, #8]	@ (8000d10 <DMA1_Channel1_IRQHandler+0x10>)
 8000d06:	f001 fc6a 	bl	80025de <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000d0a:	bf00      	nop
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	20000384 	.word	0x20000384

08000d14 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000d18:	4802      	ldr	r0, [pc, #8]	@ (8000d24 <DMA1_Channel2_IRQHandler+0x10>)
 8000d1a:	f001 fc60 	bl	80025de <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000d1e:	bf00      	nop
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	200003e4 	.word	0x200003e4

08000d28 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000d2c:	4802      	ldr	r0, [pc, #8]	@ (8000d38 <USB_LP_IRQHandler+0x10>)
 8000d2e:	f002 f83b 	bl	8002da8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8000d32:	bf00      	nop
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	20001c84 	.word	0x20001c84

08000d3c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d40:	480c      	ldr	r0, [pc, #48]	@ (8000d74 <USART2_IRQHandler+0x38>)
 8000d42:	f005 fbf5 	bl	8006530 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  // Check if TC interrupt is triggered
  if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TC)) {
 8000d46:	4b0b      	ldr	r3, [pc, #44]	@ (8000d74 <USART2_IRQHandler+0x38>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	69db      	ldr	r3, [r3, #28]
 8000d4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d50:	2b40      	cmp	r3, #64	@ 0x40
 8000d52:	d10d      	bne.n	8000d70 <USART2_IRQHandler+0x34>
	  // Clear the TC interrupt flag
	  __HAL_UART_CLEAR_FLAG(&huart2, UART_FLAG_TC);
 8000d54:	4b07      	ldr	r3, [pc, #28]	@ (8000d74 <USART2_IRQHandler+0x38>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2240      	movs	r2, #64	@ 0x40
 8000d5a:	621a      	str	r2, [r3, #32]

	  // Disable TC interrupt (optional, if no longer needed)
	  __HAL_UART_DISABLE_IT(&huart2, UART_IT_TC);
 8000d5c:	4b05      	ldr	r3, [pc, #20]	@ (8000d74 <USART2_IRQHandler+0x38>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	681a      	ldr	r2, [r3, #0]
 8000d62:	4b04      	ldr	r3, [pc, #16]	@ (8000d74 <USART2_IRQHandler+0x38>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000d6a:	601a      	str	r2, [r3, #0]

	  // Call the post-transmission function from RS485.c
	  RS485_TCCallback();
 8000d6c:	f000 fb9a 	bl	80014a4 <RS485_TCCallback>
  }

  /* USER CODE END USART2_IRQn 1 */
}
 8000d70:	bf00      	nop
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	200002f0 	.word	0x200002f0

08000d78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b086      	sub	sp, #24
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d80:	4a14      	ldr	r2, [pc, #80]	@ (8000dd4 <_sbrk+0x5c>)
 8000d82:	4b15      	ldr	r3, [pc, #84]	@ (8000dd8 <_sbrk+0x60>)
 8000d84:	1ad3      	subs	r3, r2, r3
 8000d86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d88:	697b      	ldr	r3, [r7, #20]
 8000d8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d8c:	4b13      	ldr	r3, [pc, #76]	@ (8000ddc <_sbrk+0x64>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d102      	bne.n	8000d9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d94:	4b11      	ldr	r3, [pc, #68]	@ (8000ddc <_sbrk+0x64>)
 8000d96:	4a12      	ldr	r2, [pc, #72]	@ (8000de0 <_sbrk+0x68>)
 8000d98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d9a:	4b10      	ldr	r3, [pc, #64]	@ (8000ddc <_sbrk+0x64>)
 8000d9c:	681a      	ldr	r2, [r3, #0]
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	4413      	add	r3, r2
 8000da2:	693a      	ldr	r2, [r7, #16]
 8000da4:	429a      	cmp	r2, r3
 8000da6:	d207      	bcs.n	8000db8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000da8:	f00b f920 	bl	800bfec <__errno>
 8000dac:	4603      	mov	r3, r0
 8000dae:	220c      	movs	r2, #12
 8000db0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000db2:	f04f 33ff 	mov.w	r3, #4294967295
 8000db6:	e009      	b.n	8000dcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000db8:	4b08      	ldr	r3, [pc, #32]	@ (8000ddc <_sbrk+0x64>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dbe:	4b07      	ldr	r3, [pc, #28]	@ (8000ddc <_sbrk+0x64>)
 8000dc0:	681a      	ldr	r2, [r3, #0]
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	4413      	add	r3, r2
 8000dc6:	4a05      	ldr	r2, [pc, #20]	@ (8000ddc <_sbrk+0x64>)
 8000dc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dca:	68fb      	ldr	r3, [r7, #12]
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3718      	adds	r7, #24
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	20020000 	.word	0x20020000
 8000dd8:	00000400 	.word	0x00000400
 8000ddc:	20000444 	.word	0x20000444
 8000de0:	200022c8 	.word	0x200022c8

08000de4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000de8:	4b06      	ldr	r3, [pc, #24]	@ (8000e04 <SystemInit+0x20>)
 8000dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dee:	4a05      	ldr	r2, [pc, #20]	@ (8000e04 <SystemInit+0x20>)
 8000df0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000df4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000df8:	bf00      	nop
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	e000ed00 	.word	0xe000ed00

08000e08 <modbus_handle_frame>:
static void send_response(uint8_t* frame, uint16_t len);
static void send_exception(uint8_t address, uint8_t function, uint8_t exception);


// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 8000e08:	b590      	push	{r4, r7, lr}
 8000e0a:	b0cd      	sub	sp, #308	@ 0x134
 8000e0c:	af04      	add	r7, sp, #16
 8000e0e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e12:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000e16:	6018      	str	r0, [r3, #0]
 8000e18:	460a      	mov	r2, r1
 8000e1a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e1e:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8000e22:	801a      	strh	r2, [r3, #0]
	//debug
	//static char debug_msg[256];
	//snprintf(debug_msg, sizeof(debug_msg), "DEBUG: Frame len = %u, First four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));

	if (len < 6) return;
 8000e24:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e28:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8000e2c:	881b      	ldrh	r3, [r3, #0]
 8000e2e:	2b05      	cmp	r3, #5
 8000e30:	f240 8185 	bls.w	800113e <modbus_handle_frame+0x336>

	uint8_t address = frame[0];
 8000e34:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e38:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

	uint8_t function = frame[1];
 8000e44:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e48:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	785b      	ldrb	r3, [r3, #1]
 8000e50:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

	// Check if the frame is for us
	if (address != MODBUS_SLAVE_ADDRESS) return;
 8000e54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000e58:	2b01      	cmp	r3, #1
 8000e5a:	f040 8172 	bne.w	8001142 <modbus_handle_frame+0x33a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[7] << 8) | frame[6]; // MODBUS sends LSB first (unlike address, function)
 8000e5e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e62:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	3307      	adds	r3, #7
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	b21b      	sxth	r3, r3
 8000e6e:	021b      	lsls	r3, r3, #8
 8000e70:	b21a      	sxth	r2, r3
 8000e72:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e76:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	3306      	adds	r3, #6
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	b21b      	sxth	r3, r3
 8000e82:	4313      	orrs	r3, r2
 8000e84:	b21b      	sxth	r3, r3
 8000e86:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8000e8a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e8e:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8000e92:	881b      	ldrh	r3, [r3, #0]
 8000e94:	3b02      	subs	r3, #2
 8000e96:	b29a      	uxth	r2, r3
 8000e98:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000e9c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000ea0:	4611      	mov	r1, r2
 8000ea2:	6818      	ldr	r0, [r3, #0]
 8000ea4:	f000 f95a 	bl	800115c <modbus_crc16>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
	//static char debug_crc[256];
	//snprintf(debug_crc, sizeof(debug_crc), "DEBUG: Received CRC = 0x%02X, Calculated CRC = 0x%02X\r\n", received_crc, calculated_crc);
	//CDC_Transmit_FS((uint8_t*)debug_crc, strlen(debug_crc));

	if (received_crc != calculated_crc) {
 8000eae:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 8000eb2:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8000eb6:	429a      	cmp	r2, r3
 8000eb8:	f040 8145 	bne.w	8001146 <modbus_handle_frame+0x33e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8000ebc:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8000ec0:	2b03      	cmp	r3, #3
 8000ec2:	d003      	beq.n	8000ecc <modbus_handle_frame+0xc4>
 8000ec4:	2b06      	cmp	r3, #6
 8000ec6:	f000 80e8 	beq.w	800109a <modbus_handle_frame+0x292>
 8000eca:	e12f      	b.n	800112c <modbus_handle_frame+0x324>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8000ecc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000ed0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	3302      	adds	r3, #2
 8000ed8:	781b      	ldrb	r3, [r3, #0]
 8000eda:	b21b      	sxth	r3, r3
 8000edc:	021b      	lsls	r3, r3, #8
 8000ede:	b21a      	sxth	r2, r3
 8000ee0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000ee4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	3303      	adds	r3, #3
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	b21b      	sxth	r3, r3
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	b21b      	sxth	r3, r3
 8000ef4:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8000ef8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000efc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	3304      	adds	r3, #4
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	b21b      	sxth	r3, r3
 8000f08:	021b      	lsls	r3, r3, #8
 8000f0a:	b21a      	sxth	r2, r3
 8000f0c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f10:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	3305      	adds	r3, #5
 8000f18:	781b      	ldrb	r3, [r3, #0]
 8000f1a:	b21b      	sxth	r3, r3
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	b21b      	sxth	r3, r3
 8000f20:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > 125) {
 8000f24:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d003      	beq.n	8000f34 <modbus_handle_frame+0x12c>
 8000f2c:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8000f30:	2b7d      	cmp	r3, #125	@ 0x7d
 8000f32:	d908      	bls.n	8000f46 <modbus_handle_frame+0x13e>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8000f34:	f897 1116 	ldrb.w	r1, [r7, #278]	@ 0x116
 8000f38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000f3c:	2203      	movs	r2, #3
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f000 f99c 	bl	800127c <send_exception>
				return;
 8000f44:	e100      	b.n	8001148 <modbus_handle_frame+0x340>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8000f46:	f8b7 211e 	ldrh.w	r2, [r7, #286]	@ 0x11e
 8000f4a:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8000f4e:	4413      	add	r3, r2
 8000f50:	b29b      	uxth	r3, r3
 8000f52:	3b01      	subs	r3, #1
 8000f54:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a

			// Check if endAddress is outside the stored registers
			if (endAddress > MODBUS_REGISTER_COUNT) {
 8000f58:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8000f5c:	2b20      	cmp	r3, #32
 8000f5e:	d908      	bls.n	8000f72 <modbus_handle_frame+0x16a>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8000f60:	f897 1116 	ldrb.w	r1, [r7, #278]	@ 0x116
 8000f64:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8000f68:	2202      	movs	r2, #2
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f000 f986 	bl	800127c <send_exception>
				return;
 8000f70:	e0ea      	b.n	8001148 <modbus_handle_frame+0x340>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = MODBUS_SLAVE_ADDRESS; // the address of us
 8000f72:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f76:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8000f7e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f82:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000f86:	f897 2116 	ldrb.w	r2, [r7, #278]	@ 0x116
 8000f8a:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 8000f8c:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	005b      	lsls	r3, r3, #1
 8000f94:	b2da      	uxtb	r2, r3
 8000f96:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000f9a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000f9e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8000fa0:	2303      	movs	r3, #3
 8000fa2:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8000fac:	e02f      	b.n	800100e <modbus_handle_frame+0x206>
				responseLen++;
 8000fae:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
				responseData[responseLen] = (modbus_holding_registers[startAddress] >> 8) & 0xFF; // Extract the higher byte
 8000fb8:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8000fbc:	4a64      	ldr	r2, [pc, #400]	@ (8001150 <modbus_handle_frame+0x348>)
 8000fbe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fc2:	0a1b      	lsrs	r3, r3, #8
 8000fc4:	b29a      	uxth	r2, r3
 8000fc6:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8000fca:	b2d1      	uxtb	r1, r2
 8000fcc:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8000fd0:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8000fd4:	54d1      	strb	r1, [r2, r3]
				responseLen++;
 8000fd6:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8000fda:	3301      	adds	r3, #1
 8000fdc:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c
				responseData[responseLen] = (modbus_holding_registers[startAddress]) & 0xFF; // Extract the lower byte
 8000fe0:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8000fe4:	4a5a      	ldr	r2, [pc, #360]	@ (8001150 <modbus_handle_frame+0x348>)
 8000fe6:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000fea:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8000fee:	b2d1      	uxtb	r1, r2
 8000ff0:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8000ff4:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8000ff8:	54d1      	strb	r1, [r2, r3]

				startAddress++;
 8000ffa:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8000ffe:	3301      	adds	r3, #1
 8001000:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e
			for (int i = 0; i < regCount; i++) {
 8001004:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001008:	3301      	adds	r3, #1
 800100a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 800100e:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8001012:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001016:	429a      	cmp	r2, r3
 8001018:	dbc9      	blt.n	8000fae <modbus_handle_frame+0x1a6>
			}

			static char debug_msg[256];
			snprintf(debug_msg, sizeof(debug_msg), "DEBUG: Frame len = %u, First four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
 800101a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800101e:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8001022:	881a      	ldrh	r2, [r3, #0]
 8001024:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001028:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	4619      	mov	r1, r3
 8001032:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001036:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	3301      	adds	r3, #1
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	4618      	mov	r0, r3
 8001042:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001046:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	3302      	adds	r3, #2
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	461c      	mov	r4, r3
 8001052:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001056:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	3303      	adds	r3, #3
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	9303      	str	r3, [sp, #12]
 8001062:	9402      	str	r4, [sp, #8]
 8001064:	9001      	str	r0, [sp, #4]
 8001066:	9100      	str	r1, [sp, #0]
 8001068:	4613      	mov	r3, r2
 800106a:	4a3a      	ldr	r2, [pc, #232]	@ (8001154 <modbus_handle_frame+0x34c>)
 800106c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001070:	4839      	ldr	r0, [pc, #228]	@ (8001158 <modbus_handle_frame+0x350>)
 8001072:	f00a ff7d 	bl	800bf70 <sniprintf>
			CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));
 8001076:	4838      	ldr	r0, [pc, #224]	@ (8001158 <modbus_handle_frame+0x350>)
 8001078:	f7ff f8d2 	bl	8000220 <strlen>
 800107c:	4603      	mov	r3, r0
 800107e:	b29b      	uxth	r3, r3
 8001080:	4619      	mov	r1, r3
 8001082:	4835      	ldr	r0, [pc, #212]	@ (8001158 <modbus_handle_frame+0x350>)
 8001084:	f00a fb28 	bl	800b6d8 <CDC_Transmit_FS>

			send_response(responseData, responseLen);
 8001088:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 800108c:	f107 0308 	add.w	r3, r7, #8
 8001090:	4611      	mov	r1, r2
 8001092:	4618      	mov	r0, r3
 8001094:	f000 f8a0 	bl	80011d8 <send_response>
 8001098:	e056      	b.n	8001148 <modbus_handle_frame+0x340>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 800109a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800109e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	3302      	adds	r3, #2
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	b21b      	sxth	r3, r3
 80010aa:	021b      	lsls	r3, r3, #8
 80010ac:	b21a      	sxth	r2, r3
 80010ae:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80010b2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	3303      	adds	r3, #3
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	b21b      	sxth	r3, r3
 80010be:	4313      	orrs	r3, r2
 80010c0:	b21b      	sxth	r3, r3
 80010c2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 80010c6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80010ca:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	3304      	adds	r3, #4
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	b21b      	sxth	r3, r3
 80010d6:	021b      	lsls	r3, r3, #8
 80010d8:	b21a      	sxth	r2, r3
 80010da:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80010de:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	3305      	adds	r3, #5
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	b21b      	sxth	r3, r3
 80010ea:	4313      	orrs	r3, r2
 80010ec:	b21b      	sxth	r3, r3
 80010ee:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			if (regAddress >= MODBUS_REGISTER_COUNT) {
 80010f2:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80010f6:	2b1f      	cmp	r3, #31
 80010f8:	d908      	bls.n	800110c <modbus_handle_frame+0x304>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80010fa:	f897 1116 	ldrb.w	r1, [r7, #278]	@ 0x116
 80010fe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8001102:	2202      	movs	r2, #2
 8001104:	4618      	mov	r0, r3
 8001106:	f000 f8b9 	bl	800127c <send_exception>
				return;
 800110a:	e01d      	b.n	8001148 <modbus_handle_frame+0x340>
			}

			modbus_holding_registers[regAddress] = writeValue; // write the value to the register
 800110c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8001110:	490f      	ldr	r1, [pc, #60]	@ (8001150 <modbus_handle_frame+0x348>)
 8001112:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8001116:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			send_response(frame, 6); // Echo back the original request (to say it was successful)
 800111a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800111e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001122:	2106      	movs	r1, #6
 8001124:	6818      	ldr	r0, [r3, #0]
 8001126:	f000 f857 	bl	80011d8 <send_response>
			break;
 800112a:	e00d      	b.n	8001148 <modbus_handle_frame+0x340>
		}

		default:
			send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 800112c:	f897 1116 	ldrb.w	r1, [r7, #278]	@ 0x116
 8001130:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8001134:	2201      	movs	r2, #1
 8001136:	4618      	mov	r0, r3
 8001138:	f000 f8a0 	bl	800127c <send_exception>
			break;
 800113c:	e004      	b.n	8001148 <modbus_handle_frame+0x340>
	if (len < 6) return;
 800113e:	bf00      	nop
 8001140:	e002      	b.n	8001148 <modbus_handle_frame+0x340>
	if (address != MODBUS_SLAVE_ADDRESS) return;
 8001142:	bf00      	nop
 8001144:	e000      	b.n	8001148 <modbus_handle_frame+0x340>
		return;
 8001146:	bf00      	nop
	}
}
 8001148:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 800114c:	46bd      	mov	sp, r7
 800114e:	bd90      	pop	{r4, r7, pc}
 8001150:	20000448 	.word	0x20000448
 8001154:	0800c8f8 	.word	0x0800c8f8
 8001158:	20000488 	.word	0x20000488

0800115c <modbus_crc16>:
	return modbus_holding_registers;
}

// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
static uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 800115c:	b480      	push	{r7}
 800115e:	b085      	sub	sp, #20
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	460b      	mov	r3, r1
 8001166:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8001168:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800116c:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 800116e:	2300      	movs	r3, #0
 8001170:	81bb      	strh	r3, [r7, #12]
 8001172:	e026      	b.n	80011c2 <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8001174:	89bb      	ldrh	r3, [r7, #12]
 8001176:	687a      	ldr	r2, [r7, #4]
 8001178:	4413      	add	r3, r2
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	461a      	mov	r2, r3
 800117e:	89fb      	ldrh	r3, [r7, #14]
 8001180:	4053      	eors	r3, r2
 8001182:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8001184:	2300      	movs	r3, #0
 8001186:	72fb      	strb	r3, [r7, #11]
 8001188:	e015      	b.n	80011b6 <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 800118a:	89fb      	ldrh	r3, [r7, #14]
 800118c:	f003 0301 	and.w	r3, r3, #1
 8001190:	2b00      	cmp	r3, #0
 8001192:	d00a      	beq.n	80011aa <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8001194:	89fb      	ldrh	r3, [r7, #14]
 8001196:	085b      	lsrs	r3, r3, #1
 8001198:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 800119a:	89fb      	ldrh	r3, [r7, #14]
 800119c:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 80011a0:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 80011a4:	43db      	mvns	r3, r3
 80011a6:	81fb      	strh	r3, [r7, #14]
 80011a8:	e002      	b.n	80011b0 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 80011aa:	89fb      	ldrh	r3, [r7, #14]
 80011ac:	085b      	lsrs	r3, r3, #1
 80011ae:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 80011b0:	7afb      	ldrb	r3, [r7, #11]
 80011b2:	3301      	adds	r3, #1
 80011b4:	72fb      	strb	r3, [r7, #11]
 80011b6:	7afb      	ldrb	r3, [r7, #11]
 80011b8:	2b07      	cmp	r3, #7
 80011ba:	d9e6      	bls.n	800118a <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 80011bc:	89bb      	ldrh	r3, [r7, #12]
 80011be:	3301      	adds	r3, #1
 80011c0:	81bb      	strh	r3, [r7, #12]
 80011c2:	89ba      	ldrh	r2, [r7, #12]
 80011c4:	887b      	ldrh	r3, [r7, #2]
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d3d4      	bcc.n	8001174 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 80011ca:	89fb      	ldrh	r3, [r7, #14]
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	3714      	adds	r7, #20
 80011d0:	46bd      	mov	sp, r7
 80011d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d6:	4770      	bx	lr

080011d8 <send_response>:

// Send the response over RS485
static void send_response(uint8_t* frame, uint16_t len) {
 80011d8:	b590      	push	{r4, r7, lr}
 80011da:	b089      	sub	sp, #36	@ 0x24
 80011dc:	af04      	add	r7, sp, #16
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	460b      	mov	r3, r1
 80011e2:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 80011e4:	887b      	ldrh	r3, [r7, #2]
 80011e6:	4619      	mov	r1, r3
 80011e8:	6878      	ldr	r0, [r7, #4]
 80011ea:	f7ff ffb7 	bl	800115c <modbus_crc16>
 80011ee:	4603      	mov	r3, r0
 80011f0:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 80011f2:	887b      	ldrh	r3, [r7, #2]
 80011f4:	1c5a      	adds	r2, r3, #1
 80011f6:	807a      	strh	r2, [r7, #2]
 80011f8:	461a      	mov	r2, r3
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	4413      	add	r3, r2
 80011fe:	89fa      	ldrh	r2, [r7, #14]
 8001200:	b2d2      	uxtb	r2, r2
 8001202:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8001204:	89fb      	ldrh	r3, [r7, #14]
 8001206:	0a1b      	lsrs	r3, r3, #8
 8001208:	b29a      	uxth	r2, r3
 800120a:	887b      	ldrh	r3, [r7, #2]
 800120c:	1c59      	adds	r1, r3, #1
 800120e:	8079      	strh	r1, [r7, #2]
 8001210:	4619      	mov	r1, r3
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	440b      	add	r3, r1
 8001216:	b2d2      	uxtb	r2, r2
 8001218:	701a      	strb	r2, [r3, #0]

	//debug
	static char debug_msg_response[256];
	snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
 800121a:	887a      	ldrh	r2, [r7, #2]
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	4619      	mov	r1, r3
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	3301      	adds	r3, #1
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	4618      	mov	r0, r3
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	3302      	adds	r3, #2
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	461c      	mov	r4, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	3303      	adds	r3, #3
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	9303      	str	r3, [sp, #12]
 800123a:	9402      	str	r4, [sp, #8]
 800123c:	9001      	str	r0, [sp, #4]
 800123e:	9100      	str	r1, [sp, #0]
 8001240:	4613      	mov	r3, r2
 8001242:	4a0c      	ldr	r2, [pc, #48]	@ (8001274 <send_response+0x9c>)
 8001244:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001248:	480b      	ldr	r0, [pc, #44]	@ (8001278 <send_response+0xa0>)
 800124a:	f00a fe91 	bl	800bf70 <sniprintf>
	CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));
 800124e:	480a      	ldr	r0, [pc, #40]	@ (8001278 <send_response+0xa0>)
 8001250:	f7fe ffe6 	bl	8000220 <strlen>
 8001254:	4603      	mov	r3, r0
 8001256:	b29b      	uxth	r3, r3
 8001258:	4619      	mov	r1, r3
 800125a:	4807      	ldr	r0, [pc, #28]	@ (8001278 <send_response+0xa0>)
 800125c:	f00a fa3c 	bl	800b6d8 <CDC_Transmit_FS>

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8001260:	887b      	ldrh	r3, [r7, #2]
 8001262:	4619      	mov	r1, r3
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	f000 f869 	bl	800133c <RS485_Transmit>
}
 800126a:	bf00      	nop
 800126c:	3714      	adds	r7, #20
 800126e:	46bd      	mov	sp, r7
 8001270:	bd90      	pop	{r4, r7, pc}
 8001272:	bf00      	nop
 8001274:	0800c93c 	.word	0x0800c93c
 8001278:	20000588 	.word	0x20000588

0800127c <send_exception>:

// Send the exception over RS485
static void send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 800127c:	b580      	push	{r7, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	af00      	add	r7, sp, #0
 8001282:	4603      	mov	r3, r0
 8001284:	71fb      	strb	r3, [r7, #7]
 8001286:	460b      	mov	r3, r1
 8001288:	71bb      	strb	r3, [r7, #6]
 800128a:	4613      	mov	r3, r2
 800128c:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[3]; // length is only 3 bytes (address|function|exception)
	exceptionFrame[0] = address;
 800128e:	79fb      	ldrb	r3, [r7, #7]
 8001290:	733b      	strb	r3, [r7, #12]
	exceptionFrame[1] = function;
 8001292:	79bb      	ldrb	r3, [r7, #6]
 8001294:	737b      	strb	r3, [r7, #13]
	exceptionFrame[2] = exception;
 8001296:	797b      	ldrb	r3, [r7, #5]
 8001298:	73bb      	strb	r3, [r7, #14]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 3);
 800129a:	f107 030c 	add.w	r3, r7, #12
 800129e:	2103      	movs	r1, #3
 80012a0:	4618      	mov	r0, r3
 80012a2:	f000 f84b 	bl	800133c <RS485_Transmit>
}
 80012a6:	bf00      	nop
 80012a8:	3710      	adds	r7, #16
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
	...

080012b0 <RS485_SetTransmitMode>:
static volatile uint16_t RS485_ReceivedLength = 0;

static volatile bool RS485_TxInProgress = false;


void RS485_SetTransmitMode(void) {
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 80012b4:	4b04      	ldr	r3, [pc, #16]	@ (80012c8 <RS485_SetTransmitMode+0x18>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a04      	ldr	r2, [pc, #16]	@ (80012cc <RS485_SetTransmitMode+0x1c>)
 80012ba:	8811      	ldrh	r1, [r2, #0]
 80012bc:	2201      	movs	r2, #1
 80012be:	4618      	mov	r0, r3
 80012c0:	f001 fc6a 	bl	8002b98 <HAL_GPIO_WritePin>
}
 80012c4:	bf00      	nop
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	20000688 	.word	0x20000688
 80012cc:	2000068c 	.word	0x2000068c

080012d0 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 80012d4:	4b04      	ldr	r3, [pc, #16]	@ (80012e8 <RS485_SetReceiveMode+0x18>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4a04      	ldr	r2, [pc, #16]	@ (80012ec <RS485_SetReceiveMode+0x1c>)
 80012da:	8811      	ldrh	r1, [r2, #0]
 80012dc:	2200      	movs	r2, #0
 80012de:	4618      	mov	r0, r3
 80012e0:	f001 fc5a 	bl	8002b98 <HAL_GPIO_WritePin>
}
 80012e4:	bf00      	nop
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	20000688 	.word	0x20000688
 80012ec:	2000068c 	.word	0x2000068c

080012f0 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
 80012f8:	460b      	mov	r3, r1
 80012fa:	807b      	strh	r3, [r7, #2]
	RS485_TxInProgress = false;
 80012fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001328 <RS485_Setup+0x38>)
 80012fe:	2200      	movs	r2, #0
 8001300:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8001302:	4a0a      	ldr	r2, [pc, #40]	@ (800132c <RS485_Setup+0x3c>)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8001308:	4a09      	ldr	r2, [pc, #36]	@ (8001330 <RS485_Setup+0x40>)
 800130a:	887b      	ldrh	r3, [r7, #2]
 800130c:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 800130e:	f7ff ffdf 	bl	80012d0 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8001312:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001316:	4907      	ldr	r1, [pc, #28]	@ (8001334 <RS485_Setup+0x44>)
 8001318:	4807      	ldr	r0, [pc, #28]	@ (8001338 <RS485_Setup+0x48>)
 800131a:	f006 fcd6 	bl	8007cca <HAL_UARTEx_ReceiveToIdle_DMA>
}
 800131e:	bf00      	nop
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	20000792 	.word	0x20000792
 800132c:	20000688 	.word	0x20000688
 8001330:	2000068c 	.word	0x2000068c
 8001334:	20000690 	.word	0x20000690
 8001338:	200002f0 	.word	0x200002f0

0800133c <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	460b      	mov	r3, r1
 8001346:	807b      	strh	r3, [r7, #2]
    if (RS485_TxInProgress) {
 8001348:	4b22      	ldr	r3, [pc, #136]	@ (80013d4 <RS485_Transmit+0x98>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	b2db      	uxtb	r3, r3
 800134e:	2b00      	cmp	r3, #0
 8001350:	d13b      	bne.n	80013ca <RS485_Transmit+0x8e>
    	// TODO: Implement queue of transmits
    	return;
    }

    if (huart2.gState != HAL_UART_STATE_READY || huart2.ErrorCode != HAL_UART_ERROR_NONE) {
 8001352:	4b21      	ldr	r3, [pc, #132]	@ (80013d8 <RS485_Transmit+0x9c>)
 8001354:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001358:	2b20      	cmp	r3, #32
 800135a:	d104      	bne.n	8001366 <RS485_Transmit+0x2a>
 800135c:	4b1e      	ldr	r3, [pc, #120]	@ (80013d8 <RS485_Transmit+0x9c>)
 800135e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001362:	2b00      	cmp	r3, #0
 8001364:	d005      	beq.n	8001372 <RS485_Transmit+0x36>
    	// Reset UART
		HAL_UART_Abort(&huart2);
 8001366:	481c      	ldr	r0, [pc, #112]	@ (80013d8 <RS485_Transmit+0x9c>)
 8001368:	f004 ffd4 	bl	8006314 <HAL_UART_Abort>
		HAL_UART_Init(&huart2);
 800136c:	481a      	ldr	r0, [pc, #104]	@ (80013d8 <RS485_Transmit+0x9c>)
 800136e:	f004 ff01 	bl	8006174 <HAL_UART_Init>
	}

    RS485_TxInProgress = true;
 8001372:	4b18      	ldr	r3, [pc, #96]	@ (80013d4 <RS485_Transmit+0x98>)
 8001374:	2201      	movs	r2, #1
 8001376:	701a      	strb	r2, [r3, #0]
	RS485_SetTransmitMode();
 8001378:	f7ff ff9a 	bl	80012b0 <RS485_SetTransmitMode>

	// Enable TC interrupt
	__HAL_UART_ENABLE_IT(&huart2, UART_IT_TC);
 800137c:	4b16      	ldr	r3, [pc, #88]	@ (80013d8 <RS485_Transmit+0x9c>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	4b15      	ldr	r3, [pc, #84]	@ (80013d8 <RS485_Transmit+0x9c>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800138a:	601a      	str	r2, [r3, #0]

	// Transmit and store the status of it
	HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart2, data, len);
 800138c:	887b      	ldrh	r3, [r7, #2]
 800138e:	461a      	mov	r2, r3
 8001390:	6879      	ldr	r1, [r7, #4]
 8001392:	4811      	ldr	r0, [pc, #68]	@ (80013d8 <RS485_Transmit+0x9c>)
 8001394:	f004 ff3e 	bl	8006214 <HAL_UART_Transmit_DMA>
 8001398:	4603      	mov	r3, r0
 800139a:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_OK) {
 800139c:	7bfb      	ldrb	r3, [r7, #15]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d014      	beq.n	80013cc <RS485_Transmit+0x90>
		// UART TX DMA Error - switch back to receiving
		RS485_SetReceiveMode();
 80013a2:	f7ff ff95 	bl	80012d0 <RS485_SetReceiveMode>
		RS485_TxInProgress = false;
 80013a6:	4b0b      	ldr	r3, [pc, #44]	@ (80013d4 <RS485_Transmit+0x98>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	701a      	strb	r2, [r3, #0]
		__HAL_UART_DISABLE_IT(&huart2, UART_IT_TC);
 80013ac:	4b0a      	ldr	r3, [pc, #40]	@ (80013d8 <RS485_Transmit+0x9c>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	4b09      	ldr	r3, [pc, #36]	@ (80013d8 <RS485_Transmit+0x9c>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80013ba:	601a      	str	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80013bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013c0:	4906      	ldr	r1, [pc, #24]	@ (80013dc <RS485_Transmit+0xa0>)
 80013c2:	4805      	ldr	r0, [pc, #20]	@ (80013d8 <RS485_Transmit+0x9c>)
 80013c4:	f006 fc81 	bl	8007cca <HAL_UARTEx_ReceiveToIdle_DMA>
 80013c8:	e000      	b.n	80013cc <RS485_Transmit+0x90>
    	return;
 80013ca:	bf00      	nop
	}
}
 80013cc:	3710      	adds	r7, #16
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	20000792 	.word	0x20000792
 80013d8:	200002f0 	.word	0x200002f0
 80013dc:	20000690 	.word	0x20000690

080013e0 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 80013e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80013e4:	b085      	sub	sp, #20
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	6078      	str	r0, [r7, #4]
 80013ea:	460b      	mov	r3, r1
 80013ec:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART2) {
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4a23      	ldr	r2, [pc, #140]	@ (8001480 <HAL_UARTEx_RxEventCallback+0xa0>)
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d13d      	bne.n	8001474 <HAL_UARTEx_RxEventCallback+0x94>
 80013f8:	466b      	mov	r3, sp
 80013fa:	461e      	mov	r6, r3
		RS485_ReceivedLength = size;
 80013fc:	4a21      	ldr	r2, [pc, #132]	@ (8001484 <HAL_UARTEx_RxEventCallback+0xa4>)
 80013fe:	887b      	ldrh	r3, [r7, #2]
 8001400:	8013      	strh	r3, [r2, #0]
			RS485_DMA_BUFFER[RS485_ReceivedLength] = '\0';
			usb_serial_println((char*)RS485_DMA_BUFFER);
		}*/

		// Copy the received data into a new buffer for safe processing
		uint8_t frame[size];
 8001402:	8879      	ldrh	r1, [r7, #2]
 8001404:	460b      	mov	r3, r1
 8001406:	3b01      	subs	r3, #1
 8001408:	60fb      	str	r3, [r7, #12]
 800140a:	b28b      	uxth	r3, r1
 800140c:	2200      	movs	r2, #0
 800140e:	4698      	mov	r8, r3
 8001410:	4691      	mov	r9, r2
 8001412:	f04f 0200 	mov.w	r2, #0
 8001416:	f04f 0300 	mov.w	r3, #0
 800141a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800141e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001422:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001426:	b28b      	uxth	r3, r1
 8001428:	2200      	movs	r2, #0
 800142a:	461c      	mov	r4, r3
 800142c:	4615      	mov	r5, r2
 800142e:	f04f 0200 	mov.w	r2, #0
 8001432:	f04f 0300 	mov.w	r3, #0
 8001436:	00eb      	lsls	r3, r5, #3
 8001438:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800143c:	00e2      	lsls	r2, r4, #3
 800143e:	460b      	mov	r3, r1
 8001440:	3307      	adds	r3, #7
 8001442:	08db      	lsrs	r3, r3, #3
 8001444:	00db      	lsls	r3, r3, #3
 8001446:	ebad 0d03 	sub.w	sp, sp, r3
 800144a:	466b      	mov	r3, sp
 800144c:	3300      	adds	r3, #0
 800144e:	60bb      	str	r3, [r7, #8]
		memcpy(frame, RS485_DMA_BUFFER, size);
 8001450:	887b      	ldrh	r3, [r7, #2]
 8001452:	461a      	mov	r2, r3
 8001454:	490c      	ldr	r1, [pc, #48]	@ (8001488 <HAL_UARTEx_RxEventCallback+0xa8>)
 8001456:	68b8      	ldr	r0, [r7, #8]
 8001458:	f00a fdf4 	bl	800c044 <memcpy>

		// Handle the frame with modbus
		modbus_handle_frame(frame, size);
 800145c:	887b      	ldrh	r3, [r7, #2]
 800145e:	4619      	mov	r1, r3
 8001460:	68b8      	ldr	r0, [r7, #8]
 8001462:	f7ff fcd1 	bl	8000e08 <modbus_handle_frame>

		// Ready for next reception
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8001466:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800146a:	4907      	ldr	r1, [pc, #28]	@ (8001488 <HAL_UARTEx_RxEventCallback+0xa8>)
 800146c:	4807      	ldr	r0, [pc, #28]	@ (800148c <HAL_UARTEx_RxEventCallback+0xac>)
 800146e:	f006 fc2c 	bl	8007cca <HAL_UARTEx_ReceiveToIdle_DMA>
 8001472:	46b5      	mov	sp, r6
	}
}
 8001474:	bf00      	nop
 8001476:	3714      	adds	r7, #20
 8001478:	46bd      	mov	sp, r7
 800147a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800147e:	bf00      	nop
 8001480:	40004400 	.word	0x40004400
 8001484:	20000790 	.word	0x20000790
 8001488:	20000690 	.word	0x20000690
 800148c:	200002f0 	.word	0x200002f0

08001490 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
    		// Restart DMA receive
    		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
    	}*/
    	// DMA Completion (data transferred to UART TDR) does nothing here
    //}
}
 8001498:	bf00      	nop
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr

080014a4 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 80014a8:	f7ff ff12 	bl	80012d0 <RS485_SetReceiveMode>
	RS485_TxInProgress = false;
 80014ac:	4b05      	ldr	r3, [pc, #20]	@ (80014c4 <RS485_TCCallback+0x20>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	701a      	strb	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80014b2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014b6:	4904      	ldr	r1, [pc, #16]	@ (80014c8 <RS485_TCCallback+0x24>)
 80014b8:	4804      	ldr	r0, [pc, #16]	@ (80014cc <RS485_TCCallback+0x28>)
 80014ba:	f006 fc06 	bl	8007cca <HAL_UARTEx_ReceiveToIdle_DMA>
        RS485_TCCallback();
    }

    // REMEMBER TO INCLUDE RS485.h: #include "rs485/rs485.h"
    */
}
 80014be:	bf00      	nop
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	20000792 	.word	0x20000792
 80014c8:	20000690 	.word	0x20000690
 80014cc:	200002f0 	.word	0x200002f0

080014d0 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 80014d8:	f000 fd60 	bl	8001f9c <HAL_GetTick>
 80014dc:	4603      	mov	r3, r0
 80014de:	4a04      	ldr	r2, [pc, #16]	@ (80014f0 <SPI_Timer_On+0x20>)
 80014e0:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 80014e2:	4a04      	ldr	r2, [pc, #16]	@ (80014f4 <SPI_Timer_On+0x24>)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6013      	str	r3, [r2, #0]
}
 80014e8:	bf00      	nop
 80014ea:	3708      	adds	r7, #8
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	20000794 	.word	0x20000794
 80014f4:	20000798 	.word	0x20000798

080014f8 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80014fc:	f000 fd4e 	bl	8001f9c <HAL_GetTick>
 8001500:	4602      	mov	r2, r0
 8001502:	4b06      	ldr	r3, [pc, #24]	@ (800151c <SPI_Timer_Status+0x24>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	1ad2      	subs	r2, r2, r3
 8001508:	4b05      	ldr	r3, [pc, #20]	@ (8001520 <SPI_Timer_Status+0x28>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	429a      	cmp	r2, r3
 800150e:	bf34      	ite	cc
 8001510:	2301      	movcc	r3, #1
 8001512:	2300      	movcs	r3, #0
 8001514:	b2db      	uxtb	r3, r3
}
 8001516:	4618      	mov	r0, r3
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	20000794 	.word	0x20000794
 8001520:	20000798 	.word	0x20000798

08001524 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b086      	sub	sp, #24
 8001528:	af02      	add	r7, sp, #8
 800152a:	4603      	mov	r3, r0
 800152c:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800152e:	f107 020f 	add.w	r2, r7, #15
 8001532:	1df9      	adds	r1, r7, #7
 8001534:	2332      	movs	r3, #50	@ 0x32
 8001536:	9300      	str	r3, [sp, #0]
 8001538:	2301      	movs	r3, #1
 800153a:	4804      	ldr	r0, [pc, #16]	@ (800154c <xchg_spi+0x28>)
 800153c:	f004 fa97 	bl	8005a6e <HAL_SPI_TransmitReceive>
    return rxDat;
 8001540:	7bfb      	ldrb	r3, [r7, #15]
}
 8001542:	4618      	mov	r0, r3
 8001544:	3710      	adds	r7, #16
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	2000028c 	.word	0x2000028c

08001550 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8001550:	b590      	push	{r4, r7, lr}
 8001552:	b085      	sub	sp, #20
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800155a:	2300      	movs	r3, #0
 800155c:	60fb      	str	r3, [r7, #12]
 800155e:	e00a      	b.n	8001576 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8001560:	687a      	ldr	r2, [r7, #4]
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	18d4      	adds	r4, r2, r3
 8001566:	20ff      	movs	r0, #255	@ 0xff
 8001568:	f7ff ffdc 	bl	8001524 <xchg_spi>
 800156c:	4603      	mov	r3, r0
 800156e:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	3301      	adds	r3, #1
 8001574:	60fb      	str	r3, [r7, #12]
 8001576:	68fa      	ldr	r2, [r7, #12]
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	429a      	cmp	r2, r3
 800157c:	d3f0      	bcc.n	8001560 <rcvr_spi_multi+0x10>
	}
}
 800157e:	bf00      	nop
 8001580:	bf00      	nop
 8001582:	3714      	adds	r7, #20
 8001584:	46bd      	mov	sp, r7
 8001586:	bd90      	pop	{r4, r7, pc}

08001588 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
 8001590:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	b29a      	uxth	r2, r3
 8001596:	f04f 33ff 	mov.w	r3, #4294967295
 800159a:	6879      	ldr	r1, [r7, #4]
 800159c:	4803      	ldr	r0, [pc, #12]	@ (80015ac <xmit_spi_multi+0x24>)
 800159e:	f004 f8f0 	bl	8005782 <HAL_SPI_Transmit>
}
 80015a2:	bf00      	nop
 80015a4:	3708      	adds	r7, #8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	2000028c 	.word	0x2000028c

080015b0 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b086      	sub	sp, #24
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 80015b8:	f000 fcf0 	bl	8001f9c <HAL_GetTick>
 80015bc:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 80015c2:	20ff      	movs	r0, #255	@ 0xff
 80015c4:	f7ff ffae 	bl	8001524 <xchg_spi>
 80015c8:	4603      	mov	r3, r0
 80015ca:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 80015cc:	7bfb      	ldrb	r3, [r7, #15]
 80015ce:	2bff      	cmp	r3, #255	@ 0xff
 80015d0:	d007      	beq.n	80015e2 <wait_ready+0x32>
 80015d2:	f000 fce3 	bl	8001f9c <HAL_GetTick>
 80015d6:	4602      	mov	r2, r0
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	1ad3      	subs	r3, r2, r3
 80015dc:	693a      	ldr	r2, [r7, #16]
 80015de:	429a      	cmp	r2, r3
 80015e0:	d8ef      	bhi.n	80015c2 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 80015e2:	7bfb      	ldrb	r3, [r7, #15]
 80015e4:	2bff      	cmp	r3, #255	@ 0xff
 80015e6:	bf0c      	ite	eq
 80015e8:	2301      	moveq	r3, #1
 80015ea:	2300      	movne	r3, #0
 80015ec:	b2db      	uxtb	r3, r3
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3718      	adds	r7, #24
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
	...

080015f8 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 80015fc:	2201      	movs	r2, #1
 80015fe:	2110      	movs	r1, #16
 8001600:	4803      	ldr	r0, [pc, #12]	@ (8001610 <despiselect+0x18>)
 8001602:	f001 fac9 	bl	8002b98 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8001606:	20ff      	movs	r0, #255	@ 0xff
 8001608:	f7ff ff8c 	bl	8001524 <xchg_spi>

}
 800160c:	bf00      	nop
 800160e:	bd80      	pop	{r7, pc}
 8001610:	48000800 	.word	0x48000800

08001614 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8001618:	2200      	movs	r2, #0
 800161a:	2110      	movs	r1, #16
 800161c:	4809      	ldr	r0, [pc, #36]	@ (8001644 <spiselect+0x30>)
 800161e:	f001 fabb 	bl	8002b98 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8001622:	20ff      	movs	r0, #255	@ 0xff
 8001624:	f7ff ff7e 	bl	8001524 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8001628:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800162c:	f7ff ffc0 	bl	80015b0 <wait_ready>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <spiselect+0x26>
 8001636:	2301      	movs	r3, #1
 8001638:	e002      	b.n	8001640 <spiselect+0x2c>

	despiselect();
 800163a:	f7ff ffdd 	bl	80015f8 <despiselect>
	return 0;	/* Timeout */
 800163e:	2300      	movs	r3, #0
}
 8001640:	4618      	mov	r0, r3
 8001642:	bd80      	pop	{r7, pc}
 8001644:	48000800 	.word	0x48000800

08001648 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8001652:	20c8      	movs	r0, #200	@ 0xc8
 8001654:	f7ff ff3c 	bl	80014d0 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8001658:	20ff      	movs	r0, #255	@ 0xff
 800165a:	f7ff ff63 	bl	8001524 <xchg_spi>
 800165e:	4603      	mov	r3, r0
 8001660:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8001662:	7bfb      	ldrb	r3, [r7, #15]
 8001664:	2bff      	cmp	r3, #255	@ 0xff
 8001666:	d104      	bne.n	8001672 <rcvr_datablock+0x2a>
 8001668:	f7ff ff46 	bl	80014f8 <SPI_Timer_Status>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d1f2      	bne.n	8001658 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8001672:	7bfb      	ldrb	r3, [r7, #15]
 8001674:	2bfe      	cmp	r3, #254	@ 0xfe
 8001676:	d001      	beq.n	800167c <rcvr_datablock+0x34>
 8001678:	2300      	movs	r3, #0
 800167a:	e00a      	b.n	8001692 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 800167c:	6839      	ldr	r1, [r7, #0]
 800167e:	6878      	ldr	r0, [r7, #4]
 8001680:	f7ff ff66 	bl	8001550 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8001684:	20ff      	movs	r0, #255	@ 0xff
 8001686:	f7ff ff4d 	bl	8001524 <xchg_spi>
 800168a:	20ff      	movs	r0, #255	@ 0xff
 800168c:	f7ff ff4a 	bl	8001524 <xchg_spi>

	return 1;						/* Function succeeded */
 8001690:	2301      	movs	r3, #1
}
 8001692:	4618      	mov	r0, r3
 8001694:	3710      	adds	r7, #16
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}

0800169a <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800169a:	b580      	push	{r7, lr}
 800169c:	b084      	sub	sp, #16
 800169e:	af00      	add	r7, sp, #0
 80016a0:	6078      	str	r0, [r7, #4]
 80016a2:	460b      	mov	r3, r1
 80016a4:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 80016a6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80016aa:	f7ff ff81 	bl	80015b0 <wait_ready>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d101      	bne.n	80016b8 <xmit_datablock+0x1e>
 80016b4:	2300      	movs	r3, #0
 80016b6:	e01e      	b.n	80016f6 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 80016b8:	78fb      	ldrb	r3, [r7, #3]
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7ff ff32 	bl	8001524 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 80016c0:	78fb      	ldrb	r3, [r7, #3]
 80016c2:	2bfd      	cmp	r3, #253	@ 0xfd
 80016c4:	d016      	beq.n	80016f4 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 80016c6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016ca:	6878      	ldr	r0, [r7, #4]
 80016cc:	f7ff ff5c 	bl	8001588 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 80016d0:	20ff      	movs	r0, #255	@ 0xff
 80016d2:	f7ff ff27 	bl	8001524 <xchg_spi>
 80016d6:	20ff      	movs	r0, #255	@ 0xff
 80016d8:	f7ff ff24 	bl	8001524 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 80016dc:	20ff      	movs	r0, #255	@ 0xff
 80016de:	f7ff ff21 	bl	8001524 <xchg_spi>
 80016e2:	4603      	mov	r3, r0
 80016e4:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 80016e6:	7bfb      	ldrb	r3, [r7, #15]
 80016e8:	f003 031f 	and.w	r3, r3, #31
 80016ec:	2b05      	cmp	r3, #5
 80016ee:	d001      	beq.n	80016f4 <xmit_datablock+0x5a>
 80016f0:	2300      	movs	r3, #0
 80016f2:	e000      	b.n	80016f6 <xmit_datablock+0x5c>
	}
	return 1;
 80016f4:	2301      	movs	r3, #1
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3710      	adds	r7, #16
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}

080016fe <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80016fe:	b580      	push	{r7, lr}
 8001700:	b084      	sub	sp, #16
 8001702:	af00      	add	r7, sp, #0
 8001704:	4603      	mov	r3, r0
 8001706:	6039      	str	r1, [r7, #0]
 8001708:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800170a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800170e:	2b00      	cmp	r3, #0
 8001710:	da0e      	bge.n	8001730 <send_cmd+0x32>
		cmd &= 0x7F;
 8001712:	79fb      	ldrb	r3, [r7, #7]
 8001714:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001718:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800171a:	2100      	movs	r1, #0
 800171c:	2037      	movs	r0, #55	@ 0x37
 800171e:	f7ff ffee 	bl	80016fe <send_cmd>
 8001722:	4603      	mov	r3, r0
 8001724:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8001726:	7bbb      	ldrb	r3, [r7, #14]
 8001728:	2b01      	cmp	r3, #1
 800172a:	d901      	bls.n	8001730 <send_cmd+0x32>
 800172c:	7bbb      	ldrb	r3, [r7, #14]
 800172e:	e051      	b.n	80017d4 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8001730:	79fb      	ldrb	r3, [r7, #7]
 8001732:	2b0c      	cmp	r3, #12
 8001734:	d008      	beq.n	8001748 <send_cmd+0x4a>
		despiselect();
 8001736:	f7ff ff5f 	bl	80015f8 <despiselect>
		if (!spiselect()) return 0xFF;
 800173a:	f7ff ff6b 	bl	8001614 <spiselect>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d101      	bne.n	8001748 <send_cmd+0x4a>
 8001744:	23ff      	movs	r3, #255	@ 0xff
 8001746:	e045      	b.n	80017d4 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8001748:	79fb      	ldrb	r3, [r7, #7]
 800174a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800174e:	b2db      	uxtb	r3, r3
 8001750:	4618      	mov	r0, r3
 8001752:	f7ff fee7 	bl	8001524 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	0e1b      	lsrs	r3, r3, #24
 800175a:	b2db      	uxtb	r3, r3
 800175c:	4618      	mov	r0, r3
 800175e:	f7ff fee1 	bl	8001524 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	0c1b      	lsrs	r3, r3, #16
 8001766:	b2db      	uxtb	r3, r3
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff fedb 	bl	8001524 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	0a1b      	lsrs	r3, r3, #8
 8001772:	b2db      	uxtb	r3, r3
 8001774:	4618      	mov	r0, r3
 8001776:	f7ff fed5 	bl	8001524 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	b2db      	uxtb	r3, r3
 800177e:	4618      	mov	r0, r3
 8001780:	f7ff fed0 	bl	8001524 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8001784:	2301      	movs	r3, #1
 8001786:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8001788:	79fb      	ldrb	r3, [r7, #7]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d101      	bne.n	8001792 <send_cmd+0x94>
 800178e:	2395      	movs	r3, #149	@ 0x95
 8001790:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8001792:	79fb      	ldrb	r3, [r7, #7]
 8001794:	2b08      	cmp	r3, #8
 8001796:	d101      	bne.n	800179c <send_cmd+0x9e>
 8001798:	2387      	movs	r3, #135	@ 0x87
 800179a:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800179c:	7bfb      	ldrb	r3, [r7, #15]
 800179e:	4618      	mov	r0, r3
 80017a0:	f7ff fec0 	bl	8001524 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 80017a4:	79fb      	ldrb	r3, [r7, #7]
 80017a6:	2b0c      	cmp	r3, #12
 80017a8:	d102      	bne.n	80017b0 <send_cmd+0xb2>
 80017aa:	20ff      	movs	r0, #255	@ 0xff
 80017ac:	f7ff feba 	bl	8001524 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 80017b0:	230a      	movs	r3, #10
 80017b2:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 80017b4:	20ff      	movs	r0, #255	@ 0xff
 80017b6:	f7ff feb5 	bl	8001524 <xchg_spi>
 80017ba:	4603      	mov	r3, r0
 80017bc:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 80017be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	da05      	bge.n	80017d2 <send_cmd+0xd4>
 80017c6:	7bfb      	ldrb	r3, [r7, #15]
 80017c8:	3b01      	subs	r3, #1
 80017ca:	73fb      	strb	r3, [r7, #15]
 80017cc:	7bfb      	ldrb	r3, [r7, #15]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d1f0      	bne.n	80017b4 <send_cmd+0xb6>

	return res;							/* Return received response */
 80017d2:	7bbb      	ldrb	r3, [r7, #14]
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	3710      	adds	r7, #16
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}

080017dc <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80017dc:	b590      	push	{r4, r7, lr}
 80017de:	b085      	sub	sp, #20
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4603      	mov	r3, r0
 80017e4:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80017e6:	79fb      	ldrb	r3, [r7, #7]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <USER_SPI_initialize+0x14>
 80017ec:	2301      	movs	r3, #1
 80017ee:	e0d4      	b.n	800199a <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80017f0:	4b6c      	ldr	r3, [pc, #432]	@ (80019a4 <USER_SPI_initialize+0x1c8>)
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	f003 0302 	and.w	r3, r3, #2
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d003      	beq.n	8001806 <USER_SPI_initialize+0x2a>
 80017fe:	4b69      	ldr	r3, [pc, #420]	@ (80019a4 <USER_SPI_initialize+0x1c8>)
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	b2db      	uxtb	r3, r3
 8001804:	e0c9      	b.n	800199a <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 8001806:	4b68      	ldr	r3, [pc, #416]	@ (80019a8 <USER_SPI_initialize+0x1cc>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	4b66      	ldr	r3, [pc, #408]	@ (80019a8 <USER_SPI_initialize+0x1cc>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 8001814:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8001816:	230a      	movs	r3, #10
 8001818:	73fb      	strb	r3, [r7, #15]
 800181a:	e005      	b.n	8001828 <USER_SPI_initialize+0x4c>
 800181c:	20ff      	movs	r0, #255	@ 0xff
 800181e:	f7ff fe81 	bl	8001524 <xchg_spi>
 8001822:	7bfb      	ldrb	r3, [r7, #15]
 8001824:	3b01      	subs	r3, #1
 8001826:	73fb      	strb	r3, [r7, #15]
 8001828:	7bfb      	ldrb	r3, [r7, #15]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d1f6      	bne.n	800181c <USER_SPI_initialize+0x40>

	ty = 0;
 800182e:	2300      	movs	r3, #0
 8001830:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8001832:	2100      	movs	r1, #0
 8001834:	2000      	movs	r0, #0
 8001836:	f7ff ff62 	bl	80016fe <send_cmd>
 800183a:	4603      	mov	r3, r0
 800183c:	2b01      	cmp	r3, #1
 800183e:	f040 808b 	bne.w	8001958 <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8001842:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001846:	f7ff fe43 	bl	80014d0 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800184a:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800184e:	2008      	movs	r0, #8
 8001850:	f7ff ff55 	bl	80016fe <send_cmd>
 8001854:	4603      	mov	r3, r0
 8001856:	2b01      	cmp	r3, #1
 8001858:	d151      	bne.n	80018fe <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800185a:	2300      	movs	r3, #0
 800185c:	73fb      	strb	r3, [r7, #15]
 800185e:	e00d      	b.n	800187c <USER_SPI_initialize+0xa0>
 8001860:	7bfc      	ldrb	r4, [r7, #15]
 8001862:	20ff      	movs	r0, #255	@ 0xff
 8001864:	f7ff fe5e 	bl	8001524 <xchg_spi>
 8001868:	4603      	mov	r3, r0
 800186a:	461a      	mov	r2, r3
 800186c:	f104 0310 	add.w	r3, r4, #16
 8001870:	443b      	add	r3, r7
 8001872:	f803 2c08 	strb.w	r2, [r3, #-8]
 8001876:	7bfb      	ldrb	r3, [r7, #15]
 8001878:	3301      	adds	r3, #1
 800187a:	73fb      	strb	r3, [r7, #15]
 800187c:	7bfb      	ldrb	r3, [r7, #15]
 800187e:	2b03      	cmp	r3, #3
 8001880:	d9ee      	bls.n	8001860 <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8001882:	7abb      	ldrb	r3, [r7, #10]
 8001884:	2b01      	cmp	r3, #1
 8001886:	d167      	bne.n	8001958 <USER_SPI_initialize+0x17c>
 8001888:	7afb      	ldrb	r3, [r7, #11]
 800188a:	2baa      	cmp	r3, #170	@ 0xaa
 800188c:	d164      	bne.n	8001958 <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800188e:	bf00      	nop
 8001890:	f7ff fe32 	bl	80014f8 <SPI_Timer_Status>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d007      	beq.n	80018aa <USER_SPI_initialize+0xce>
 800189a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800189e:	20a9      	movs	r0, #169	@ 0xa9
 80018a0:	f7ff ff2d 	bl	80016fe <send_cmd>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d1f2      	bne.n	8001890 <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 80018aa:	f7ff fe25 	bl	80014f8 <SPI_Timer_Status>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d051      	beq.n	8001958 <USER_SPI_initialize+0x17c>
 80018b4:	2100      	movs	r1, #0
 80018b6:	203a      	movs	r0, #58	@ 0x3a
 80018b8:	f7ff ff21 	bl	80016fe <send_cmd>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d14a      	bne.n	8001958 <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80018c2:	2300      	movs	r3, #0
 80018c4:	73fb      	strb	r3, [r7, #15]
 80018c6:	e00d      	b.n	80018e4 <USER_SPI_initialize+0x108>
 80018c8:	7bfc      	ldrb	r4, [r7, #15]
 80018ca:	20ff      	movs	r0, #255	@ 0xff
 80018cc:	f7ff fe2a 	bl	8001524 <xchg_spi>
 80018d0:	4603      	mov	r3, r0
 80018d2:	461a      	mov	r2, r3
 80018d4:	f104 0310 	add.w	r3, r4, #16
 80018d8:	443b      	add	r3, r7
 80018da:	f803 2c08 	strb.w	r2, [r3, #-8]
 80018de:	7bfb      	ldrb	r3, [r7, #15]
 80018e0:	3301      	adds	r3, #1
 80018e2:	73fb      	strb	r3, [r7, #15]
 80018e4:	7bfb      	ldrb	r3, [r7, #15]
 80018e6:	2b03      	cmp	r3, #3
 80018e8:	d9ee      	bls.n	80018c8 <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 80018ea:	7a3b      	ldrb	r3, [r7, #8]
 80018ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <USER_SPI_initialize+0x11c>
 80018f4:	230c      	movs	r3, #12
 80018f6:	e000      	b.n	80018fa <USER_SPI_initialize+0x11e>
 80018f8:	2304      	movs	r3, #4
 80018fa:	737b      	strb	r3, [r7, #13]
 80018fc:	e02c      	b.n	8001958 <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 80018fe:	2100      	movs	r1, #0
 8001900:	20a9      	movs	r0, #169	@ 0xa9
 8001902:	f7ff fefc 	bl	80016fe <send_cmd>
 8001906:	4603      	mov	r3, r0
 8001908:	2b01      	cmp	r3, #1
 800190a:	d804      	bhi.n	8001916 <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 800190c:	2302      	movs	r3, #2
 800190e:	737b      	strb	r3, [r7, #13]
 8001910:	23a9      	movs	r3, #169	@ 0xa9
 8001912:	73bb      	strb	r3, [r7, #14]
 8001914:	e003      	b.n	800191e <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8001916:	2301      	movs	r3, #1
 8001918:	737b      	strb	r3, [r7, #13]
 800191a:	2301      	movs	r3, #1
 800191c:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800191e:	bf00      	nop
 8001920:	f7ff fdea 	bl	80014f8 <SPI_Timer_Status>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d007      	beq.n	800193a <USER_SPI_initialize+0x15e>
 800192a:	7bbb      	ldrb	r3, [r7, #14]
 800192c:	2100      	movs	r1, #0
 800192e:	4618      	mov	r0, r3
 8001930:	f7ff fee5 	bl	80016fe <send_cmd>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d1f2      	bne.n	8001920 <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800193a:	f7ff fddd 	bl	80014f8 <SPI_Timer_Status>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d007      	beq.n	8001954 <USER_SPI_initialize+0x178>
 8001944:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001948:	2010      	movs	r0, #16
 800194a:	f7ff fed8 	bl	80016fe <send_cmd>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <USER_SPI_initialize+0x17c>
				ty = 0;
 8001954:	2300      	movs	r3, #0
 8001956:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8001958:	4a14      	ldr	r2, [pc, #80]	@ (80019ac <USER_SPI_initialize+0x1d0>)
 800195a:	7b7b      	ldrb	r3, [r7, #13]
 800195c:	7013      	strb	r3, [r2, #0]
	despiselect();
 800195e:	f7ff fe4b 	bl	80015f8 <despiselect>

	if (ty) {			/* OK */
 8001962:	7b7b      	ldrb	r3, [r7, #13]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d012      	beq.n	800198e <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 8001968:	4b0f      	ldr	r3, [pc, #60]	@ (80019a8 <USER_SPI_initialize+0x1cc>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8001972:	4b0d      	ldr	r3, [pc, #52]	@ (80019a8 <USER_SPI_initialize+0x1cc>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f042 0210 	orr.w	r2, r2, #16
 800197a:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 800197c:	4b09      	ldr	r3, [pc, #36]	@ (80019a4 <USER_SPI_initialize+0x1c8>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	b2db      	uxtb	r3, r3
 8001982:	f023 0301 	bic.w	r3, r3, #1
 8001986:	b2da      	uxtb	r2, r3
 8001988:	4b06      	ldr	r3, [pc, #24]	@ (80019a4 <USER_SPI_initialize+0x1c8>)
 800198a:	701a      	strb	r2, [r3, #0]
 800198c:	e002      	b.n	8001994 <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800198e:	4b05      	ldr	r3, [pc, #20]	@ (80019a4 <USER_SPI_initialize+0x1c8>)
 8001990:	2201      	movs	r2, #1
 8001992:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8001994:	4b03      	ldr	r3, [pc, #12]	@ (80019a4 <USER_SPI_initialize+0x1c8>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	b2db      	uxtb	r3, r3
}
 800199a:	4618      	mov	r0, r3
 800199c:	3714      	adds	r7, #20
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd90      	pop	{r4, r7, pc}
 80019a2:	bf00      	nop
 80019a4:	20000004 	.word	0x20000004
 80019a8:	2000028c 	.word	0x2000028c
 80019ac:	20000793 	.word	0x20000793

080019b0 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	4603      	mov	r3, r0
 80019b8:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 80019ba:	79fb      	ldrb	r3, [r7, #7]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d001      	beq.n	80019c4 <USER_SPI_status+0x14>
 80019c0:	2301      	movs	r3, #1
 80019c2:	e002      	b.n	80019ca <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 80019c4:	4b04      	ldr	r3, [pc, #16]	@ (80019d8 <USER_SPI_status+0x28>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	b2db      	uxtb	r3, r3
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	370c      	adds	r7, #12
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop
 80019d8:	20000004 	.word	0x20000004

080019dc <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	60b9      	str	r1, [r7, #8]
 80019e4:	607a      	str	r2, [r7, #4]
 80019e6:	603b      	str	r3, [r7, #0]
 80019e8:	4603      	mov	r3, r0
 80019ea:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80019ec:	7bfb      	ldrb	r3, [r7, #15]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d102      	bne.n	80019f8 <USER_SPI_read+0x1c>
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d101      	bne.n	80019fc <USER_SPI_read+0x20>
 80019f8:	2304      	movs	r3, #4
 80019fa:	e04d      	b.n	8001a98 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80019fc:	4b28      	ldr	r3, [pc, #160]	@ (8001aa0 <USER_SPI_read+0xc4>)
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	f003 0301 	and.w	r3, r3, #1
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <USER_SPI_read+0x32>
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	e044      	b.n	8001a98 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8001a0e:	4b25      	ldr	r3, [pc, #148]	@ (8001aa4 <USER_SPI_read+0xc8>)
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	f003 0308 	and.w	r3, r3, #8
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d102      	bne.n	8001a20 <USER_SPI_read+0x44>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	025b      	lsls	r3, r3, #9
 8001a1e:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	2b01      	cmp	r3, #1
 8001a24:	d111      	bne.n	8001a4a <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8001a26:	6879      	ldr	r1, [r7, #4]
 8001a28:	2011      	movs	r0, #17
 8001a2a:	f7ff fe68 	bl	80016fe <send_cmd>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d129      	bne.n	8001a88 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8001a34:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a38:	68b8      	ldr	r0, [r7, #8]
 8001a3a:	f7ff fe05 	bl	8001648 <rcvr_datablock>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d021      	beq.n	8001a88 <USER_SPI_read+0xac>
			count = 0;
 8001a44:	2300      	movs	r3, #0
 8001a46:	603b      	str	r3, [r7, #0]
 8001a48:	e01e      	b.n	8001a88 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8001a4a:	6879      	ldr	r1, [r7, #4]
 8001a4c:	2012      	movs	r0, #18
 8001a4e:	f7ff fe56 	bl	80016fe <send_cmd>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d117      	bne.n	8001a88 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8001a58:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a5c:	68b8      	ldr	r0, [r7, #8]
 8001a5e:	f7ff fdf3 	bl	8001648 <rcvr_datablock>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d00a      	beq.n	8001a7e <USER_SPI_read+0xa2>
				buff += 512;
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001a6e:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	3b01      	subs	r3, #1
 8001a74:	603b      	str	r3, [r7, #0]
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d1ed      	bne.n	8001a58 <USER_SPI_read+0x7c>
 8001a7c:	e000      	b.n	8001a80 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8001a7e:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8001a80:	2100      	movs	r1, #0
 8001a82:	200c      	movs	r0, #12
 8001a84:	f7ff fe3b 	bl	80016fe <send_cmd>
		}
	}
	despiselect();
 8001a88:	f7ff fdb6 	bl	80015f8 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	bf14      	ite	ne
 8001a92:	2301      	movne	r3, #1
 8001a94:	2300      	moveq	r3, #0
 8001a96:	b2db      	uxtb	r3, r3
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	3710      	adds	r7, #16
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	20000004 	.word	0x20000004
 8001aa4:	20000793 	.word	0x20000793

08001aa8 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b084      	sub	sp, #16
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	60b9      	str	r1, [r7, #8]
 8001ab0:	607a      	str	r2, [r7, #4]
 8001ab2:	603b      	str	r3, [r7, #0]
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8001ab8:	7bfb      	ldrb	r3, [r7, #15]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d102      	bne.n	8001ac4 <USER_SPI_write+0x1c>
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d101      	bne.n	8001ac8 <USER_SPI_write+0x20>
 8001ac4:	2304      	movs	r3, #4
 8001ac6:	e063      	b.n	8001b90 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8001ac8:	4b33      	ldr	r3, [pc, #204]	@ (8001b98 <USER_SPI_write+0xf0>)
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	f003 0301 	and.w	r3, r3, #1
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <USER_SPI_write+0x32>
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	e05a      	b.n	8001b90 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8001ada:	4b2f      	ldr	r3, [pc, #188]	@ (8001b98 <USER_SPI_write+0xf0>)
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	f003 0304 	and.w	r3, r3, #4
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <USER_SPI_write+0x44>
 8001ae8:	2302      	movs	r3, #2
 8001aea:	e051      	b.n	8001b90 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8001aec:	4b2b      	ldr	r3, [pc, #172]	@ (8001b9c <USER_SPI_write+0xf4>)
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	f003 0308 	and.w	r3, r3, #8
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d102      	bne.n	8001afe <USER_SPI_write+0x56>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	025b      	lsls	r3, r3, #9
 8001afc:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	2b01      	cmp	r3, #1
 8001b02:	d110      	bne.n	8001b26 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8001b04:	6879      	ldr	r1, [r7, #4]
 8001b06:	2018      	movs	r0, #24
 8001b08:	f7ff fdf9 	bl	80016fe <send_cmd>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d136      	bne.n	8001b80 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8001b12:	21fe      	movs	r1, #254	@ 0xfe
 8001b14:	68b8      	ldr	r0, [r7, #8]
 8001b16:	f7ff fdc0 	bl	800169a <xmit_datablock>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d02f      	beq.n	8001b80 <USER_SPI_write+0xd8>
			count = 0;
 8001b20:	2300      	movs	r3, #0
 8001b22:	603b      	str	r3, [r7, #0]
 8001b24:	e02c      	b.n	8001b80 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8001b26:	4b1d      	ldr	r3, [pc, #116]	@ (8001b9c <USER_SPI_write+0xf4>)
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	f003 0306 	and.w	r3, r3, #6
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d003      	beq.n	8001b3a <USER_SPI_write+0x92>
 8001b32:	6839      	ldr	r1, [r7, #0]
 8001b34:	2097      	movs	r0, #151	@ 0x97
 8001b36:	f7ff fde2 	bl	80016fe <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8001b3a:	6879      	ldr	r1, [r7, #4]
 8001b3c:	2019      	movs	r0, #25
 8001b3e:	f7ff fdde 	bl	80016fe <send_cmd>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d11b      	bne.n	8001b80 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8001b48:	21fc      	movs	r1, #252	@ 0xfc
 8001b4a:	68b8      	ldr	r0, [r7, #8]
 8001b4c:	f7ff fda5 	bl	800169a <xmit_datablock>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d00a      	beq.n	8001b6c <USER_SPI_write+0xc4>
				buff += 512;
 8001b56:	68bb      	ldr	r3, [r7, #8]
 8001b58:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001b5c:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	3b01      	subs	r3, #1
 8001b62:	603b      	str	r3, [r7, #0]
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d1ee      	bne.n	8001b48 <USER_SPI_write+0xa0>
 8001b6a:	e000      	b.n	8001b6e <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8001b6c:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8001b6e:	21fd      	movs	r1, #253	@ 0xfd
 8001b70:	2000      	movs	r0, #0
 8001b72:	f7ff fd92 	bl	800169a <xmit_datablock>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d101      	bne.n	8001b80 <USER_SPI_write+0xd8>
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8001b80:	f7ff fd3a 	bl	80015f8 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	bf14      	ite	ne
 8001b8a:	2301      	movne	r3, #1
 8001b8c:	2300      	moveq	r3, #0
 8001b8e:	b2db      	uxtb	r3, r3
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3710      	adds	r7, #16
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	20000004 	.word	0x20000004
 8001b9c:	20000793 	.word	0x20000793

08001ba0 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b08c      	sub	sp, #48	@ 0x30
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	603a      	str	r2, [r7, #0]
 8001baa:	71fb      	strb	r3, [r7, #7]
 8001bac:	460b      	mov	r3, r1
 8001bae:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8001bb0:	79fb      	ldrb	r3, [r7, #7]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <USER_SPI_ioctl+0x1a>
 8001bb6:	2304      	movs	r3, #4
 8001bb8:	e15a      	b.n	8001e70 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8001bba:	4baf      	ldr	r3, [pc, #700]	@ (8001e78 <USER_SPI_ioctl+0x2d8>)
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	f003 0301 	and.w	r3, r3, #1
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <USER_SPI_ioctl+0x2c>
 8001bc8:	2303      	movs	r3, #3
 8001bca:	e151      	b.n	8001e70 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8001bd2:	79bb      	ldrb	r3, [r7, #6]
 8001bd4:	2b04      	cmp	r3, #4
 8001bd6:	f200 8136 	bhi.w	8001e46 <USER_SPI_ioctl+0x2a6>
 8001bda:	a201      	add	r2, pc, #4	@ (adr r2, 8001be0 <USER_SPI_ioctl+0x40>)
 8001bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001be0:	08001bf5 	.word	0x08001bf5
 8001be4:	08001c09 	.word	0x08001c09
 8001be8:	08001e47 	.word	0x08001e47
 8001bec:	08001cb5 	.word	0x08001cb5
 8001bf0:	08001dab 	.word	0x08001dab
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8001bf4:	f7ff fd0e 	bl	8001614 <spiselect>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	f000 8127 	beq.w	8001e4e <USER_SPI_ioctl+0x2ae>
 8001c00:	2300      	movs	r3, #0
 8001c02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8001c06:	e122      	b.n	8001e4e <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8001c08:	2100      	movs	r1, #0
 8001c0a:	2009      	movs	r0, #9
 8001c0c:	f7ff fd77 	bl	80016fe <send_cmd>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	f040 811d 	bne.w	8001e52 <USER_SPI_ioctl+0x2b2>
 8001c18:	f107 030c 	add.w	r3, r7, #12
 8001c1c:	2110      	movs	r1, #16
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7ff fd12 	bl	8001648 <rcvr_datablock>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	f000 8113 	beq.w	8001e52 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8001c2c:	7b3b      	ldrb	r3, [r7, #12]
 8001c2e:	099b      	lsrs	r3, r3, #6
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	2b01      	cmp	r3, #1
 8001c34:	d111      	bne.n	8001c5a <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8001c36:	7d7b      	ldrb	r3, [r7, #21]
 8001c38:	461a      	mov	r2, r3
 8001c3a:	7d3b      	ldrb	r3, [r7, #20]
 8001c3c:	021b      	lsls	r3, r3, #8
 8001c3e:	4413      	add	r3, r2
 8001c40:	461a      	mov	r2, r3
 8001c42:	7cfb      	ldrb	r3, [r7, #19]
 8001c44:	041b      	lsls	r3, r3, #16
 8001c46:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8001c4a:	4413      	add	r3, r2
 8001c4c:	3301      	adds	r3, #1
 8001c4e:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	029a      	lsls	r2, r3, #10
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	601a      	str	r2, [r3, #0]
 8001c58:	e028      	b.n	8001cac <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001c5a:	7c7b      	ldrb	r3, [r7, #17]
 8001c5c:	f003 030f 	and.w	r3, r3, #15
 8001c60:	b2da      	uxtb	r2, r3
 8001c62:	7dbb      	ldrb	r3, [r7, #22]
 8001c64:	09db      	lsrs	r3, r3, #7
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	4413      	add	r3, r2
 8001c6a:	b2da      	uxtb	r2, r3
 8001c6c:	7d7b      	ldrb	r3, [r7, #21]
 8001c6e:	005b      	lsls	r3, r3, #1
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	f003 0306 	and.w	r3, r3, #6
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	4413      	add	r3, r2
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	3302      	adds	r3, #2
 8001c7e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8001c82:	7d3b      	ldrb	r3, [r7, #20]
 8001c84:	099b      	lsrs	r3, r3, #6
 8001c86:	b2db      	uxtb	r3, r3
 8001c88:	461a      	mov	r2, r3
 8001c8a:	7cfb      	ldrb	r3, [r7, #19]
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	441a      	add	r2, r3
 8001c90:	7cbb      	ldrb	r3, [r7, #18]
 8001c92:	029b      	lsls	r3, r3, #10
 8001c94:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001c98:	4413      	add	r3, r2
 8001c9a:	3301      	adds	r3, #1
 8001c9c:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8001c9e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001ca2:	3b09      	subs	r3, #9
 8001ca4:	69fa      	ldr	r2, [r7, #28]
 8001ca6:	409a      	lsls	r2, r3
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8001cac:	2300      	movs	r3, #0
 8001cae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8001cb2:	e0ce      	b.n	8001e52 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8001cb4:	4b71      	ldr	r3, [pc, #452]	@ (8001e7c <USER_SPI_ioctl+0x2dc>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	f003 0304 	and.w	r3, r3, #4
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d031      	beq.n	8001d24 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	208d      	movs	r0, #141	@ 0x8d
 8001cc4:	f7ff fd1b 	bl	80016fe <send_cmd>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	f040 80c3 	bne.w	8001e56 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8001cd0:	20ff      	movs	r0, #255	@ 0xff
 8001cd2:	f7ff fc27 	bl	8001524 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8001cd6:	f107 030c 	add.w	r3, r7, #12
 8001cda:	2110      	movs	r1, #16
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7ff fcb3 	bl	8001648 <rcvr_datablock>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	f000 80b6 	beq.w	8001e56 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8001cea:	2330      	movs	r3, #48	@ 0x30
 8001cec:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001cf0:	e007      	b.n	8001d02 <USER_SPI_ioctl+0x162>
 8001cf2:	20ff      	movs	r0, #255	@ 0xff
 8001cf4:	f7ff fc16 	bl	8001524 <xchg_spi>
 8001cf8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001cfc:	3b01      	subs	r3, #1
 8001cfe:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001d02:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d1f3      	bne.n	8001cf2 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8001d0a:	7dbb      	ldrb	r3, [r7, #22]
 8001d0c:	091b      	lsrs	r3, r3, #4
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	461a      	mov	r2, r3
 8001d12:	2310      	movs	r3, #16
 8001d14:	fa03 f202 	lsl.w	r2, r3, r2
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8001d22:	e098      	b.n	8001e56 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8001d24:	2100      	movs	r1, #0
 8001d26:	2009      	movs	r0, #9
 8001d28:	f7ff fce9 	bl	80016fe <send_cmd>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	f040 8091 	bne.w	8001e56 <USER_SPI_ioctl+0x2b6>
 8001d34:	f107 030c 	add.w	r3, r7, #12
 8001d38:	2110      	movs	r1, #16
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7ff fc84 	bl	8001648 <rcvr_datablock>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	f000 8087 	beq.w	8001e56 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8001d48:	4b4c      	ldr	r3, [pc, #304]	@ (8001e7c <USER_SPI_ioctl+0x2dc>)
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	f003 0302 	and.w	r3, r3, #2
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d012      	beq.n	8001d7a <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8001d54:	7dbb      	ldrb	r3, [r7, #22]
 8001d56:	005b      	lsls	r3, r3, #1
 8001d58:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8001d5c:	7dfa      	ldrb	r2, [r7, #23]
 8001d5e:	09d2      	lsrs	r2, r2, #7
 8001d60:	b2d2      	uxtb	r2, r2
 8001d62:	4413      	add	r3, r2
 8001d64:	1c5a      	adds	r2, r3, #1
 8001d66:	7e7b      	ldrb	r3, [r7, #25]
 8001d68:	099b      	lsrs	r3, r3, #6
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	3b01      	subs	r3, #1
 8001d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d72:	461a      	mov	r2, r3
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	601a      	str	r2, [r3, #0]
 8001d78:	e013      	b.n	8001da2 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8001d7a:	7dbb      	ldrb	r3, [r7, #22]
 8001d7c:	109b      	asrs	r3, r3, #2
 8001d7e:	b29b      	uxth	r3, r3
 8001d80:	f003 031f 	and.w	r3, r3, #31
 8001d84:	3301      	adds	r3, #1
 8001d86:	7dfa      	ldrb	r2, [r7, #23]
 8001d88:	00d2      	lsls	r2, r2, #3
 8001d8a:	f002 0218 	and.w	r2, r2, #24
 8001d8e:	7df9      	ldrb	r1, [r7, #23]
 8001d90:	0949      	lsrs	r1, r1, #5
 8001d92:	b2c9      	uxtb	r1, r1
 8001d94:	440a      	add	r2, r1
 8001d96:	3201      	adds	r2, #1
 8001d98:	fb02 f303 	mul.w	r3, r2, r3
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8001da2:	2300      	movs	r3, #0
 8001da4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8001da8:	e055      	b.n	8001e56 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8001daa:	4b34      	ldr	r3, [pc, #208]	@ (8001e7c <USER_SPI_ioctl+0x2dc>)
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	f003 0306 	and.w	r3, r3, #6
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d051      	beq.n	8001e5a <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8001db6:	f107 020c 	add.w	r2, r7, #12
 8001dba:	79fb      	ldrb	r3, [r7, #7]
 8001dbc:	210b      	movs	r1, #11
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f7ff feee 	bl	8001ba0 <USER_SPI_ioctl>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d149      	bne.n	8001e5e <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8001dca:	7b3b      	ldrb	r3, [r7, #12]
 8001dcc:	099b      	lsrs	r3, r3, #6
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d104      	bne.n	8001dde <USER_SPI_ioctl+0x23e>
 8001dd4:	7dbb      	ldrb	r3, [r7, #22]
 8001dd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d041      	beq.n	8001e62 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	623b      	str	r3, [r7, #32]
 8001de2:	6a3b      	ldr	r3, [r7, #32]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001de8:	6a3b      	ldr	r3, [r7, #32]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8001dee:	4b23      	ldr	r3, [pc, #140]	@ (8001e7c <USER_SPI_ioctl+0x2dc>)
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	f003 0308 	and.w	r3, r3, #8
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d105      	bne.n	8001e06 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8001dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dfc:	025b      	lsls	r3, r3, #9
 8001dfe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e02:	025b      	lsls	r3, r3, #9
 8001e04:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8001e06:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001e08:	2020      	movs	r0, #32
 8001e0a:	f7ff fc78 	bl	80016fe <send_cmd>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d128      	bne.n	8001e66 <USER_SPI_ioctl+0x2c6>
 8001e14:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001e16:	2021      	movs	r0, #33	@ 0x21
 8001e18:	f7ff fc71 	bl	80016fe <send_cmd>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d121      	bne.n	8001e66 <USER_SPI_ioctl+0x2c6>
 8001e22:	2100      	movs	r1, #0
 8001e24:	2026      	movs	r0, #38	@ 0x26
 8001e26:	f7ff fc6a 	bl	80016fe <send_cmd>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d11a      	bne.n	8001e66 <USER_SPI_ioctl+0x2c6>
 8001e30:	f247 5030 	movw	r0, #30000	@ 0x7530
 8001e34:	f7ff fbbc 	bl	80015b0 <wait_ready>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d013      	beq.n	8001e66 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8001e3e:	2300      	movs	r3, #0
 8001e40:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8001e44:	e00f      	b.n	8001e66 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8001e46:	2304      	movs	r3, #4
 8001e48:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001e4c:	e00c      	b.n	8001e68 <USER_SPI_ioctl+0x2c8>
		break;
 8001e4e:	bf00      	nop
 8001e50:	e00a      	b.n	8001e68 <USER_SPI_ioctl+0x2c8>
		break;
 8001e52:	bf00      	nop
 8001e54:	e008      	b.n	8001e68 <USER_SPI_ioctl+0x2c8>
		break;
 8001e56:	bf00      	nop
 8001e58:	e006      	b.n	8001e68 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8001e5a:	bf00      	nop
 8001e5c:	e004      	b.n	8001e68 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8001e5e:	bf00      	nop
 8001e60:	e002      	b.n	8001e68 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8001e62:	bf00      	nop
 8001e64:	e000      	b.n	8001e68 <USER_SPI_ioctl+0x2c8>
		break;
 8001e66:	bf00      	nop
	}

	despiselect();
 8001e68:	f7ff fbc6 	bl	80015f8 <despiselect>

	return res;
 8001e6c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3730      	adds	r7, #48	@ 0x30
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	20000004 	.word	0x20000004
 8001e7c:	20000793 	.word	0x20000793

08001e80 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e80:	480d      	ldr	r0, [pc, #52]	@ (8001eb8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e82:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e84:	f7fe ffae 	bl	8000de4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e88:	480c      	ldr	r0, [pc, #48]	@ (8001ebc <LoopForever+0x6>)
  ldr r1, =_edata
 8001e8a:	490d      	ldr	r1, [pc, #52]	@ (8001ec0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e8c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ec4 <LoopForever+0xe>)
  movs r3, #0
 8001e8e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001e90:	e002      	b.n	8001e98 <LoopCopyDataInit>

08001e92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e96:	3304      	adds	r3, #4

08001e98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e9c:	d3f9      	bcc.n	8001e92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e9e:	4a0a      	ldr	r2, [pc, #40]	@ (8001ec8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ea0:	4c0a      	ldr	r4, [pc, #40]	@ (8001ecc <LoopForever+0x16>)
  movs r3, #0
 8001ea2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ea4:	e001      	b.n	8001eaa <LoopFillZerobss>

08001ea6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ea6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ea8:	3204      	adds	r2, #4

08001eaa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001eaa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001eac:	d3fb      	bcc.n	8001ea6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001eae:	f00a f8a3 	bl	800bff8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001eb2:	f7fe fbfd 	bl	80006b0 <main>

08001eb6 <LoopForever>:

LoopForever:
    b LoopForever
 8001eb6:	e7fe      	b.n	8001eb6 <LoopForever>
  ldr   r0, =_estack
 8001eb8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ebc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ec0:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8001ec4:	0800ca50 	.word	0x0800ca50
  ldr r2, =_sbss
 8001ec8:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8001ecc:	200022c8 	.word	0x200022c8

08001ed0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ed0:	e7fe      	b.n	8001ed0 <ADC1_2_IRQHandler>

08001ed2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b082      	sub	sp, #8
 8001ed6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001edc:	2003      	movs	r0, #3
 8001ede:	f000 f95b 	bl	8002198 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ee2:	200f      	movs	r0, #15
 8001ee4:	f000 f80e 	bl	8001f04 <HAL_InitTick>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d002      	beq.n	8001ef4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	71fb      	strb	r3, [r7, #7]
 8001ef2:	e001      	b.n	8001ef8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ef4:	f7fe fd92 	bl	8000a1c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ef8:	79fb      	ldrb	r3, [r7, #7]

}
 8001efa:	4618      	mov	r0, r3
 8001efc:	3708      	adds	r7, #8
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
	...

08001f04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001f10:	4b16      	ldr	r3, [pc, #88]	@ (8001f6c <HAL_InitTick+0x68>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d022      	beq.n	8001f5e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001f18:	4b15      	ldr	r3, [pc, #84]	@ (8001f70 <HAL_InitTick+0x6c>)
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	4b13      	ldr	r3, [pc, #76]	@ (8001f6c <HAL_InitTick+0x68>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001f24:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f28:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f000 f966 	bl	80021fe <HAL_SYSTICK_Config>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d10f      	bne.n	8001f58 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2b0f      	cmp	r3, #15
 8001f3c:	d809      	bhi.n	8001f52 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f3e:	2200      	movs	r2, #0
 8001f40:	6879      	ldr	r1, [r7, #4]
 8001f42:	f04f 30ff 	mov.w	r0, #4294967295
 8001f46:	f000 f932 	bl	80021ae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f4a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f74 <HAL_InitTick+0x70>)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6013      	str	r3, [r2, #0]
 8001f50:	e007      	b.n	8001f62 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	73fb      	strb	r3, [r7, #15]
 8001f56:	e004      	b.n	8001f62 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	73fb      	strb	r3, [r7, #15]
 8001f5c:	e001      	b.n	8001f62 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001f62:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3710      	adds	r7, #16
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	2000000c 	.word	0x2000000c
 8001f70:	20000000 	.word	0x20000000
 8001f74:	20000008 	.word	0x20000008

08001f78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f7c:	4b05      	ldr	r3, [pc, #20]	@ (8001f94 <HAL_IncTick+0x1c>)
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	4b05      	ldr	r3, [pc, #20]	@ (8001f98 <HAL_IncTick+0x20>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4413      	add	r3, r2
 8001f86:	4a03      	ldr	r2, [pc, #12]	@ (8001f94 <HAL_IncTick+0x1c>)
 8001f88:	6013      	str	r3, [r2, #0]
}
 8001f8a:	bf00      	nop
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr
 8001f94:	2000079c 	.word	0x2000079c
 8001f98:	2000000c 	.word	0x2000000c

08001f9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  return uwTick;
 8001fa0:	4b03      	ldr	r3, [pc, #12]	@ (8001fb0 <HAL_GetTick+0x14>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr
 8001fae:	bf00      	nop
 8001fb0:	2000079c 	.word	0x2000079c

08001fb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b084      	sub	sp, #16
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fbc:	f7ff ffee 	bl	8001f9c <HAL_GetTick>
 8001fc0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fcc:	d004      	beq.n	8001fd8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fce:	4b09      	ldr	r3, [pc, #36]	@ (8001ff4 <HAL_Delay+0x40>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	68fa      	ldr	r2, [r7, #12]
 8001fd4:	4413      	add	r3, r2
 8001fd6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001fd8:	bf00      	nop
 8001fda:	f7ff ffdf 	bl	8001f9c <HAL_GetTick>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	68fa      	ldr	r2, [r7, #12]
 8001fe6:	429a      	cmp	r2, r3
 8001fe8:	d8f7      	bhi.n	8001fda <HAL_Delay+0x26>
  {
  }
}
 8001fea:	bf00      	nop
 8001fec:	bf00      	nop
 8001fee:	3710      	adds	r7, #16
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	2000000c 	.word	0x2000000c

08001ff8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b085      	sub	sp, #20
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	f003 0307 	and.w	r3, r3, #7
 8002006:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002008:	4b0c      	ldr	r3, [pc, #48]	@ (800203c <__NVIC_SetPriorityGrouping+0x44>)
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800200e:	68ba      	ldr	r2, [r7, #8]
 8002010:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002014:	4013      	ands	r3, r2
 8002016:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002020:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002024:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002028:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800202a:	4a04      	ldr	r2, [pc, #16]	@ (800203c <__NVIC_SetPriorityGrouping+0x44>)
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	60d3      	str	r3, [r2, #12]
}
 8002030:	bf00      	nop
 8002032:	3714      	adds	r7, #20
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr
 800203c:	e000ed00 	.word	0xe000ed00

08002040 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002044:	4b04      	ldr	r3, [pc, #16]	@ (8002058 <__NVIC_GetPriorityGrouping+0x18>)
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	0a1b      	lsrs	r3, r3, #8
 800204a:	f003 0307 	and.w	r3, r3, #7
}
 800204e:	4618      	mov	r0, r3
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr
 8002058:	e000ed00 	.word	0xe000ed00

0800205c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	4603      	mov	r3, r0
 8002064:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002066:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800206a:	2b00      	cmp	r3, #0
 800206c:	db0b      	blt.n	8002086 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800206e:	79fb      	ldrb	r3, [r7, #7]
 8002070:	f003 021f 	and.w	r2, r3, #31
 8002074:	4907      	ldr	r1, [pc, #28]	@ (8002094 <__NVIC_EnableIRQ+0x38>)
 8002076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800207a:	095b      	lsrs	r3, r3, #5
 800207c:	2001      	movs	r0, #1
 800207e:	fa00 f202 	lsl.w	r2, r0, r2
 8002082:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002086:	bf00      	nop
 8002088:	370c      	adds	r7, #12
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	e000e100 	.word	0xe000e100

08002098 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	4603      	mov	r3, r0
 80020a0:	6039      	str	r1, [r7, #0]
 80020a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	db0a      	blt.n	80020c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	b2da      	uxtb	r2, r3
 80020b0:	490c      	ldr	r1, [pc, #48]	@ (80020e4 <__NVIC_SetPriority+0x4c>)
 80020b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b6:	0112      	lsls	r2, r2, #4
 80020b8:	b2d2      	uxtb	r2, r2
 80020ba:	440b      	add	r3, r1
 80020bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020c0:	e00a      	b.n	80020d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	b2da      	uxtb	r2, r3
 80020c6:	4908      	ldr	r1, [pc, #32]	@ (80020e8 <__NVIC_SetPriority+0x50>)
 80020c8:	79fb      	ldrb	r3, [r7, #7]
 80020ca:	f003 030f 	and.w	r3, r3, #15
 80020ce:	3b04      	subs	r3, #4
 80020d0:	0112      	lsls	r2, r2, #4
 80020d2:	b2d2      	uxtb	r2, r2
 80020d4:	440b      	add	r3, r1
 80020d6:	761a      	strb	r2, [r3, #24]
}
 80020d8:	bf00      	nop
 80020da:	370c      	adds	r7, #12
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr
 80020e4:	e000e100 	.word	0xe000e100
 80020e8:	e000ed00 	.word	0xe000ed00

080020ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b089      	sub	sp, #36	@ 0x24
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	60f8      	str	r0, [r7, #12]
 80020f4:	60b9      	str	r1, [r7, #8]
 80020f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	f003 0307 	and.w	r3, r3, #7
 80020fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002100:	69fb      	ldr	r3, [r7, #28]
 8002102:	f1c3 0307 	rsb	r3, r3, #7
 8002106:	2b04      	cmp	r3, #4
 8002108:	bf28      	it	cs
 800210a:	2304      	movcs	r3, #4
 800210c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	3304      	adds	r3, #4
 8002112:	2b06      	cmp	r3, #6
 8002114:	d902      	bls.n	800211c <NVIC_EncodePriority+0x30>
 8002116:	69fb      	ldr	r3, [r7, #28]
 8002118:	3b03      	subs	r3, #3
 800211a:	e000      	b.n	800211e <NVIC_EncodePriority+0x32>
 800211c:	2300      	movs	r3, #0
 800211e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002120:	f04f 32ff 	mov.w	r2, #4294967295
 8002124:	69bb      	ldr	r3, [r7, #24]
 8002126:	fa02 f303 	lsl.w	r3, r2, r3
 800212a:	43da      	mvns	r2, r3
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	401a      	ands	r2, r3
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002134:	f04f 31ff 	mov.w	r1, #4294967295
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	fa01 f303 	lsl.w	r3, r1, r3
 800213e:	43d9      	mvns	r1, r3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002144:	4313      	orrs	r3, r2
         );
}
 8002146:	4618      	mov	r0, r3
 8002148:	3724      	adds	r7, #36	@ 0x24
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
	...

08002154 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	3b01      	subs	r3, #1
 8002160:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002164:	d301      	bcc.n	800216a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002166:	2301      	movs	r3, #1
 8002168:	e00f      	b.n	800218a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800216a:	4a0a      	ldr	r2, [pc, #40]	@ (8002194 <SysTick_Config+0x40>)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	3b01      	subs	r3, #1
 8002170:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002172:	210f      	movs	r1, #15
 8002174:	f04f 30ff 	mov.w	r0, #4294967295
 8002178:	f7ff ff8e 	bl	8002098 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800217c:	4b05      	ldr	r3, [pc, #20]	@ (8002194 <SysTick_Config+0x40>)
 800217e:	2200      	movs	r2, #0
 8002180:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002182:	4b04      	ldr	r3, [pc, #16]	@ (8002194 <SysTick_Config+0x40>)
 8002184:	2207      	movs	r2, #7
 8002186:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002188:	2300      	movs	r3, #0
}
 800218a:	4618      	mov	r0, r3
 800218c:	3708      	adds	r7, #8
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	e000e010 	.word	0xe000e010

08002198 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021a0:	6878      	ldr	r0, [r7, #4]
 80021a2:	f7ff ff29 	bl	8001ff8 <__NVIC_SetPriorityGrouping>
}
 80021a6:	bf00      	nop
 80021a8:	3708      	adds	r7, #8
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}

080021ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021ae:	b580      	push	{r7, lr}
 80021b0:	b086      	sub	sp, #24
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	4603      	mov	r3, r0
 80021b6:	60b9      	str	r1, [r7, #8]
 80021b8:	607a      	str	r2, [r7, #4]
 80021ba:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80021bc:	f7ff ff40 	bl	8002040 <__NVIC_GetPriorityGrouping>
 80021c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021c2:	687a      	ldr	r2, [r7, #4]
 80021c4:	68b9      	ldr	r1, [r7, #8]
 80021c6:	6978      	ldr	r0, [r7, #20]
 80021c8:	f7ff ff90 	bl	80020ec <NVIC_EncodePriority>
 80021cc:	4602      	mov	r2, r0
 80021ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021d2:	4611      	mov	r1, r2
 80021d4:	4618      	mov	r0, r3
 80021d6:	f7ff ff5f 	bl	8002098 <__NVIC_SetPriority>
}
 80021da:	bf00      	nop
 80021dc:	3718      	adds	r7, #24
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}

080021e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021e2:	b580      	push	{r7, lr}
 80021e4:	b082      	sub	sp, #8
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	4603      	mov	r3, r0
 80021ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021f0:	4618      	mov	r0, r3
 80021f2:	f7ff ff33 	bl	800205c <__NVIC_EnableIRQ>
}
 80021f6:	bf00      	nop
 80021f8:	3708      	adds	r7, #8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}

080021fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021fe:	b580      	push	{r7, lr}
 8002200:	b082      	sub	sp, #8
 8002202:	af00      	add	r7, sp, #0
 8002204:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	f7ff ffa4 	bl	8002154 <SysTick_Config>
 800220c:	4603      	mov	r3, r0
}
 800220e:	4618      	mov	r0, r3
 8002210:	3708      	adds	r7, #8
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
	...

08002218 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b084      	sub	sp, #16
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d101      	bne.n	800222a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e08d      	b.n	8002346 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	461a      	mov	r2, r3
 8002230:	4b47      	ldr	r3, [pc, #284]	@ (8002350 <HAL_DMA_Init+0x138>)
 8002232:	429a      	cmp	r2, r3
 8002234:	d80f      	bhi.n	8002256 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	461a      	mov	r2, r3
 800223c:	4b45      	ldr	r3, [pc, #276]	@ (8002354 <HAL_DMA_Init+0x13c>)
 800223e:	4413      	add	r3, r2
 8002240:	4a45      	ldr	r2, [pc, #276]	@ (8002358 <HAL_DMA_Init+0x140>)
 8002242:	fba2 2303 	umull	r2, r3, r2, r3
 8002246:	091b      	lsrs	r3, r3, #4
 8002248:	009a      	lsls	r2, r3, #2
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a42      	ldr	r2, [pc, #264]	@ (800235c <HAL_DMA_Init+0x144>)
 8002252:	641a      	str	r2, [r3, #64]	@ 0x40
 8002254:	e00e      	b.n	8002274 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	461a      	mov	r2, r3
 800225c:	4b40      	ldr	r3, [pc, #256]	@ (8002360 <HAL_DMA_Init+0x148>)
 800225e:	4413      	add	r3, r2
 8002260:	4a3d      	ldr	r2, [pc, #244]	@ (8002358 <HAL_DMA_Init+0x140>)
 8002262:	fba2 2303 	umull	r2, r3, r2, r3
 8002266:	091b      	lsrs	r3, r3, #4
 8002268:	009a      	lsls	r2, r3, #2
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4a3c      	ldr	r2, [pc, #240]	@ (8002364 <HAL_DMA_Init+0x14c>)
 8002272:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2202      	movs	r2, #2
 8002278:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800228a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800228e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002298:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	691b      	ldr	r3, [r3, #16]
 800229e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	699b      	ldr	r3, [r3, #24]
 80022aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6a1b      	ldr	r3, [r3, #32]
 80022b6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80022b8:	68fa      	ldr	r2, [r7, #12]
 80022ba:	4313      	orrs	r3, r2
 80022bc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	68fa      	ldr	r2, [r7, #12]
 80022c4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80022c6:	6878      	ldr	r0, [r7, #4]
 80022c8:	f000 fa82 	bl	80027d0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80022d4:	d102      	bne.n	80022dc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2200      	movs	r2, #0
 80022da:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	685a      	ldr	r2, [r3, #4]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022e4:	b2d2      	uxtb	r2, r2
 80022e6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022ec:	687a      	ldr	r2, [r7, #4]
 80022ee:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80022f0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d010      	beq.n	800231c <HAL_DMA_Init+0x104>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	2b04      	cmp	r3, #4
 8002300:	d80c      	bhi.n	800231c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f000 faa2 	bl	800284c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800230c:	2200      	movs	r2, #0
 800230e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002314:	687a      	ldr	r2, [r7, #4]
 8002316:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002318:	605a      	str	r2, [r3, #4]
 800231a:	e008      	b.n	800232e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2200      	movs	r2, #0
 8002320:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2200      	movs	r2, #0
 800232c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2200      	movs	r2, #0
 8002332:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2201      	movs	r2, #1
 8002338:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2200      	movs	r2, #0
 8002340:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002344:	2300      	movs	r3, #0
}
 8002346:	4618      	mov	r0, r3
 8002348:	3710      	adds	r7, #16
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	40020407 	.word	0x40020407
 8002354:	bffdfff8 	.word	0xbffdfff8
 8002358:	cccccccd 	.word	0xcccccccd
 800235c:	40020000 	.word	0x40020000
 8002360:	bffdfbf8 	.word	0xbffdfbf8
 8002364:	40020400 	.word	0x40020400

08002368 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b086      	sub	sp, #24
 800236c:	af00      	add	r7, sp, #0
 800236e:	60f8      	str	r0, [r7, #12]
 8002370:	60b9      	str	r1, [r7, #8]
 8002372:	607a      	str	r2, [r7, #4]
 8002374:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002376:	2300      	movs	r3, #0
 8002378:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002380:	2b01      	cmp	r3, #1
 8002382:	d101      	bne.n	8002388 <HAL_DMA_Start_IT+0x20>
 8002384:	2302      	movs	r3, #2
 8002386:	e066      	b.n	8002456 <HAL_DMA_Start_IT+0xee>
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2201      	movs	r2, #1
 800238c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002396:	b2db      	uxtb	r3, r3
 8002398:	2b01      	cmp	r3, #1
 800239a:	d155      	bne.n	8002448 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2202      	movs	r2, #2
 80023a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2200      	movs	r2, #0
 80023a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f022 0201 	bic.w	r2, r2, #1
 80023b8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	687a      	ldr	r2, [r7, #4]
 80023be:	68b9      	ldr	r1, [r7, #8]
 80023c0:	68f8      	ldr	r0, [r7, #12]
 80023c2:	f000 f9c7 	bl	8002754 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d008      	beq.n	80023e0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f042 020e 	orr.w	r2, r2, #14
 80023dc:	601a      	str	r2, [r3, #0]
 80023de:	e00f      	b.n	8002400 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f022 0204 	bic.w	r2, r2, #4
 80023ee:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	681a      	ldr	r2, [r3, #0]
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f042 020a 	orr.w	r2, r2, #10
 80023fe:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d007      	beq.n	800241e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002418:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800241c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002422:	2b00      	cmp	r3, #0
 8002424:	d007      	beq.n	8002436 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002430:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002434:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f042 0201 	orr.w	r2, r2, #1
 8002444:	601a      	str	r2, [r3, #0]
 8002446:	e005      	b.n	8002454 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2200      	movs	r2, #0
 800244c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002450:	2302      	movs	r3, #2
 8002452:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002454:	7dfb      	ldrb	r3, [r7, #23]
}
 8002456:	4618      	mov	r0, r3
 8002458:	3718      	adds	r7, #24
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}

0800245e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800245e:	b480      	push	{r7}
 8002460:	b085      	sub	sp, #20
 8002462:	af00      	add	r7, sp, #0
 8002464:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002466:	2300      	movs	r3, #0
 8002468:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002470:	b2db      	uxtb	r3, r3
 8002472:	2b02      	cmp	r3, #2
 8002474:	d005      	beq.n	8002482 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2204      	movs	r2, #4
 800247a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	73fb      	strb	r3, [r7, #15]
 8002480:	e037      	b.n	80024f2 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f022 020e 	bic.w	r2, r2, #14
 8002490:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800249c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80024a0:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f022 0201 	bic.w	r2, r2, #1
 80024b0:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024b6:	f003 021f 	and.w	r2, r3, #31
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024be:	2101      	movs	r1, #1
 80024c0:	fa01 f202 	lsl.w	r2, r1, r2
 80024c4:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80024ce:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d00c      	beq.n	80024f2 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024e2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80024e6:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ec:	687a      	ldr	r2, [r7, #4]
 80024ee:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80024f0:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2201      	movs	r2, #1
 80024f6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2200      	movs	r2, #0
 80024fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8002502:	7bfb      	ldrb	r3, [r7, #15]
}
 8002504:	4618      	mov	r0, r3
 8002506:	3714      	adds	r7, #20
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr

08002510 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002518:	2300      	movs	r3, #0
 800251a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002522:	b2db      	uxtb	r3, r3
 8002524:	2b02      	cmp	r3, #2
 8002526:	d00d      	beq.n	8002544 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2204      	movs	r2, #4
 800252c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2201      	movs	r2, #1
 8002532:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	73fb      	strb	r3, [r7, #15]
 8002542:	e047      	b.n	80025d4 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f022 020e 	bic.w	r2, r2, #14
 8002552:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f022 0201 	bic.w	r2, r2, #1
 8002562:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800256e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002572:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002578:	f003 021f 	and.w	r2, r3, #31
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002580:	2101      	movs	r1, #1
 8002582:	fa01 f202 	lsl.w	r2, r1, r2
 8002586:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800258c:	687a      	ldr	r2, [r7, #4]
 800258e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002590:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002596:	2b00      	cmp	r3, #0
 8002598:	d00c      	beq.n	80025b4 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80025a8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025ae:	687a      	ldr	r2, [r7, #4]
 80025b0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80025b2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2201      	movs	r2, #1
 80025b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2200      	movs	r2, #0
 80025c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d003      	beq.n	80025d4 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	4798      	blx	r3
    }
  }
  return status;
 80025d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3710      	adds	r7, #16
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}

080025de <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80025de:	b580      	push	{r7, lr}
 80025e0:	b084      	sub	sp, #16
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025fa:	f003 031f 	and.w	r3, r3, #31
 80025fe:	2204      	movs	r2, #4
 8002600:	409a      	lsls	r2, r3
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	4013      	ands	r3, r2
 8002606:	2b00      	cmp	r3, #0
 8002608:	d026      	beq.n	8002658 <HAL_DMA_IRQHandler+0x7a>
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	f003 0304 	and.w	r3, r3, #4
 8002610:	2b00      	cmp	r3, #0
 8002612:	d021      	beq.n	8002658 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 0320 	and.w	r3, r3, #32
 800261e:	2b00      	cmp	r3, #0
 8002620:	d107      	bne.n	8002632 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f022 0204 	bic.w	r2, r2, #4
 8002630:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002636:	f003 021f 	and.w	r2, r3, #31
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263e:	2104      	movs	r1, #4
 8002640:	fa01 f202 	lsl.w	r2, r1, r2
 8002644:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800264a:	2b00      	cmp	r3, #0
 800264c:	d071      	beq.n	8002732 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002652:	6878      	ldr	r0, [r7, #4]
 8002654:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002656:	e06c      	b.n	8002732 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800265c:	f003 031f 	and.w	r3, r3, #31
 8002660:	2202      	movs	r2, #2
 8002662:	409a      	lsls	r2, r3
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	4013      	ands	r3, r2
 8002668:	2b00      	cmp	r3, #0
 800266a:	d02e      	beq.n	80026ca <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	f003 0302 	and.w	r3, r3, #2
 8002672:	2b00      	cmp	r3, #0
 8002674:	d029      	beq.n	80026ca <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0320 	and.w	r3, r3, #32
 8002680:	2b00      	cmp	r3, #0
 8002682:	d10b      	bne.n	800269c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f022 020a 	bic.w	r2, r2, #10
 8002692:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2201      	movs	r2, #1
 8002698:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026a0:	f003 021f 	and.w	r2, r3, #31
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a8:	2102      	movs	r1, #2
 80026aa:	fa01 f202 	lsl.w	r2, r1, r2
 80026ae:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2200      	movs	r2, #0
 80026b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d038      	beq.n	8002732 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026c4:	6878      	ldr	r0, [r7, #4]
 80026c6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80026c8:	e033      	b.n	8002732 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ce:	f003 031f 	and.w	r3, r3, #31
 80026d2:	2208      	movs	r2, #8
 80026d4:	409a      	lsls	r2, r3
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	4013      	ands	r3, r2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d02a      	beq.n	8002734 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	f003 0308 	and.w	r3, r3, #8
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d025      	beq.n	8002734 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f022 020e 	bic.w	r2, r2, #14
 80026f6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026fc:	f003 021f 	and.w	r2, r3, #31
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002704:	2101      	movs	r1, #1
 8002706:	fa01 f202 	lsl.w	r2, r1, r2
 800270a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2201      	movs	r2, #1
 8002710:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2201      	movs	r2, #1
 8002716:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002726:	2b00      	cmp	r3, #0
 8002728:	d004      	beq.n	8002734 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002732:	bf00      	nop
 8002734:	bf00      	nop
}
 8002736:	3710      	adds	r7, #16
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}

0800273c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800273c:	b480      	push	{r7}
 800273e:	b083      	sub	sp, #12
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8002748:	4618      	mov	r0, r3
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr

08002754 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002754:	b480      	push	{r7}
 8002756:	b085      	sub	sp, #20
 8002758:	af00      	add	r7, sp, #0
 800275a:	60f8      	str	r0, [r7, #12]
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	607a      	str	r2, [r7, #4]
 8002760:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002766:	68fa      	ldr	r2, [r7, #12]
 8002768:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800276a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002770:	2b00      	cmp	r3, #0
 8002772:	d004      	beq.n	800277e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002778:	68fa      	ldr	r2, [r7, #12]
 800277a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800277c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002782:	f003 021f 	and.w	r2, r3, #31
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800278a:	2101      	movs	r1, #1
 800278c:	fa01 f202 	lsl.w	r2, r1, r2
 8002790:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	683a      	ldr	r2, [r7, #0]
 8002798:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	2b10      	cmp	r3, #16
 80027a0:	d108      	bne.n	80027b4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	687a      	ldr	r2, [r7, #4]
 80027a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	68ba      	ldr	r2, [r7, #8]
 80027b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80027b2:	e007      	b.n	80027c4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	68ba      	ldr	r2, [r7, #8]
 80027ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	687a      	ldr	r2, [r7, #4]
 80027c2:	60da      	str	r2, [r3, #12]
}
 80027c4:	bf00      	nop
 80027c6:	3714      	adds	r7, #20
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr

080027d0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b087      	sub	sp, #28
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	461a      	mov	r2, r3
 80027de:	4b16      	ldr	r3, [pc, #88]	@ (8002838 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d802      	bhi.n	80027ea <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80027e4:	4b15      	ldr	r3, [pc, #84]	@ (800283c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80027e6:	617b      	str	r3, [r7, #20]
 80027e8:	e001      	b.n	80027ee <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80027ea:	4b15      	ldr	r3, [pc, #84]	@ (8002840 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80027ec:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	b2db      	uxtb	r3, r3
 80027f8:	3b08      	subs	r3, #8
 80027fa:	4a12      	ldr	r2, [pc, #72]	@ (8002844 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80027fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002800:	091b      	lsrs	r3, r3, #4
 8002802:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002808:	089b      	lsrs	r3, r3, #2
 800280a:	009a      	lsls	r2, r3, #2
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	4413      	add	r3, r2
 8002810:	461a      	mov	r2, r3
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4a0b      	ldr	r2, [pc, #44]	@ (8002848 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800281a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f003 031f 	and.w	r3, r3, #31
 8002822:	2201      	movs	r2, #1
 8002824:	409a      	lsls	r2, r3
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800282a:	bf00      	nop
 800282c:	371c      	adds	r7, #28
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr
 8002836:	bf00      	nop
 8002838:	40020407 	.word	0x40020407
 800283c:	40020800 	.word	0x40020800
 8002840:	40020820 	.word	0x40020820
 8002844:	cccccccd 	.word	0xcccccccd
 8002848:	40020880 	.word	0x40020880

0800284c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800284c:	b480      	push	{r7}
 800284e:	b085      	sub	sp, #20
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	b2db      	uxtb	r3, r3
 800285a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800285c:	68fa      	ldr	r2, [r7, #12]
 800285e:	4b0b      	ldr	r3, [pc, #44]	@ (800288c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002860:	4413      	add	r3, r2
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	461a      	mov	r2, r3
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a08      	ldr	r2, [pc, #32]	@ (8002890 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800286e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	3b01      	subs	r3, #1
 8002874:	f003 031f 	and.w	r3, r3, #31
 8002878:	2201      	movs	r2, #1
 800287a:	409a      	lsls	r2, r3
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002880:	bf00      	nop
 8002882:	3714      	adds	r7, #20
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr
 800288c:	1000823f 	.word	0x1000823f
 8002890:	40020940 	.word	0x40020940

08002894 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002894:	b480      	push	{r7}
 8002896:	b087      	sub	sp, #28
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800289e:	2300      	movs	r3, #0
 80028a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80028a2:	e15a      	b.n	8002b5a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	2101      	movs	r1, #1
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	fa01 f303 	lsl.w	r3, r1, r3
 80028b0:	4013      	ands	r3, r2
 80028b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	f000 814c 	beq.w	8002b54 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	f003 0303 	and.w	r3, r3, #3
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d005      	beq.n	80028d4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d130      	bne.n	8002936 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	005b      	lsls	r3, r3, #1
 80028de:	2203      	movs	r2, #3
 80028e0:	fa02 f303 	lsl.w	r3, r2, r3
 80028e4:	43db      	mvns	r3, r3
 80028e6:	693a      	ldr	r2, [r7, #16]
 80028e8:	4013      	ands	r3, r2
 80028ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	68da      	ldr	r2, [r3, #12]
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	005b      	lsls	r3, r3, #1
 80028f4:	fa02 f303 	lsl.w	r3, r2, r3
 80028f8:	693a      	ldr	r2, [r7, #16]
 80028fa:	4313      	orrs	r3, r2
 80028fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	693a      	ldr	r2, [r7, #16]
 8002902:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800290a:	2201      	movs	r2, #1
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	fa02 f303 	lsl.w	r3, r2, r3
 8002912:	43db      	mvns	r3, r3
 8002914:	693a      	ldr	r2, [r7, #16]
 8002916:	4013      	ands	r3, r2
 8002918:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	091b      	lsrs	r3, r3, #4
 8002920:	f003 0201 	and.w	r2, r3, #1
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	fa02 f303 	lsl.w	r3, r2, r3
 800292a:	693a      	ldr	r2, [r7, #16]
 800292c:	4313      	orrs	r3, r2
 800292e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	693a      	ldr	r2, [r7, #16]
 8002934:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f003 0303 	and.w	r3, r3, #3
 800293e:	2b03      	cmp	r3, #3
 8002940:	d017      	beq.n	8002972 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	68db      	ldr	r3, [r3, #12]
 8002946:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	005b      	lsls	r3, r3, #1
 800294c:	2203      	movs	r2, #3
 800294e:	fa02 f303 	lsl.w	r3, r2, r3
 8002952:	43db      	mvns	r3, r3
 8002954:	693a      	ldr	r2, [r7, #16]
 8002956:	4013      	ands	r3, r2
 8002958:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	689a      	ldr	r2, [r3, #8]
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	005b      	lsls	r3, r3, #1
 8002962:	fa02 f303 	lsl.w	r3, r2, r3
 8002966:	693a      	ldr	r2, [r7, #16]
 8002968:	4313      	orrs	r3, r2
 800296a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	693a      	ldr	r2, [r7, #16]
 8002970:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	f003 0303 	and.w	r3, r3, #3
 800297a:	2b02      	cmp	r3, #2
 800297c:	d123      	bne.n	80029c6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	08da      	lsrs	r2, r3, #3
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	3208      	adds	r2, #8
 8002986:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800298a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	f003 0307 	and.w	r3, r3, #7
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	220f      	movs	r2, #15
 8002996:	fa02 f303 	lsl.w	r3, r2, r3
 800299a:	43db      	mvns	r3, r3
 800299c:	693a      	ldr	r2, [r7, #16]
 800299e:	4013      	ands	r3, r2
 80029a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	691a      	ldr	r2, [r3, #16]
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	f003 0307 	and.w	r3, r3, #7
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	fa02 f303 	lsl.w	r3, r2, r3
 80029b2:	693a      	ldr	r2, [r7, #16]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	08da      	lsrs	r2, r3, #3
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	3208      	adds	r2, #8
 80029c0:	6939      	ldr	r1, [r7, #16]
 80029c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	005b      	lsls	r3, r3, #1
 80029d0:	2203      	movs	r2, #3
 80029d2:	fa02 f303 	lsl.w	r3, r2, r3
 80029d6:	43db      	mvns	r3, r3
 80029d8:	693a      	ldr	r2, [r7, #16]
 80029da:	4013      	ands	r3, r2
 80029dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	f003 0203 	and.w	r2, r3, #3
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	005b      	lsls	r3, r3, #1
 80029ea:	fa02 f303 	lsl.w	r3, r2, r3
 80029ee:	693a      	ldr	r2, [r7, #16]
 80029f0:	4313      	orrs	r3, r2
 80029f2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	693a      	ldr	r2, [r7, #16]
 80029f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	f000 80a6 	beq.w	8002b54 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a08:	4b5b      	ldr	r3, [pc, #364]	@ (8002b78 <HAL_GPIO_Init+0x2e4>)
 8002a0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a0c:	4a5a      	ldr	r2, [pc, #360]	@ (8002b78 <HAL_GPIO_Init+0x2e4>)
 8002a0e:	f043 0301 	orr.w	r3, r3, #1
 8002a12:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a14:	4b58      	ldr	r3, [pc, #352]	@ (8002b78 <HAL_GPIO_Init+0x2e4>)
 8002a16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a18:	f003 0301 	and.w	r3, r3, #1
 8002a1c:	60bb      	str	r3, [r7, #8]
 8002a1e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a20:	4a56      	ldr	r2, [pc, #344]	@ (8002b7c <HAL_GPIO_Init+0x2e8>)
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	089b      	lsrs	r3, r3, #2
 8002a26:	3302      	adds	r3, #2
 8002a28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a2c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	f003 0303 	and.w	r3, r3, #3
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	220f      	movs	r2, #15
 8002a38:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3c:	43db      	mvns	r3, r3
 8002a3e:	693a      	ldr	r2, [r7, #16]
 8002a40:	4013      	ands	r3, r2
 8002a42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002a4a:	d01f      	beq.n	8002a8c <HAL_GPIO_Init+0x1f8>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	4a4c      	ldr	r2, [pc, #304]	@ (8002b80 <HAL_GPIO_Init+0x2ec>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d019      	beq.n	8002a88 <HAL_GPIO_Init+0x1f4>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	4a4b      	ldr	r2, [pc, #300]	@ (8002b84 <HAL_GPIO_Init+0x2f0>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d013      	beq.n	8002a84 <HAL_GPIO_Init+0x1f0>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	4a4a      	ldr	r2, [pc, #296]	@ (8002b88 <HAL_GPIO_Init+0x2f4>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d00d      	beq.n	8002a80 <HAL_GPIO_Init+0x1ec>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	4a49      	ldr	r2, [pc, #292]	@ (8002b8c <HAL_GPIO_Init+0x2f8>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d007      	beq.n	8002a7c <HAL_GPIO_Init+0x1e8>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	4a48      	ldr	r2, [pc, #288]	@ (8002b90 <HAL_GPIO_Init+0x2fc>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d101      	bne.n	8002a78 <HAL_GPIO_Init+0x1e4>
 8002a74:	2305      	movs	r3, #5
 8002a76:	e00a      	b.n	8002a8e <HAL_GPIO_Init+0x1fa>
 8002a78:	2306      	movs	r3, #6
 8002a7a:	e008      	b.n	8002a8e <HAL_GPIO_Init+0x1fa>
 8002a7c:	2304      	movs	r3, #4
 8002a7e:	e006      	b.n	8002a8e <HAL_GPIO_Init+0x1fa>
 8002a80:	2303      	movs	r3, #3
 8002a82:	e004      	b.n	8002a8e <HAL_GPIO_Init+0x1fa>
 8002a84:	2302      	movs	r3, #2
 8002a86:	e002      	b.n	8002a8e <HAL_GPIO_Init+0x1fa>
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e000      	b.n	8002a8e <HAL_GPIO_Init+0x1fa>
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	697a      	ldr	r2, [r7, #20]
 8002a90:	f002 0203 	and.w	r2, r2, #3
 8002a94:	0092      	lsls	r2, r2, #2
 8002a96:	4093      	lsls	r3, r2
 8002a98:	693a      	ldr	r2, [r7, #16]
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a9e:	4937      	ldr	r1, [pc, #220]	@ (8002b7c <HAL_GPIO_Init+0x2e8>)
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	089b      	lsrs	r3, r3, #2
 8002aa4:	3302      	adds	r3, #2
 8002aa6:	693a      	ldr	r2, [r7, #16]
 8002aa8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002aac:	4b39      	ldr	r3, [pc, #228]	@ (8002b94 <HAL_GPIO_Init+0x300>)
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	43db      	mvns	r3, r3
 8002ab6:	693a      	ldr	r2, [r7, #16]
 8002ab8:	4013      	ands	r3, r2
 8002aba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d003      	beq.n	8002ad0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002ac8:	693a      	ldr	r2, [r7, #16]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002ad0:	4a30      	ldr	r2, [pc, #192]	@ (8002b94 <HAL_GPIO_Init+0x300>)
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002ad6:	4b2f      	ldr	r3, [pc, #188]	@ (8002b94 <HAL_GPIO_Init+0x300>)
 8002ad8:	68db      	ldr	r3, [r3, #12]
 8002ada:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	43db      	mvns	r3, r3
 8002ae0:	693a      	ldr	r2, [r7, #16]
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d003      	beq.n	8002afa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002af2:	693a      	ldr	r2, [r7, #16]
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	4313      	orrs	r3, r2
 8002af8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002afa:	4a26      	ldr	r2, [pc, #152]	@ (8002b94 <HAL_GPIO_Init+0x300>)
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002b00:	4b24      	ldr	r3, [pc, #144]	@ (8002b94 <HAL_GPIO_Init+0x300>)
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	43db      	mvns	r3, r3
 8002b0a:	693a      	ldr	r2, [r7, #16]
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d003      	beq.n	8002b24 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002b1c:	693a      	ldr	r2, [r7, #16]
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	4313      	orrs	r3, r2
 8002b22:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002b24:	4a1b      	ldr	r2, [pc, #108]	@ (8002b94 <HAL_GPIO_Init+0x300>)
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002b2a:	4b1a      	ldr	r3, [pc, #104]	@ (8002b94 <HAL_GPIO_Init+0x300>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	43db      	mvns	r3, r3
 8002b34:	693a      	ldr	r2, [r7, #16]
 8002b36:	4013      	ands	r3, r2
 8002b38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d003      	beq.n	8002b4e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002b46:	693a      	ldr	r2, [r7, #16]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002b4e:	4a11      	ldr	r2, [pc, #68]	@ (8002b94 <HAL_GPIO_Init+0x300>)
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	3301      	adds	r3, #1
 8002b58:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	fa22 f303 	lsr.w	r3, r2, r3
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	f47f ae9d 	bne.w	80028a4 <HAL_GPIO_Init+0x10>
  }
}
 8002b6a:	bf00      	nop
 8002b6c:	bf00      	nop
 8002b6e:	371c      	adds	r7, #28
 8002b70:	46bd      	mov	sp, r7
 8002b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b76:	4770      	bx	lr
 8002b78:	40021000 	.word	0x40021000
 8002b7c:	40010000 	.word	0x40010000
 8002b80:	48000400 	.word	0x48000400
 8002b84:	48000800 	.word	0x48000800
 8002b88:	48000c00 	.word	0x48000c00
 8002b8c:	48001000 	.word	0x48001000
 8002b90:	48001400 	.word	0x48001400
 8002b94:	40010400 	.word	0x40010400

08002b98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	460b      	mov	r3, r1
 8002ba2:	807b      	strh	r3, [r7, #2]
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ba8:	787b      	ldrb	r3, [r7, #1]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d003      	beq.n	8002bb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002bae:	887a      	ldrh	r2, [r7, #2]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002bb4:	e002      	b.n	8002bbc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002bb6:	887a      	ldrh	r2, [r7, #2]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002bbc:	bf00      	nop
 8002bbe:	370c      	adds	r7, #12
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc6:	4770      	bx	lr

08002bc8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b084      	sub	sp, #16
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d101      	bne.n	8002bda <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e0c0      	b.n	8002d5c <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d106      	bne.n	8002bf4 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002bee:	6878      	ldr	r0, [r7, #4]
 8002bf0:	f008 feba 	bl	800b968 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2203      	movs	r2, #3
 8002bf8:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4618      	mov	r0, r3
 8002c02:	f005 f91c 	bl	8007e3e <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c06:	2300      	movs	r3, #0
 8002c08:	73fb      	strb	r3, [r7, #15]
 8002c0a:	e03e      	b.n	8002c8a <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002c0c:	7bfa      	ldrb	r2, [r7, #15]
 8002c0e:	6879      	ldr	r1, [r7, #4]
 8002c10:	4613      	mov	r3, r2
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	4413      	add	r3, r2
 8002c16:	00db      	lsls	r3, r3, #3
 8002c18:	440b      	add	r3, r1
 8002c1a:	3311      	adds	r3, #17
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002c20:	7bfa      	ldrb	r2, [r7, #15]
 8002c22:	6879      	ldr	r1, [r7, #4]
 8002c24:	4613      	mov	r3, r2
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	4413      	add	r3, r2
 8002c2a:	00db      	lsls	r3, r3, #3
 8002c2c:	440b      	add	r3, r1
 8002c2e:	3310      	adds	r3, #16
 8002c30:	7bfa      	ldrb	r2, [r7, #15]
 8002c32:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002c34:	7bfa      	ldrb	r2, [r7, #15]
 8002c36:	6879      	ldr	r1, [r7, #4]
 8002c38:	4613      	mov	r3, r2
 8002c3a:	009b      	lsls	r3, r3, #2
 8002c3c:	4413      	add	r3, r2
 8002c3e:	00db      	lsls	r3, r3, #3
 8002c40:	440b      	add	r3, r1
 8002c42:	3313      	adds	r3, #19
 8002c44:	2200      	movs	r2, #0
 8002c46:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002c48:	7bfa      	ldrb	r2, [r7, #15]
 8002c4a:	6879      	ldr	r1, [r7, #4]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	009b      	lsls	r3, r3, #2
 8002c50:	4413      	add	r3, r2
 8002c52:	00db      	lsls	r3, r3, #3
 8002c54:	440b      	add	r3, r1
 8002c56:	3320      	adds	r3, #32
 8002c58:	2200      	movs	r2, #0
 8002c5a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002c5c:	7bfa      	ldrb	r2, [r7, #15]
 8002c5e:	6879      	ldr	r1, [r7, #4]
 8002c60:	4613      	mov	r3, r2
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	4413      	add	r3, r2
 8002c66:	00db      	lsls	r3, r3, #3
 8002c68:	440b      	add	r3, r1
 8002c6a:	3324      	adds	r3, #36	@ 0x24
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002c70:	7bfb      	ldrb	r3, [r7, #15]
 8002c72:	6879      	ldr	r1, [r7, #4]
 8002c74:	1c5a      	adds	r2, r3, #1
 8002c76:	4613      	mov	r3, r2
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	4413      	add	r3, r2
 8002c7c:	00db      	lsls	r3, r3, #3
 8002c7e:	440b      	add	r3, r1
 8002c80:	2200      	movs	r2, #0
 8002c82:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c84:	7bfb      	ldrb	r3, [r7, #15]
 8002c86:	3301      	adds	r3, #1
 8002c88:	73fb      	strb	r3, [r7, #15]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	791b      	ldrb	r3, [r3, #4]
 8002c8e:	7bfa      	ldrb	r2, [r7, #15]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d3bb      	bcc.n	8002c0c <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c94:	2300      	movs	r3, #0
 8002c96:	73fb      	strb	r3, [r7, #15]
 8002c98:	e044      	b.n	8002d24 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002c9a:	7bfa      	ldrb	r2, [r7, #15]
 8002c9c:	6879      	ldr	r1, [r7, #4]
 8002c9e:	4613      	mov	r3, r2
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	4413      	add	r3, r2
 8002ca4:	00db      	lsls	r3, r3, #3
 8002ca6:	440b      	add	r3, r1
 8002ca8:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8002cac:	2200      	movs	r2, #0
 8002cae:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002cb0:	7bfa      	ldrb	r2, [r7, #15]
 8002cb2:	6879      	ldr	r1, [r7, #4]
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	009b      	lsls	r3, r3, #2
 8002cb8:	4413      	add	r3, r2
 8002cba:	00db      	lsls	r3, r3, #3
 8002cbc:	440b      	add	r3, r1
 8002cbe:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002cc2:	7bfa      	ldrb	r2, [r7, #15]
 8002cc4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002cc6:	7bfa      	ldrb	r2, [r7, #15]
 8002cc8:	6879      	ldr	r1, [r7, #4]
 8002cca:	4613      	mov	r3, r2
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	4413      	add	r3, r2
 8002cd0:	00db      	lsls	r3, r3, #3
 8002cd2:	440b      	add	r3, r1
 8002cd4:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8002cd8:	2200      	movs	r2, #0
 8002cda:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002cdc:	7bfa      	ldrb	r2, [r7, #15]
 8002cde:	6879      	ldr	r1, [r7, #4]
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	4413      	add	r3, r2
 8002ce6:	00db      	lsls	r3, r3, #3
 8002ce8:	440b      	add	r3, r1
 8002cea:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8002cee:	2200      	movs	r2, #0
 8002cf0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002cf2:	7bfa      	ldrb	r2, [r7, #15]
 8002cf4:	6879      	ldr	r1, [r7, #4]
 8002cf6:	4613      	mov	r3, r2
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	4413      	add	r3, r2
 8002cfc:	00db      	lsls	r3, r3, #3
 8002cfe:	440b      	add	r3, r1
 8002d00:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8002d04:	2200      	movs	r2, #0
 8002d06:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002d08:	7bfa      	ldrb	r2, [r7, #15]
 8002d0a:	6879      	ldr	r1, [r7, #4]
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	009b      	lsls	r3, r3, #2
 8002d10:	4413      	add	r3, r2
 8002d12:	00db      	lsls	r3, r3, #3
 8002d14:	440b      	add	r3, r1
 8002d16:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d1e:	7bfb      	ldrb	r3, [r7, #15]
 8002d20:	3301      	adds	r3, #1
 8002d22:	73fb      	strb	r3, [r7, #15]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	791b      	ldrb	r3, [r3, #4]
 8002d28:	7bfa      	ldrb	r2, [r7, #15]
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d3b5      	bcc.n	8002c9a <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6818      	ldr	r0, [r3, #0]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	3304      	adds	r3, #4
 8002d36:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002d3a:	f005 f89b 	bl	8007e74 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2201      	movs	r2, #1
 8002d48:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	7a9b      	ldrb	r3, [r3, #10]
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d102      	bne.n	8002d5a <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	f001 fc0e 	bl	8004576 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8002d5a:	2300      	movs	r3, #0
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	3710      	adds	r7, #16
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b082      	sub	sp, #8
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d101      	bne.n	8002d7a <HAL_PCD_Start+0x16>
 8002d76:	2302      	movs	r3, #2
 8002d78:	e012      	b.n	8002da0 <HAL_PCD_Start+0x3c>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4618      	mov	r0, r3
 8002d88:	f005 f842 	bl	8007e10 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4618      	mov	r0, r3
 8002d92:	f006 fe1f 	bl	80099d4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002d9e:	2300      	movs	r3, #0
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3708      	adds	r7, #8
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4618      	mov	r0, r3
 8002db6:	f006 fe24 	bl	8009a02 <USB_ReadInterrupts>
 8002dba:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d003      	beq.n	8002dce <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002dc6:	6878      	ldr	r0, [r7, #4]
 8002dc8:	f000 fb06 	bl	80033d8 <PCD_EP_ISR_Handler>

    return;
 8002dcc:	e110      	b.n	8002ff0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d013      	beq.n	8002e00 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002de0:	b29a      	uxth	r2, r3
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002dea:	b292      	uxth	r2, r2
 8002dec:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002df0:	6878      	ldr	r0, [r7, #4]
 8002df2:	f008 fe4a 	bl	800ba8a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002df6:	2100      	movs	r1, #0
 8002df8:	6878      	ldr	r0, [r7, #4]
 8002dfa:	f000 f8fc 	bl	8002ff6 <HAL_PCD_SetAddress>

    return;
 8002dfe:	e0f7      	b.n	8002ff0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d00c      	beq.n	8002e24 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002e12:	b29a      	uxth	r2, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002e1c:	b292      	uxth	r2, r2
 8002e1e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002e22:	e0e5      	b.n	8002ff0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d00c      	beq.n	8002e48 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002e36:	b29a      	uxth	r2, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002e40:	b292      	uxth	r2, r2
 8002e42:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002e46:	e0d3      	b.n	8002ff0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d034      	beq.n	8002ebc <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002e5a:	b29a      	uxth	r2, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f022 0204 	bic.w	r2, r2, #4
 8002e64:	b292      	uxth	r2, r2
 8002e66:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002e72:	b29a      	uxth	r2, r3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f022 0208 	bic.w	r2, r2, #8
 8002e7c:	b292      	uxth	r2, r2
 8002e7e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8002e88:	2b01      	cmp	r3, #1
 8002e8a:	d107      	bne.n	8002e9c <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002e94:	2100      	movs	r1, #0
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	f008 ffea 	bl	800be70 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	f008 fe2d 	bl	800bafc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002eaa:	b29a      	uxth	r2, r3
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002eb4:	b292      	uxth	r2, r2
 8002eb6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002eba:	e099      	b.n	8002ff0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d027      	beq.n	8002f16 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002ece:	b29a      	uxth	r2, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f042 0208 	orr.w	r2, r2, #8
 8002ed8:	b292      	uxth	r2, r2
 8002eda:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002ee6:	b29a      	uxth	r2, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ef0:	b292      	uxth	r2, r2
 8002ef2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002efe:	b29a      	uxth	r2, r3
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f042 0204 	orr.w	r2, r2, #4
 8002f08:	b292      	uxth	r2, r2
 8002f0a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	f008 fdda 	bl	800bac8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002f14:	e06c      	b.n	8002ff0 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d040      	beq.n	8002fa2 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002f28:	b29a      	uxth	r2, r3
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f32:	b292      	uxth	r2, r2
 8002f34:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d12b      	bne.n	8002f9a <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002f4a:	b29a      	uxth	r2, r3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f042 0204 	orr.w	r2, r2, #4
 8002f54:	b292      	uxth	r2, r2
 8002f56:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002f62:	b29a      	uxth	r2, r3
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f042 0208 	orr.w	r2, r2, #8
 8002f6c:	b292      	uxth	r2, r2
 8002f6e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2201      	movs	r2, #1
 8002f76:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	089b      	lsrs	r3, r3, #2
 8002f86:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002f90:	2101      	movs	r1, #1
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f008 ff6c 	bl	800be70 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8002f98:	e02a      	b.n	8002ff0 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f008 fd94 	bl	800bac8 <HAL_PCD_SuspendCallback>
    return;
 8002fa0:	e026      	b.n	8002ff0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d00f      	beq.n	8002fcc <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002fb4:	b29a      	uxth	r2, r3
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002fbe:	b292      	uxth	r2, r2
 8002fc0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f008 fd52 	bl	800ba6e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002fca:	e011      	b.n	8002ff0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d00c      	beq.n	8002ff0 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002fde:	b29a      	uxth	r2, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002fe8:	b292      	uxth	r2, r2
 8002fea:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002fee:	bf00      	nop
  }
}
 8002ff0:	3710      	adds	r7, #16
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}

08002ff6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002ff6:	b580      	push	{r7, lr}
 8002ff8:	b082      	sub	sp, #8
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	6078      	str	r0, [r7, #4]
 8002ffe:	460b      	mov	r3, r1
 8003000:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003008:	2b01      	cmp	r3, #1
 800300a:	d101      	bne.n	8003010 <HAL_PCD_SetAddress+0x1a>
 800300c:	2302      	movs	r3, #2
 800300e:	e012      	b.n	8003036 <HAL_PCD_SetAddress+0x40>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2201      	movs	r2, #1
 8003014:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	78fa      	ldrb	r2, [r7, #3]
 800301c:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	78fa      	ldrb	r2, [r7, #3]
 8003024:	4611      	mov	r1, r2
 8003026:	4618      	mov	r0, r3
 8003028:	f006 fcc0 	bl	80099ac <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2200      	movs	r2, #0
 8003030:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003034:	2300      	movs	r3, #0
}
 8003036:	4618      	mov	r0, r3
 8003038:	3708      	adds	r7, #8
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}

0800303e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800303e:	b580      	push	{r7, lr}
 8003040:	b084      	sub	sp, #16
 8003042:	af00      	add	r7, sp, #0
 8003044:	6078      	str	r0, [r7, #4]
 8003046:	4608      	mov	r0, r1
 8003048:	4611      	mov	r1, r2
 800304a:	461a      	mov	r2, r3
 800304c:	4603      	mov	r3, r0
 800304e:	70fb      	strb	r3, [r7, #3]
 8003050:	460b      	mov	r3, r1
 8003052:	803b      	strh	r3, [r7, #0]
 8003054:	4613      	mov	r3, r2
 8003056:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003058:	2300      	movs	r3, #0
 800305a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800305c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003060:	2b00      	cmp	r3, #0
 8003062:	da0e      	bge.n	8003082 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003064:	78fb      	ldrb	r3, [r7, #3]
 8003066:	f003 0207 	and.w	r2, r3, #7
 800306a:	4613      	mov	r3, r2
 800306c:	009b      	lsls	r3, r3, #2
 800306e:	4413      	add	r3, r2
 8003070:	00db      	lsls	r3, r3, #3
 8003072:	3310      	adds	r3, #16
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	4413      	add	r3, r2
 8003078:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2201      	movs	r2, #1
 800307e:	705a      	strb	r2, [r3, #1]
 8003080:	e00e      	b.n	80030a0 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003082:	78fb      	ldrb	r3, [r7, #3]
 8003084:	f003 0207 	and.w	r2, r3, #7
 8003088:	4613      	mov	r3, r2
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	4413      	add	r3, r2
 800308e:	00db      	lsls	r3, r3, #3
 8003090:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003094:	687a      	ldr	r2, [r7, #4]
 8003096:	4413      	add	r3, r2
 8003098:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2200      	movs	r2, #0
 800309e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80030a0:	78fb      	ldrb	r3, [r7, #3]
 80030a2:	f003 0307 	and.w	r3, r3, #7
 80030a6:	b2da      	uxtb	r2, r3
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80030ac:	883b      	ldrh	r3, [r7, #0]
 80030ae:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	78ba      	ldrb	r2, [r7, #2]
 80030ba:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80030bc:	78bb      	ldrb	r3, [r7, #2]
 80030be:	2b02      	cmp	r3, #2
 80030c0:	d102      	bne.n	80030c8 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	2200      	movs	r2, #0
 80030c6:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d101      	bne.n	80030d6 <HAL_PCD_EP_Open+0x98>
 80030d2:	2302      	movs	r3, #2
 80030d4:	e00e      	b.n	80030f4 <HAL_PCD_EP_Open+0xb6>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2201      	movs	r2, #1
 80030da:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	68f9      	ldr	r1, [r7, #12]
 80030e4:	4618      	mov	r0, r3
 80030e6:	f004 fee3 	bl	8007eb0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 80030f2:	7afb      	ldrb	r3, [r7, #11]
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	3710      	adds	r7, #16
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}

080030fc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b084      	sub	sp, #16
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
 8003104:	460b      	mov	r3, r1
 8003106:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003108:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800310c:	2b00      	cmp	r3, #0
 800310e:	da0e      	bge.n	800312e <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003110:	78fb      	ldrb	r3, [r7, #3]
 8003112:	f003 0207 	and.w	r2, r3, #7
 8003116:	4613      	mov	r3, r2
 8003118:	009b      	lsls	r3, r3, #2
 800311a:	4413      	add	r3, r2
 800311c:	00db      	lsls	r3, r3, #3
 800311e:	3310      	adds	r3, #16
 8003120:	687a      	ldr	r2, [r7, #4]
 8003122:	4413      	add	r3, r2
 8003124:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2201      	movs	r2, #1
 800312a:	705a      	strb	r2, [r3, #1]
 800312c:	e00e      	b.n	800314c <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800312e:	78fb      	ldrb	r3, [r7, #3]
 8003130:	f003 0207 	and.w	r2, r3, #7
 8003134:	4613      	mov	r3, r2
 8003136:	009b      	lsls	r3, r3, #2
 8003138:	4413      	add	r3, r2
 800313a:	00db      	lsls	r3, r3, #3
 800313c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003140:	687a      	ldr	r2, [r7, #4]
 8003142:	4413      	add	r3, r2
 8003144:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2200      	movs	r2, #0
 800314a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800314c:	78fb      	ldrb	r3, [r7, #3]
 800314e:	f003 0307 	and.w	r3, r3, #7
 8003152:	b2da      	uxtb	r2, r3
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800315e:	2b01      	cmp	r3, #1
 8003160:	d101      	bne.n	8003166 <HAL_PCD_EP_Close+0x6a>
 8003162:	2302      	movs	r3, #2
 8003164:	e00e      	b.n	8003184 <HAL_PCD_EP_Close+0x88>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2201      	movs	r2, #1
 800316a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	68f9      	ldr	r1, [r7, #12]
 8003174:	4618      	mov	r0, r3
 8003176:	f005 fb83 	bl	8008880 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2200      	movs	r2, #0
 800317e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8003182:	2300      	movs	r3, #0
}
 8003184:	4618      	mov	r0, r3
 8003186:	3710      	adds	r7, #16
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}

0800318c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b086      	sub	sp, #24
 8003190:	af00      	add	r7, sp, #0
 8003192:	60f8      	str	r0, [r7, #12]
 8003194:	607a      	str	r2, [r7, #4]
 8003196:	603b      	str	r3, [r7, #0]
 8003198:	460b      	mov	r3, r1
 800319a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800319c:	7afb      	ldrb	r3, [r7, #11]
 800319e:	f003 0207 	and.w	r2, r3, #7
 80031a2:	4613      	mov	r3, r2
 80031a4:	009b      	lsls	r3, r3, #2
 80031a6:	4413      	add	r3, r2
 80031a8:	00db      	lsls	r3, r3, #3
 80031aa:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80031ae:	68fa      	ldr	r2, [r7, #12]
 80031b0:	4413      	add	r3, r2
 80031b2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	687a      	ldr	r2, [r7, #4]
 80031b8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	683a      	ldr	r2, [r7, #0]
 80031be:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	2200      	movs	r2, #0
 80031c4:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	2200      	movs	r2, #0
 80031ca:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80031cc:	7afb      	ldrb	r3, [r7, #11]
 80031ce:	f003 0307 	and.w	r3, r3, #7
 80031d2:	b2da      	uxtb	r2, r3
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	6979      	ldr	r1, [r7, #20]
 80031de:	4618      	mov	r0, r3
 80031e0:	f005 fd3b 	bl	8008c5a <USB_EPStartXfer>

  return HAL_OK;
 80031e4:	2300      	movs	r3, #0
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3718      	adds	r7, #24
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}

080031ee <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80031ee:	b480      	push	{r7}
 80031f0:	b083      	sub	sp, #12
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
 80031f6:	460b      	mov	r3, r1
 80031f8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80031fa:	78fb      	ldrb	r3, [r7, #3]
 80031fc:	f003 0207 	and.w	r2, r3, #7
 8003200:	6879      	ldr	r1, [r7, #4]
 8003202:	4613      	mov	r3, r2
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	4413      	add	r3, r2
 8003208:	00db      	lsls	r3, r3, #3
 800320a:	440b      	add	r3, r1
 800320c:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8003210:	681b      	ldr	r3, [r3, #0]
}
 8003212:	4618      	mov	r0, r3
 8003214:	370c      	adds	r7, #12
 8003216:	46bd      	mov	sp, r7
 8003218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321c:	4770      	bx	lr

0800321e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800321e:	b580      	push	{r7, lr}
 8003220:	b086      	sub	sp, #24
 8003222:	af00      	add	r7, sp, #0
 8003224:	60f8      	str	r0, [r7, #12]
 8003226:	607a      	str	r2, [r7, #4]
 8003228:	603b      	str	r3, [r7, #0]
 800322a:	460b      	mov	r3, r1
 800322c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800322e:	7afb      	ldrb	r3, [r7, #11]
 8003230:	f003 0207 	and.w	r2, r3, #7
 8003234:	4613      	mov	r3, r2
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	4413      	add	r3, r2
 800323a:	00db      	lsls	r3, r3, #3
 800323c:	3310      	adds	r3, #16
 800323e:	68fa      	ldr	r2, [r7, #12]
 8003240:	4413      	add	r3, r2
 8003242:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	683a      	ldr	r2, [r7, #0]
 800324e:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	2201      	movs	r2, #1
 8003254:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	683a      	ldr	r2, [r7, #0]
 800325c:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	2200      	movs	r2, #0
 8003262:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	2201      	movs	r2, #1
 8003268:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800326a:	7afb      	ldrb	r3, [r7, #11]
 800326c:	f003 0307 	and.w	r3, r3, #7
 8003270:	b2da      	uxtb	r2, r3
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	6979      	ldr	r1, [r7, #20]
 800327c:	4618      	mov	r0, r3
 800327e:	f005 fcec 	bl	8008c5a <USB_EPStartXfer>

  return HAL_OK;
 8003282:	2300      	movs	r3, #0
}
 8003284:	4618      	mov	r0, r3
 8003286:	3718      	adds	r7, #24
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}

0800328c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b084      	sub	sp, #16
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	460b      	mov	r3, r1
 8003296:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003298:	78fb      	ldrb	r3, [r7, #3]
 800329a:	f003 0307 	and.w	r3, r3, #7
 800329e:	687a      	ldr	r2, [r7, #4]
 80032a0:	7912      	ldrb	r2, [r2, #4]
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d901      	bls.n	80032aa <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e03e      	b.n	8003328 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80032aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	da0e      	bge.n	80032d0 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80032b2:	78fb      	ldrb	r3, [r7, #3]
 80032b4:	f003 0207 	and.w	r2, r3, #7
 80032b8:	4613      	mov	r3, r2
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	4413      	add	r3, r2
 80032be:	00db      	lsls	r3, r3, #3
 80032c0:	3310      	adds	r3, #16
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	4413      	add	r3, r2
 80032c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2201      	movs	r2, #1
 80032cc:	705a      	strb	r2, [r3, #1]
 80032ce:	e00c      	b.n	80032ea <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80032d0:	78fa      	ldrb	r2, [r7, #3]
 80032d2:	4613      	mov	r3, r2
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	4413      	add	r3, r2
 80032d8:	00db      	lsls	r3, r3, #3
 80032da:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	4413      	add	r3, r2
 80032e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2200      	movs	r2, #0
 80032e8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2201      	movs	r2, #1
 80032ee:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80032f0:	78fb      	ldrb	r3, [r7, #3]
 80032f2:	f003 0307 	and.w	r3, r3, #7
 80032f6:	b2da      	uxtb	r2, r3
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003302:	2b01      	cmp	r3, #1
 8003304:	d101      	bne.n	800330a <HAL_PCD_EP_SetStall+0x7e>
 8003306:	2302      	movs	r3, #2
 8003308:	e00e      	b.n	8003328 <HAL_PCD_EP_SetStall+0x9c>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2201      	movs	r2, #1
 800330e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68f9      	ldr	r1, [r7, #12]
 8003318:	4618      	mov	r0, r3
 800331a:	f006 fa4d 	bl	80097b8 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2200      	movs	r2, #0
 8003322:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003326:	2300      	movs	r3, #0
}
 8003328:	4618      	mov	r0, r3
 800332a:	3710      	adds	r7, #16
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}

08003330 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b084      	sub	sp, #16
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
 8003338:	460b      	mov	r3, r1
 800333a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800333c:	78fb      	ldrb	r3, [r7, #3]
 800333e:	f003 030f 	and.w	r3, r3, #15
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	7912      	ldrb	r2, [r2, #4]
 8003346:	4293      	cmp	r3, r2
 8003348:	d901      	bls.n	800334e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e040      	b.n	80033d0 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800334e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003352:	2b00      	cmp	r3, #0
 8003354:	da0e      	bge.n	8003374 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003356:	78fb      	ldrb	r3, [r7, #3]
 8003358:	f003 0207 	and.w	r2, r3, #7
 800335c:	4613      	mov	r3, r2
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	4413      	add	r3, r2
 8003362:	00db      	lsls	r3, r3, #3
 8003364:	3310      	adds	r3, #16
 8003366:	687a      	ldr	r2, [r7, #4]
 8003368:	4413      	add	r3, r2
 800336a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2201      	movs	r2, #1
 8003370:	705a      	strb	r2, [r3, #1]
 8003372:	e00e      	b.n	8003392 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003374:	78fb      	ldrb	r3, [r7, #3]
 8003376:	f003 0207 	and.w	r2, r3, #7
 800337a:	4613      	mov	r3, r2
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	4413      	add	r3, r2
 8003380:	00db      	lsls	r3, r3, #3
 8003382:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	4413      	add	r3, r2
 800338a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2200      	movs	r2, #0
 8003390:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2200      	movs	r2, #0
 8003396:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003398:	78fb      	ldrb	r3, [r7, #3]
 800339a:	f003 0307 	and.w	r3, r3, #7
 800339e:	b2da      	uxtb	r2, r3
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d101      	bne.n	80033b2 <HAL_PCD_EP_ClrStall+0x82>
 80033ae:	2302      	movs	r3, #2
 80033b0:	e00e      	b.n	80033d0 <HAL_PCD_EP_ClrStall+0xa0>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2201      	movs	r2, #1
 80033b6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	68f9      	ldr	r1, [r7, #12]
 80033c0:	4618      	mov	r0, r3
 80033c2:	f006 fa4a 	bl	800985a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2200      	movs	r2, #0
 80033ca:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80033ce:	2300      	movs	r3, #0
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	3710      	adds	r7, #16
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}

080033d8 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b092      	sub	sp, #72	@ 0x48
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80033e0:	e333      	b.n	8003a4a <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80033ea:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80033ec:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	f003 030f 	and.w	r3, r3, #15
 80033f4:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 80033f8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	f040 8108 	bne.w	8003612 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003402:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003404:	f003 0310 	and.w	r3, r3, #16
 8003408:	2b00      	cmp	r3, #0
 800340a:	d14c      	bne.n	80034a6 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	881b      	ldrh	r3, [r3, #0]
 8003412:	b29b      	uxth	r3, r3
 8003414:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003418:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800341c:	813b      	strh	r3, [r7, #8]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	893b      	ldrh	r3, [r7, #8]
 8003424:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003428:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800342c:	b29b      	uxth	r3, r3
 800342e:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	3310      	adds	r3, #16
 8003434:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800343e:	b29b      	uxth	r3, r3
 8003440:	461a      	mov	r2, r3
 8003442:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003444:	781b      	ldrb	r3, [r3, #0]
 8003446:	00db      	lsls	r3, r3, #3
 8003448:	4413      	add	r3, r2
 800344a:	687a      	ldr	r2, [r7, #4]
 800344c:	6812      	ldr	r2, [r2, #0]
 800344e:	4413      	add	r3, r2
 8003450:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003454:	881b      	ldrh	r3, [r3, #0]
 8003456:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800345a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800345c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800345e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003460:	695a      	ldr	r2, [r3, #20]
 8003462:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003464:	69db      	ldr	r3, [r3, #28]
 8003466:	441a      	add	r2, r3
 8003468:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800346a:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800346c:	2100      	movs	r1, #0
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	f008 fae3 	bl	800ba3a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	7b1b      	ldrb	r3, [r3, #12]
 8003478:	b2db      	uxtb	r3, r3
 800347a:	2b00      	cmp	r3, #0
 800347c:	f000 82e5 	beq.w	8003a4a <PCD_EP_ISR_Handler+0x672>
 8003480:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003482:	699b      	ldr	r3, [r3, #24]
 8003484:	2b00      	cmp	r3, #0
 8003486:	f040 82e0 	bne.w	8003a4a <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	7b1b      	ldrb	r3, [r3, #12]
 800348e:	b2db      	uxtb	r3, r3
 8003490:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003494:	b2da      	uxtb	r2, r3
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2200      	movs	r2, #0
 80034a2:	731a      	strb	r2, [r3, #12]
 80034a4:	e2d1      	b.n	8003a4a <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80034ac:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	881b      	ldrh	r3, [r3, #0]
 80034b4:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80034b6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80034b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d032      	beq.n	8003526 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80034c8:	b29b      	uxth	r3, r3
 80034ca:	461a      	mov	r2, r3
 80034cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	00db      	lsls	r3, r3, #3
 80034d2:	4413      	add	r3, r2
 80034d4:	687a      	ldr	r2, [r7, #4]
 80034d6:	6812      	ldr	r2, [r2, #0]
 80034d8:	4413      	add	r3, r2
 80034da:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80034de:	881b      	ldrh	r3, [r3, #0]
 80034e0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80034e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034e6:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6818      	ldr	r0, [r3, #0]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80034f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034f4:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80034f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034f8:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80034fa:	b29b      	uxth	r3, r3
 80034fc:	f006 fad4 	bl	8009aa8 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	881b      	ldrh	r3, [r3, #0]
 8003506:	b29a      	uxth	r2, r3
 8003508:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800350c:	4013      	ands	r3, r2
 800350e:	817b      	strh	r3, [r7, #10]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	897a      	ldrh	r2, [r7, #10]
 8003516:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800351a:	b292      	uxth	r2, r2
 800351c:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	f008 fa5e 	bl	800b9e0 <HAL_PCD_SetupStageCallback>
 8003524:	e291      	b.n	8003a4a <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003526:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800352a:	2b00      	cmp	r3, #0
 800352c:	f280 828d 	bge.w	8003a4a <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	881b      	ldrh	r3, [r3, #0]
 8003536:	b29a      	uxth	r2, r3
 8003538:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800353c:	4013      	ands	r3, r2
 800353e:	81fb      	strh	r3, [r7, #14]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	89fa      	ldrh	r2, [r7, #14]
 8003546:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800354a:	b292      	uxth	r2, r2
 800354c:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003556:	b29b      	uxth	r3, r3
 8003558:	461a      	mov	r2, r3
 800355a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800355c:	781b      	ldrb	r3, [r3, #0]
 800355e:	00db      	lsls	r3, r3, #3
 8003560:	4413      	add	r3, r2
 8003562:	687a      	ldr	r2, [r7, #4]
 8003564:	6812      	ldr	r2, [r2, #0]
 8003566:	4413      	add	r3, r2
 8003568:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800356c:	881b      	ldrh	r3, [r3, #0]
 800356e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003572:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003574:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003576:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003578:	69db      	ldr	r3, [r3, #28]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d019      	beq.n	80035b2 <PCD_EP_ISR_Handler+0x1da>
 800357e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003580:	695b      	ldr	r3, [r3, #20]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d015      	beq.n	80035b2 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6818      	ldr	r0, [r3, #0]
 800358a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800358c:	6959      	ldr	r1, [r3, #20]
 800358e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003590:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003592:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003594:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003596:	b29b      	uxth	r3, r3
 8003598:	f006 fa86 	bl	8009aa8 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800359c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800359e:	695a      	ldr	r2, [r3, #20]
 80035a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035a2:	69db      	ldr	r3, [r3, #28]
 80035a4:	441a      	add	r2, r3
 80035a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035a8:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80035aa:	2100      	movs	r1, #0
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f008 fa29 	bl	800ba04 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	881b      	ldrh	r3, [r3, #0]
 80035b8:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80035ba:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80035bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	f040 8242 	bne.w	8003a4a <PCD_EP_ISR_Handler+0x672>
 80035c6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80035c8:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80035cc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80035d0:	f000 823b 	beq.w	8003a4a <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	881b      	ldrh	r3, [r3, #0]
 80035da:	b29b      	uxth	r3, r3
 80035dc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80035e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035e4:	81bb      	strh	r3, [r7, #12]
 80035e6:	89bb      	ldrh	r3, [r7, #12]
 80035e8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80035ec:	81bb      	strh	r3, [r7, #12]
 80035ee:	89bb      	ldrh	r3, [r7, #12]
 80035f0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80035f4:	81bb      	strh	r3, [r7, #12]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	89bb      	ldrh	r3, [r7, #12]
 80035fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003600:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003604:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003608:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800360c:	b29b      	uxth	r3, r3
 800360e:	8013      	strh	r3, [r2, #0]
 8003610:	e21b      	b.n	8003a4a <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	461a      	mov	r2, r3
 8003618:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800361c:	009b      	lsls	r3, r3, #2
 800361e:	4413      	add	r3, r2
 8003620:	881b      	ldrh	r3, [r3, #0]
 8003622:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003624:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8003628:	2b00      	cmp	r3, #0
 800362a:	f280 80f1 	bge.w	8003810 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	461a      	mov	r2, r3
 8003634:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003638:	009b      	lsls	r3, r3, #2
 800363a:	4413      	add	r3, r2
 800363c:	881b      	ldrh	r3, [r3, #0]
 800363e:	b29a      	uxth	r2, r3
 8003640:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003644:	4013      	ands	r3, r2
 8003646:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	461a      	mov	r2, r3
 800364e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	4413      	add	r3, r2
 8003656:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003658:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800365c:	b292      	uxth	r2, r2
 800365e:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003660:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8003664:	4613      	mov	r3, r2
 8003666:	009b      	lsls	r3, r3, #2
 8003668:	4413      	add	r3, r2
 800366a:	00db      	lsls	r3, r3, #3
 800366c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003670:	687a      	ldr	r2, [r7, #4]
 8003672:	4413      	add	r3, r2
 8003674:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003676:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003678:	7b1b      	ldrb	r3, [r3, #12]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d123      	bne.n	80036c6 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003686:	b29b      	uxth	r3, r3
 8003688:	461a      	mov	r2, r3
 800368a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800368c:	781b      	ldrb	r3, [r3, #0]
 800368e:	00db      	lsls	r3, r3, #3
 8003690:	4413      	add	r3, r2
 8003692:	687a      	ldr	r2, [r7, #4]
 8003694:	6812      	ldr	r2, [r2, #0]
 8003696:	4413      	add	r3, r2
 8003698:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800369c:	881b      	ldrh	r3, [r3, #0]
 800369e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80036a2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 80036a6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	f000 808b 	beq.w	80037c6 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6818      	ldr	r0, [r3, #0]
 80036b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036b6:	6959      	ldr	r1, [r3, #20]
 80036b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036ba:	88da      	ldrh	r2, [r3, #6]
 80036bc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80036c0:	f006 f9f2 	bl	8009aa8 <USB_ReadPMA>
 80036c4:	e07f      	b.n	80037c6 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80036c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036c8:	78db      	ldrb	r3, [r3, #3]
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	d109      	bne.n	80036e2 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80036ce:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80036d0:	461a      	mov	r2, r3
 80036d2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80036d4:	6878      	ldr	r0, [r7, #4]
 80036d6:	f000 f9c6 	bl	8003a66 <HAL_PCD_EP_DB_Receive>
 80036da:	4603      	mov	r3, r0
 80036dc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80036e0:	e071      	b.n	80037c6 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	461a      	mov	r2, r3
 80036e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036ea:	781b      	ldrb	r3, [r3, #0]
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	4413      	add	r3, r2
 80036f0:	881b      	ldrh	r3, [r3, #0]
 80036f2:	b29b      	uxth	r3, r3
 80036f4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80036f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036fc:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	461a      	mov	r2, r3
 8003704:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003706:	781b      	ldrb	r3, [r3, #0]
 8003708:	009b      	lsls	r3, r3, #2
 800370a:	441a      	add	r2, r3
 800370c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800370e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003712:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003716:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800371a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800371e:	b29b      	uxth	r3, r3
 8003720:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	461a      	mov	r2, r3
 8003728:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800372a:	781b      	ldrb	r3, [r3, #0]
 800372c:	009b      	lsls	r3, r3, #2
 800372e:	4413      	add	r3, r2
 8003730:	881b      	ldrh	r3, [r3, #0]
 8003732:	b29b      	uxth	r3, r3
 8003734:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003738:	2b00      	cmp	r3, #0
 800373a:	d022      	beq.n	8003782 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003744:	b29b      	uxth	r3, r3
 8003746:	461a      	mov	r2, r3
 8003748:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800374a:	781b      	ldrb	r3, [r3, #0]
 800374c:	00db      	lsls	r3, r3, #3
 800374e:	4413      	add	r3, r2
 8003750:	687a      	ldr	r2, [r7, #4]
 8003752:	6812      	ldr	r2, [r2, #0]
 8003754:	4413      	add	r3, r2
 8003756:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800375a:	881b      	ldrh	r3, [r3, #0]
 800375c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003760:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8003764:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003768:	2b00      	cmp	r3, #0
 800376a:	d02c      	beq.n	80037c6 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6818      	ldr	r0, [r3, #0]
 8003770:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003772:	6959      	ldr	r1, [r3, #20]
 8003774:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003776:	891a      	ldrh	r2, [r3, #8]
 8003778:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800377c:	f006 f994 	bl	8009aa8 <USB_ReadPMA>
 8003780:	e021      	b.n	80037c6 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800378a:	b29b      	uxth	r3, r3
 800378c:	461a      	mov	r2, r3
 800378e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003790:	781b      	ldrb	r3, [r3, #0]
 8003792:	00db      	lsls	r3, r3, #3
 8003794:	4413      	add	r3, r2
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	6812      	ldr	r2, [r2, #0]
 800379a:	4413      	add	r3, r2
 800379c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80037a0:	881b      	ldrh	r3, [r3, #0]
 80037a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037a6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80037aa:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d009      	beq.n	80037c6 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6818      	ldr	r0, [r3, #0]
 80037b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037b8:	6959      	ldr	r1, [r3, #20]
 80037ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037bc:	895a      	ldrh	r2, [r3, #10]
 80037be:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80037c2:	f006 f971 	bl	8009aa8 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80037c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037c8:	69da      	ldr	r2, [r3, #28]
 80037ca:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80037ce:	441a      	add	r2, r3
 80037d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037d2:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80037d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037d6:	695a      	ldr	r2, [r3, #20]
 80037d8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80037dc:	441a      	add	r2, r3
 80037de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037e0:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80037e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037e4:	699b      	ldr	r3, [r3, #24]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d005      	beq.n	80037f6 <PCD_EP_ISR_Handler+0x41e>
 80037ea:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80037ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037f0:	691b      	ldr	r3, [r3, #16]
 80037f2:	429a      	cmp	r2, r3
 80037f4:	d206      	bcs.n	8003804 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80037f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037f8:	781b      	ldrb	r3, [r3, #0]
 80037fa:	4619      	mov	r1, r3
 80037fc:	6878      	ldr	r0, [r7, #4]
 80037fe:	f008 f901 	bl	800ba04 <HAL_PCD_DataOutStageCallback>
 8003802:	e005      	b.n	8003810 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800380a:	4618      	mov	r0, r3
 800380c:	f005 fa25 	bl	8008c5a <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003810:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003812:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003816:	2b00      	cmp	r3, #0
 8003818:	f000 8117 	beq.w	8003a4a <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800381c:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8003820:	4613      	mov	r3, r2
 8003822:	009b      	lsls	r3, r3, #2
 8003824:	4413      	add	r3, r2
 8003826:	00db      	lsls	r3, r3, #3
 8003828:	3310      	adds	r3, #16
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	4413      	add	r3, r2
 800382e:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	461a      	mov	r2, r3
 8003836:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	4413      	add	r3, r2
 800383e:	881b      	ldrh	r3, [r3, #0]
 8003840:	b29b      	uxth	r3, r3
 8003842:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003846:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800384a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	461a      	mov	r2, r3
 8003852:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8003856:	009b      	lsls	r3, r3, #2
 8003858:	441a      	add	r2, r3
 800385a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800385c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003860:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003864:	b29b      	uxth	r3, r3
 8003866:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8003868:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800386a:	78db      	ldrb	r3, [r3, #3]
 800386c:	2b01      	cmp	r3, #1
 800386e:	f040 80a1 	bne.w	80039b4 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8003872:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003874:	2200      	movs	r2, #0
 8003876:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8003878:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800387a:	7b1b      	ldrb	r3, [r3, #12]
 800387c:	2b00      	cmp	r3, #0
 800387e:	f000 8092 	beq.w	80039a6 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003882:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003884:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003888:	2b00      	cmp	r3, #0
 800388a:	d046      	beq.n	800391a <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800388c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800388e:	785b      	ldrb	r3, [r3, #1]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d126      	bne.n	80038e2 <PCD_EP_ISR_Handler+0x50a>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	617b      	str	r3, [r7, #20]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80038a2:	b29b      	uxth	r3, r3
 80038a4:	461a      	mov	r2, r3
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	4413      	add	r3, r2
 80038aa:	617b      	str	r3, [r7, #20]
 80038ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038ae:	781b      	ldrb	r3, [r3, #0]
 80038b0:	00da      	lsls	r2, r3, #3
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	4413      	add	r3, r2
 80038b6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80038ba:	613b      	str	r3, [r7, #16]
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	881b      	ldrh	r3, [r3, #0]
 80038c0:	b29b      	uxth	r3, r3
 80038c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80038c6:	b29a      	uxth	r2, r3
 80038c8:	693b      	ldr	r3, [r7, #16]
 80038ca:	801a      	strh	r2, [r3, #0]
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	881b      	ldrh	r3, [r3, #0]
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80038d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80038da:	b29a      	uxth	r2, r3
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	801a      	strh	r2, [r3, #0]
 80038e0:	e061      	b.n	80039a6 <PCD_EP_ISR_Handler+0x5ce>
 80038e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038e4:	785b      	ldrb	r3, [r3, #1]
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d15d      	bne.n	80039a6 <PCD_EP_ISR_Handler+0x5ce>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	61fb      	str	r3, [r7, #28]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	461a      	mov	r2, r3
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	4413      	add	r3, r2
 8003900:	61fb      	str	r3, [r7, #28]
 8003902:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003904:	781b      	ldrb	r3, [r3, #0]
 8003906:	00da      	lsls	r2, r3, #3
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	4413      	add	r3, r2
 800390c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003910:	61bb      	str	r3, [r7, #24]
 8003912:	69bb      	ldr	r3, [r7, #24]
 8003914:	2200      	movs	r2, #0
 8003916:	801a      	strh	r2, [r3, #0]
 8003918:	e045      	b.n	80039a6 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003920:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003922:	785b      	ldrb	r3, [r3, #1]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d126      	bne.n	8003976 <PCD_EP_ISR_Handler+0x59e>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	627b      	str	r3, [r7, #36]	@ 0x24
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003936:	b29b      	uxth	r3, r3
 8003938:	461a      	mov	r2, r3
 800393a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800393c:	4413      	add	r3, r2
 800393e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003940:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	00da      	lsls	r2, r3, #3
 8003946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003948:	4413      	add	r3, r2
 800394a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800394e:	623b      	str	r3, [r7, #32]
 8003950:	6a3b      	ldr	r3, [r7, #32]
 8003952:	881b      	ldrh	r3, [r3, #0]
 8003954:	b29b      	uxth	r3, r3
 8003956:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800395a:	b29a      	uxth	r2, r3
 800395c:	6a3b      	ldr	r3, [r7, #32]
 800395e:	801a      	strh	r2, [r3, #0]
 8003960:	6a3b      	ldr	r3, [r7, #32]
 8003962:	881b      	ldrh	r3, [r3, #0]
 8003964:	b29b      	uxth	r3, r3
 8003966:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800396a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800396e:	b29a      	uxth	r2, r3
 8003970:	6a3b      	ldr	r3, [r7, #32]
 8003972:	801a      	strh	r2, [r3, #0]
 8003974:	e017      	b.n	80039a6 <PCD_EP_ISR_Handler+0x5ce>
 8003976:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003978:	785b      	ldrb	r3, [r3, #1]
 800397a:	2b01      	cmp	r3, #1
 800397c:	d113      	bne.n	80039a6 <PCD_EP_ISR_Handler+0x5ce>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003986:	b29b      	uxth	r3, r3
 8003988:	461a      	mov	r2, r3
 800398a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800398c:	4413      	add	r3, r2
 800398e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003990:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003992:	781b      	ldrb	r3, [r3, #0]
 8003994:	00da      	lsls	r2, r3, #3
 8003996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003998:	4413      	add	r3, r2
 800399a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800399e:	62bb      	str	r3, [r7, #40]	@ 0x28
 80039a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039a2:	2200      	movs	r2, #0
 80039a4:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80039a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039a8:	781b      	ldrb	r3, [r3, #0]
 80039aa:	4619      	mov	r1, r3
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f008 f844 	bl	800ba3a <HAL_PCD_DataInStageCallback>
 80039b2:	e04a      	b.n	8003a4a <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80039b4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80039b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d13f      	bne.n	8003a3e <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80039c6:	b29b      	uxth	r3, r3
 80039c8:	461a      	mov	r2, r3
 80039ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039cc:	781b      	ldrb	r3, [r3, #0]
 80039ce:	00db      	lsls	r3, r3, #3
 80039d0:	4413      	add	r3, r2
 80039d2:	687a      	ldr	r2, [r7, #4]
 80039d4:	6812      	ldr	r2, [r2, #0]
 80039d6:	4413      	add	r3, r2
 80039d8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80039dc:	881b      	ldrh	r3, [r3, #0]
 80039de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80039e2:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 80039e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039e6:	699a      	ldr	r2, [r3, #24]
 80039e8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80039ea:	429a      	cmp	r2, r3
 80039ec:	d906      	bls.n	80039fc <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 80039ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039f0:	699a      	ldr	r2, [r3, #24]
 80039f2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80039f4:	1ad2      	subs	r2, r2, r3
 80039f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039f8:	619a      	str	r2, [r3, #24]
 80039fa:	e002      	b.n	8003a02 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 80039fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039fe:	2200      	movs	r2, #0
 8003a00:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8003a02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a04:	699b      	ldr	r3, [r3, #24]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d106      	bne.n	8003a18 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003a0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	4619      	mov	r1, r3
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	f008 f812 	bl	800ba3a <HAL_PCD_DataInStageCallback>
 8003a16:	e018      	b.n	8003a4a <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8003a18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a1a:	695a      	ldr	r2, [r3, #20]
 8003a1c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003a1e:	441a      	add	r2, r3
 8003a20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a22:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8003a24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a26:	69da      	ldr	r2, [r3, #28]
 8003a28:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003a2a:	441a      	add	r2, r3
 8003a2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a2e:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003a36:	4618      	mov	r0, r3
 8003a38:	f005 f90f 	bl	8008c5a <USB_EPStartXfer>
 8003a3c:	e005      	b.n	8003a4a <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003a3e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003a40:	461a      	mov	r2, r3
 8003a42:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003a44:	6878      	ldr	r0, [r7, #4]
 8003a46:	f000 f917 	bl	8003c78 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003a52:	b29b      	uxth	r3, r3
 8003a54:	b21b      	sxth	r3, r3
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	f6ff acc3 	blt.w	80033e2 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003a5c:	2300      	movs	r3, #0
}
 8003a5e:	4618      	mov	r0, r3
 8003a60:	3748      	adds	r7, #72	@ 0x48
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}

08003a66 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003a66:	b580      	push	{r7, lr}
 8003a68:	b088      	sub	sp, #32
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	60f8      	str	r0, [r7, #12]
 8003a6e:	60b9      	str	r1, [r7, #8]
 8003a70:	4613      	mov	r3, r2
 8003a72:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003a74:	88fb      	ldrh	r3, [r7, #6]
 8003a76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d07c      	beq.n	8003b78 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003a86:	b29b      	uxth	r3, r3
 8003a88:	461a      	mov	r2, r3
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	781b      	ldrb	r3, [r3, #0]
 8003a8e:	00db      	lsls	r3, r3, #3
 8003a90:	4413      	add	r3, r2
 8003a92:	68fa      	ldr	r2, [r7, #12]
 8003a94:	6812      	ldr	r2, [r2, #0]
 8003a96:	4413      	add	r3, r2
 8003a98:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003a9c:	881b      	ldrh	r3, [r3, #0]
 8003a9e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003aa2:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	699a      	ldr	r2, [r3, #24]
 8003aa8:	8b7b      	ldrh	r3, [r7, #26]
 8003aaa:	429a      	cmp	r2, r3
 8003aac:	d306      	bcc.n	8003abc <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	699a      	ldr	r2, [r3, #24]
 8003ab2:	8b7b      	ldrh	r3, [r7, #26]
 8003ab4:	1ad2      	subs	r2, r2, r3
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	619a      	str	r2, [r3, #24]
 8003aba:	e002      	b.n	8003ac2 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	699b      	ldr	r3, [r3, #24]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d123      	bne.n	8003b12 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	461a      	mov	r2, r3
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	009b      	lsls	r3, r3, #2
 8003ad6:	4413      	add	r3, r2
 8003ad8:	881b      	ldrh	r3, [r3, #0]
 8003ada:	b29b      	uxth	r3, r3
 8003adc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003ae0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ae4:	833b      	strh	r3, [r7, #24]
 8003ae6:	8b3b      	ldrh	r3, [r7, #24]
 8003ae8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003aec:	833b      	strh	r3, [r7, #24]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	461a      	mov	r2, r3
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	781b      	ldrb	r3, [r3, #0]
 8003af8:	009b      	lsls	r3, r3, #2
 8003afa:	441a      	add	r2, r3
 8003afc:	8b3b      	ldrh	r3, [r7, #24]
 8003afe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003b02:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003b06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b0e:	b29b      	uxth	r3, r3
 8003b10:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003b12:	88fb      	ldrh	r3, [r7, #6]
 8003b14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d01f      	beq.n	8003b5c <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	461a      	mov	r2, r3
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	781b      	ldrb	r3, [r3, #0]
 8003b26:	009b      	lsls	r3, r3, #2
 8003b28:	4413      	add	r3, r2
 8003b2a:	881b      	ldrh	r3, [r3, #0]
 8003b2c:	b29b      	uxth	r3, r3
 8003b2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b36:	82fb      	strh	r3, [r7, #22]
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	461a      	mov	r2, r3
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	781b      	ldrb	r3, [r3, #0]
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	441a      	add	r2, r3
 8003b46:	8afb      	ldrh	r3, [r7, #22]
 8003b48:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003b4c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003b50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b54:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003b58:	b29b      	uxth	r3, r3
 8003b5a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003b5c:	8b7b      	ldrh	r3, [r7, #26]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	f000 8085 	beq.w	8003c6e <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6818      	ldr	r0, [r3, #0]
 8003b68:	68bb      	ldr	r3, [r7, #8]
 8003b6a:	6959      	ldr	r1, [r3, #20]
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	891a      	ldrh	r2, [r3, #8]
 8003b70:	8b7b      	ldrh	r3, [r7, #26]
 8003b72:	f005 ff99 	bl	8009aa8 <USB_ReadPMA>
 8003b76:	e07a      	b.n	8003c6e <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	461a      	mov	r2, r3
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	781b      	ldrb	r3, [r3, #0]
 8003b88:	00db      	lsls	r3, r3, #3
 8003b8a:	4413      	add	r3, r2
 8003b8c:	68fa      	ldr	r2, [r7, #12]
 8003b8e:	6812      	ldr	r2, [r2, #0]
 8003b90:	4413      	add	r3, r2
 8003b92:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003b96:	881b      	ldrh	r3, [r3, #0]
 8003b98:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b9c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	699a      	ldr	r2, [r3, #24]
 8003ba2:	8b7b      	ldrh	r3, [r7, #26]
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d306      	bcc.n	8003bb6 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	699a      	ldr	r2, [r3, #24]
 8003bac:	8b7b      	ldrh	r3, [r7, #26]
 8003bae:	1ad2      	subs	r2, r2, r3
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	619a      	str	r2, [r3, #24]
 8003bb4:	e002      	b.n	8003bbc <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d123      	bne.n	8003c0c <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	461a      	mov	r2, r3
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	781b      	ldrb	r3, [r3, #0]
 8003bce:	009b      	lsls	r3, r3, #2
 8003bd0:	4413      	add	r3, r2
 8003bd2:	881b      	ldrh	r3, [r3, #0]
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003bda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003bde:	83fb      	strh	r3, [r7, #30]
 8003be0:	8bfb      	ldrh	r3, [r7, #30]
 8003be2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003be6:	83fb      	strh	r3, [r7, #30]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	461a      	mov	r2, r3
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	441a      	add	r2, r3
 8003bf6:	8bfb      	ldrh	r3, [r7, #30]
 8003bf8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003bfc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003c00:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c08:	b29b      	uxth	r3, r3
 8003c0a:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003c0c:	88fb      	ldrh	r3, [r7, #6]
 8003c0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d11f      	bne.n	8003c56 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	461a      	mov	r2, r3
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	781b      	ldrb	r3, [r3, #0]
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	4413      	add	r3, r2
 8003c24:	881b      	ldrh	r3, [r3, #0]
 8003c26:	b29b      	uxth	r3, r3
 8003c28:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c30:	83bb      	strh	r3, [r7, #28]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	461a      	mov	r2, r3
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	781b      	ldrb	r3, [r3, #0]
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	441a      	add	r2, r3
 8003c40:	8bbb      	ldrh	r3, [r7, #28]
 8003c42:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003c46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003c4a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c4e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003c52:	b29b      	uxth	r3, r3
 8003c54:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003c56:	8b7b      	ldrh	r3, [r7, #26]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d008      	beq.n	8003c6e <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6818      	ldr	r0, [r3, #0]
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	6959      	ldr	r1, [r3, #20]
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	895a      	ldrh	r2, [r3, #10]
 8003c68:	8b7b      	ldrh	r3, [r7, #26]
 8003c6a:	f005 ff1d 	bl	8009aa8 <USB_ReadPMA>
    }
  }

  return count;
 8003c6e:	8b7b      	ldrh	r3, [r7, #26]
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	3720      	adds	r7, #32
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}

08003c78 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b0a6      	sub	sp, #152	@ 0x98
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	60f8      	str	r0, [r7, #12]
 8003c80:	60b9      	str	r1, [r7, #8]
 8003c82:	4613      	mov	r3, r2
 8003c84:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003c86:	88fb      	ldrh	r3, [r7, #6]
 8003c88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	f000 81f7 	beq.w	8004080 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c9a:	b29b      	uxth	r3, r3
 8003c9c:	461a      	mov	r2, r3
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	00db      	lsls	r3, r3, #3
 8003ca4:	4413      	add	r3, r2
 8003ca6:	68fa      	ldr	r2, [r7, #12]
 8003ca8:	6812      	ldr	r2, [r2, #0]
 8003caa:	4413      	add	r3, r2
 8003cac:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003cb0:	881b      	ldrh	r3, [r3, #0]
 8003cb2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003cb6:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	699a      	ldr	r2, [r3, #24]
 8003cbe:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	d907      	bls.n	8003cd6 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	699a      	ldr	r2, [r3, #24]
 8003cca:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003cce:	1ad2      	subs	r2, r2, r3
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	619a      	str	r2, [r3, #24]
 8003cd4:	e002      	b.n	8003cdc <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	699b      	ldr	r3, [r3, #24]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	f040 80e1 	bne.w	8003ea8 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	785b      	ldrb	r3, [r3, #1]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d126      	bne.n	8003d3c <HAL_PCD_EP_DB_Transmit+0xc4>
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	633b      	str	r3, [r7, #48]	@ 0x30
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	461a      	mov	r2, r3
 8003d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d02:	4413      	add	r3, r2
 8003d04:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	781b      	ldrb	r3, [r3, #0]
 8003d0a:	00da      	lsls	r2, r3, #3
 8003d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d0e:	4413      	add	r3, r2
 8003d10:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003d14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d18:	881b      	ldrh	r3, [r3, #0]
 8003d1a:	b29b      	uxth	r3, r3
 8003d1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d20:	b29a      	uxth	r2, r3
 8003d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d24:	801a      	strh	r2, [r3, #0]
 8003d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d28:	881b      	ldrh	r3, [r3, #0]
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d30:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d34:	b29a      	uxth	r2, r3
 8003d36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d38:	801a      	strh	r2, [r3, #0]
 8003d3a:	e01a      	b.n	8003d72 <HAL_PCD_EP_DB_Transmit+0xfa>
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	785b      	ldrb	r3, [r3, #1]
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d116      	bne.n	8003d72 <HAL_PCD_EP_DB_Transmit+0xfa>
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	461a      	mov	r2, r3
 8003d56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d58:	4413      	add	r3, r2
 8003d5a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	781b      	ldrb	r3, [r3, #0]
 8003d60:	00da      	lsls	r2, r3, #3
 8003d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d64:	4413      	add	r3, r2
 8003d66:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003d6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d6e:	2200      	movs	r2, #0
 8003d70:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	785b      	ldrb	r3, [r3, #1]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d126      	bne.n	8003dce <HAL_PCD_EP_DB_Transmit+0x156>
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	623b      	str	r3, [r7, #32]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d8e:	b29b      	uxth	r3, r3
 8003d90:	461a      	mov	r2, r3
 8003d92:	6a3b      	ldr	r3, [r7, #32]
 8003d94:	4413      	add	r3, r2
 8003d96:	623b      	str	r3, [r7, #32]
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	00da      	lsls	r2, r3, #3
 8003d9e:	6a3b      	ldr	r3, [r7, #32]
 8003da0:	4413      	add	r3, r2
 8003da2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003da6:	61fb      	str	r3, [r7, #28]
 8003da8:	69fb      	ldr	r3, [r7, #28]
 8003daa:	881b      	ldrh	r3, [r3, #0]
 8003dac:	b29b      	uxth	r3, r3
 8003dae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003db2:	b29a      	uxth	r2, r3
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	801a      	strh	r2, [r3, #0]
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	881b      	ldrh	r3, [r3, #0]
 8003dbc:	b29b      	uxth	r3, r3
 8003dbe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003dc2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003dc6:	b29a      	uxth	r2, r3
 8003dc8:	69fb      	ldr	r3, [r7, #28]
 8003dca:	801a      	strh	r2, [r3, #0]
 8003dcc:	e017      	b.n	8003dfe <HAL_PCD_EP_DB_Transmit+0x186>
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	785b      	ldrb	r3, [r3, #1]
 8003dd2:	2b01      	cmp	r3, #1
 8003dd4:	d113      	bne.n	8003dfe <HAL_PCD_EP_DB_Transmit+0x186>
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003dde:	b29b      	uxth	r3, r3
 8003de0:	461a      	mov	r2, r3
 8003de2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003de4:	4413      	add	r3, r2
 8003de6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	00da      	lsls	r2, r3, #3
 8003dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003df0:	4413      	add	r3, r2
 8003df2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003df6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	78db      	ldrb	r3, [r3, #3]
 8003e02:	2b02      	cmp	r3, #2
 8003e04:	d123      	bne.n	8003e4e <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	461a      	mov	r2, r3
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	781b      	ldrb	r3, [r3, #0]
 8003e10:	009b      	lsls	r3, r3, #2
 8003e12:	4413      	add	r3, r2
 8003e14:	881b      	ldrh	r3, [r3, #0]
 8003e16:	b29b      	uxth	r3, r3
 8003e18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003e1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e20:	837b      	strh	r3, [r7, #26]
 8003e22:	8b7b      	ldrh	r3, [r7, #26]
 8003e24:	f083 0320 	eor.w	r3, r3, #32
 8003e28:	837b      	strh	r3, [r7, #26]
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	461a      	mov	r2, r3
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	781b      	ldrb	r3, [r3, #0]
 8003e34:	009b      	lsls	r3, r3, #2
 8003e36:	441a      	add	r2, r3
 8003e38:	8b7b      	ldrh	r3, [r7, #26]
 8003e3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003e3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003e42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e4a:	b29b      	uxth	r3, r3
 8003e4c:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	781b      	ldrb	r3, [r3, #0]
 8003e52:	4619      	mov	r1, r3
 8003e54:	68f8      	ldr	r0, [r7, #12]
 8003e56:	f007 fdf0 	bl	800ba3a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003e5a:	88fb      	ldrh	r3, [r7, #6]
 8003e5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d01f      	beq.n	8003ea4 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	461a      	mov	r2, r3
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	781b      	ldrb	r3, [r3, #0]
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	4413      	add	r3, r2
 8003e72:	881b      	ldrh	r3, [r3, #0]
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003e7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e7e:	833b      	strh	r3, [r7, #24]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	461a      	mov	r2, r3
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	781b      	ldrb	r3, [r3, #0]
 8003e8a:	009b      	lsls	r3, r3, #2
 8003e8c:	441a      	add	r2, r3
 8003e8e:	8b3b      	ldrh	r3, [r7, #24]
 8003e90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003e94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003e98:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003e9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	e31f      	b.n	80044e8 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003ea8:	88fb      	ldrh	r3, [r7, #6]
 8003eaa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d021      	beq.n	8003ef6 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	461a      	mov	r2, r3
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	781b      	ldrb	r3, [r3, #0]
 8003ebc:	009b      	lsls	r3, r3, #2
 8003ebe:	4413      	add	r3, r2
 8003ec0:	881b      	ldrh	r3, [r3, #0]
 8003ec2:	b29b      	uxth	r3, r3
 8003ec4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ec8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ecc:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	781b      	ldrb	r3, [r3, #0]
 8003eda:	009b      	lsls	r3, r3, #2
 8003edc:	441a      	add	r2, r3
 8003ede:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003ee2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003ee6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003eea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003eee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	f040 82ca 	bne.w	8004496 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	695a      	ldr	r2, [r3, #20]
 8003f06:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003f0a:	441a      	add	r2, r3
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	69da      	ldr	r2, [r3, #28]
 8003f14:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003f18:	441a      	add	r2, r3
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	6a1a      	ldr	r2, [r3, #32]
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	691b      	ldr	r3, [r3, #16]
 8003f26:	429a      	cmp	r2, r3
 8003f28:	d309      	bcc.n	8003f3e <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	691b      	ldr	r3, [r3, #16]
 8003f2e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	6a1a      	ldr	r2, [r3, #32]
 8003f34:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f36:	1ad2      	subs	r2, r2, r3
 8003f38:	68bb      	ldr	r3, [r7, #8]
 8003f3a:	621a      	str	r2, [r3, #32]
 8003f3c:	e015      	b.n	8003f6a <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	6a1b      	ldr	r3, [r3, #32]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d107      	bne.n	8003f56 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8003f46:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003f4a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003f54:	e009      	b.n	8003f6a <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	6a1b      	ldr	r3, [r3, #32]
 8003f62:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	2200      	movs	r2, #0
 8003f68:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	785b      	ldrb	r3, [r3, #1]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d15f      	bne.n	8004032 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	461a      	mov	r2, r3
 8003f84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f86:	4413      	add	r3, r2
 8003f88:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	781b      	ldrb	r3, [r3, #0]
 8003f8e:	00da      	lsls	r2, r3, #3
 8003f90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f92:	4413      	add	r3, r2
 8003f94:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003f98:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f9c:	881b      	ldrh	r3, [r3, #0]
 8003f9e:	b29b      	uxth	r3, r3
 8003fa0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003fa4:	b29a      	uxth	r2, r3
 8003fa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fa8:	801a      	strh	r2, [r3, #0]
 8003faa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d10a      	bne.n	8003fc6 <HAL_PCD_EP_DB_Transmit+0x34e>
 8003fb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fb2:	881b      	ldrh	r3, [r3, #0]
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003fba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003fbe:	b29a      	uxth	r2, r3
 8003fc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fc2:	801a      	strh	r2, [r3, #0]
 8003fc4:	e051      	b.n	800406a <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003fc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003fc8:	2b3e      	cmp	r3, #62	@ 0x3e
 8003fca:	d816      	bhi.n	8003ffa <HAL_PCD_EP_DB_Transmit+0x382>
 8003fcc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003fce:	085b      	lsrs	r3, r3, #1
 8003fd0:	653b      	str	r3, [r7, #80]	@ 0x50
 8003fd2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003fd4:	f003 0301 	and.w	r3, r3, #1
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d002      	beq.n	8003fe2 <HAL_PCD_EP_DB_Transmit+0x36a>
 8003fdc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003fde:	3301      	adds	r3, #1
 8003fe0:	653b      	str	r3, [r7, #80]	@ 0x50
 8003fe2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fe4:	881b      	ldrh	r3, [r3, #0]
 8003fe6:	b29a      	uxth	r2, r3
 8003fe8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003fea:	b29b      	uxth	r3, r3
 8003fec:	029b      	lsls	r3, r3, #10
 8003fee:	b29b      	uxth	r3, r3
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	b29a      	uxth	r2, r3
 8003ff4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ff6:	801a      	strh	r2, [r3, #0]
 8003ff8:	e037      	b.n	800406a <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003ffa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ffc:	095b      	lsrs	r3, r3, #5
 8003ffe:	653b      	str	r3, [r7, #80]	@ 0x50
 8004000:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004002:	f003 031f 	and.w	r3, r3, #31
 8004006:	2b00      	cmp	r3, #0
 8004008:	d102      	bne.n	8004010 <HAL_PCD_EP_DB_Transmit+0x398>
 800400a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800400c:	3b01      	subs	r3, #1
 800400e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004010:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004012:	881b      	ldrh	r3, [r3, #0]
 8004014:	b29a      	uxth	r2, r3
 8004016:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004018:	b29b      	uxth	r3, r3
 800401a:	029b      	lsls	r3, r3, #10
 800401c:	b29b      	uxth	r3, r3
 800401e:	4313      	orrs	r3, r2
 8004020:	b29b      	uxth	r3, r3
 8004022:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004026:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800402a:	b29a      	uxth	r2, r3
 800402c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800402e:	801a      	strh	r2, [r3, #0]
 8004030:	e01b      	b.n	800406a <HAL_PCD_EP_DB_Transmit+0x3f2>
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	785b      	ldrb	r3, [r3, #1]
 8004036:	2b01      	cmp	r3, #1
 8004038:	d117      	bne.n	800406a <HAL_PCD_EP_DB_Transmit+0x3f2>
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004048:	b29b      	uxth	r3, r3
 800404a:	461a      	mov	r2, r3
 800404c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800404e:	4413      	add	r3, r2
 8004050:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	781b      	ldrb	r3, [r3, #0]
 8004056:	00da      	lsls	r2, r3, #3
 8004058:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800405a:	4413      	add	r3, r2
 800405c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004060:	647b      	str	r3, [r7, #68]	@ 0x44
 8004062:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004064:	b29a      	uxth	r2, r3
 8004066:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004068:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	6818      	ldr	r0, [r3, #0]
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	6959      	ldr	r1, [r3, #20]
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	891a      	ldrh	r2, [r3, #8]
 8004076:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004078:	b29b      	uxth	r3, r3
 800407a:	f005 fcd2 	bl	8009a22 <USB_WritePMA>
 800407e:	e20a      	b.n	8004496 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004088:	b29b      	uxth	r3, r3
 800408a:	461a      	mov	r2, r3
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	00db      	lsls	r3, r3, #3
 8004092:	4413      	add	r3, r2
 8004094:	68fa      	ldr	r2, [r7, #12]
 8004096:	6812      	ldr	r2, [r2, #0]
 8004098:	4413      	add	r3, r2
 800409a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800409e:	881b      	ldrh	r3, [r3, #0]
 80040a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040a4:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	699a      	ldr	r2, [r3, #24]
 80040ac:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d307      	bcc.n	80040c4 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	699a      	ldr	r2, [r3, #24]
 80040b8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80040bc:	1ad2      	subs	r2, r2, r3
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	619a      	str	r2, [r3, #24]
 80040c2:	e002      	b.n	80040ca <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	2200      	movs	r2, #0
 80040c8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	699b      	ldr	r3, [r3, #24]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	f040 80f6 	bne.w	80042c0 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	785b      	ldrb	r3, [r3, #1]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d126      	bne.n	800412a <HAL_PCD_EP_DB_Transmit+0x4b2>
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	677b      	str	r3, [r7, #116]	@ 0x74
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80040ea:	b29b      	uxth	r3, r3
 80040ec:	461a      	mov	r2, r3
 80040ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80040f0:	4413      	add	r3, r2
 80040f2:	677b      	str	r3, [r7, #116]	@ 0x74
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	781b      	ldrb	r3, [r3, #0]
 80040f8:	00da      	lsls	r2, r3, #3
 80040fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80040fc:	4413      	add	r3, r2
 80040fe:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004102:	673b      	str	r3, [r7, #112]	@ 0x70
 8004104:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004106:	881b      	ldrh	r3, [r3, #0]
 8004108:	b29b      	uxth	r3, r3
 800410a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800410e:	b29a      	uxth	r2, r3
 8004110:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004112:	801a      	strh	r2, [r3, #0]
 8004114:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004116:	881b      	ldrh	r3, [r3, #0]
 8004118:	b29b      	uxth	r3, r3
 800411a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800411e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004122:	b29a      	uxth	r2, r3
 8004124:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004126:	801a      	strh	r2, [r3, #0]
 8004128:	e01a      	b.n	8004160 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	785b      	ldrb	r3, [r3, #1]
 800412e:	2b01      	cmp	r3, #1
 8004130:	d116      	bne.n	8004160 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004140:	b29b      	uxth	r3, r3
 8004142:	461a      	mov	r2, r3
 8004144:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004146:	4413      	add	r3, r2
 8004148:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	781b      	ldrb	r3, [r3, #0]
 800414e:	00da      	lsls	r2, r3, #3
 8004150:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004152:	4413      	add	r3, r2
 8004154:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004158:	67bb      	str	r3, [r7, #120]	@ 0x78
 800415a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800415c:	2200      	movs	r2, #0
 800415e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	785b      	ldrb	r3, [r3, #1]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d12f      	bne.n	80041d0 <HAL_PCD_EP_DB_Transmit+0x558>
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004180:	b29b      	uxth	r3, r3
 8004182:	461a      	mov	r2, r3
 8004184:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004188:	4413      	add	r3, r2
 800418a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	781b      	ldrb	r3, [r3, #0]
 8004192:	00da      	lsls	r2, r3, #3
 8004194:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004198:	4413      	add	r3, r2
 800419a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800419e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80041a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80041a6:	881b      	ldrh	r3, [r3, #0]
 80041a8:	b29b      	uxth	r3, r3
 80041aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80041ae:	b29a      	uxth	r2, r3
 80041b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80041b4:	801a      	strh	r2, [r3, #0]
 80041b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80041ba:	881b      	ldrh	r3, [r3, #0]
 80041bc:	b29b      	uxth	r3, r3
 80041be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80041c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80041c6:	b29a      	uxth	r2, r3
 80041c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80041cc:	801a      	strh	r2, [r3, #0]
 80041ce:	e01c      	b.n	800420a <HAL_PCD_EP_DB_Transmit+0x592>
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	785b      	ldrb	r3, [r3, #1]
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d118      	bne.n	800420a <HAL_PCD_EP_DB_Transmit+0x592>
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80041e0:	b29b      	uxth	r3, r3
 80041e2:	461a      	mov	r2, r3
 80041e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80041e8:	4413      	add	r3, r2
 80041ea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	781b      	ldrb	r3, [r3, #0]
 80041f2:	00da      	lsls	r2, r3, #3
 80041f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80041f8:	4413      	add	r3, r2
 80041fa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80041fe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004202:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004206:	2200      	movs	r2, #0
 8004208:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	78db      	ldrb	r3, [r3, #3]
 800420e:	2b02      	cmp	r3, #2
 8004210:	d127      	bne.n	8004262 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	461a      	mov	r2, r3
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	781b      	ldrb	r3, [r3, #0]
 800421c:	009b      	lsls	r3, r3, #2
 800421e:	4413      	add	r3, r2
 8004220:	881b      	ldrh	r3, [r3, #0]
 8004222:	b29b      	uxth	r3, r3
 8004224:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004228:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800422c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8004230:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8004234:	f083 0320 	eor.w	r3, r3, #32
 8004238:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	461a      	mov	r2, r3
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	781b      	ldrb	r3, [r3, #0]
 8004246:	009b      	lsls	r3, r3, #2
 8004248:	441a      	add	r2, r3
 800424a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800424e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004252:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004256:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800425a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800425e:	b29b      	uxth	r3, r3
 8004260:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	781b      	ldrb	r3, [r3, #0]
 8004266:	4619      	mov	r1, r3
 8004268:	68f8      	ldr	r0, [r7, #12]
 800426a:	f007 fbe6 	bl	800ba3a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800426e:	88fb      	ldrh	r3, [r7, #6]
 8004270:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004274:	2b00      	cmp	r3, #0
 8004276:	d121      	bne.n	80042bc <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	461a      	mov	r2, r3
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	781b      	ldrb	r3, [r3, #0]
 8004282:	009b      	lsls	r3, r3, #2
 8004284:	4413      	add	r3, r2
 8004286:	881b      	ldrh	r3, [r3, #0]
 8004288:	b29b      	uxth	r3, r3
 800428a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800428e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004292:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	461a      	mov	r2, r3
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	781b      	ldrb	r3, [r3, #0]
 80042a0:	009b      	lsls	r3, r3, #2
 80042a2:	441a      	add	r2, r3
 80042a4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80042a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80042ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80042b0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80042b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80042bc:	2300      	movs	r3, #0
 80042be:	e113      	b.n	80044e8 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80042c0:	88fb      	ldrh	r3, [r7, #6]
 80042c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d121      	bne.n	800430e <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	461a      	mov	r2, r3
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	781b      	ldrb	r3, [r3, #0]
 80042d4:	009b      	lsls	r3, r3, #2
 80042d6:	4413      	add	r3, r2
 80042d8:	881b      	ldrh	r3, [r3, #0]
 80042da:	b29b      	uxth	r3, r3
 80042dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80042e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042e4:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	461a      	mov	r2, r3
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	781b      	ldrb	r3, [r3, #0]
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	441a      	add	r2, r3
 80042f6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80042fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80042fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004302:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004306:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800430a:	b29b      	uxth	r3, r3
 800430c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004314:	2b01      	cmp	r3, #1
 8004316:	f040 80be 	bne.w	8004496 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	695a      	ldr	r2, [r3, #20]
 800431e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004322:	441a      	add	r2, r3
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	69da      	ldr	r2, [r3, #28]
 800432c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004330:	441a      	add	r2, r3
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	6a1a      	ldr	r2, [r3, #32]
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	691b      	ldr	r3, [r3, #16]
 800433e:	429a      	cmp	r2, r3
 8004340:	d309      	bcc.n	8004356 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8004342:	68bb      	ldr	r3, [r7, #8]
 8004344:	691b      	ldr	r3, [r3, #16]
 8004346:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	6a1a      	ldr	r2, [r3, #32]
 800434c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800434e:	1ad2      	subs	r2, r2, r3
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	621a      	str	r2, [r3, #32]
 8004354:	e015      	b.n	8004382 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	6a1b      	ldr	r3, [r3, #32]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d107      	bne.n	800436e <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800435e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8004362:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	2200      	movs	r2, #0
 8004368:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800436c:	e009      	b.n	8004382 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	6a1b      	ldr	r3, [r3, #32]
 8004372:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	2200      	movs	r2, #0
 8004378:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	2200      	movs	r2, #0
 800437e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	785b      	ldrb	r3, [r3, #1]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d15f      	bne.n	8004450 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800439e:	b29b      	uxth	r3, r3
 80043a0:	461a      	mov	r2, r3
 80043a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80043a4:	4413      	add	r3, r2
 80043a6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	781b      	ldrb	r3, [r3, #0]
 80043ac:	00da      	lsls	r2, r3, #3
 80043ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80043b0:	4413      	add	r3, r2
 80043b2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80043b6:	667b      	str	r3, [r7, #100]	@ 0x64
 80043b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80043ba:	881b      	ldrh	r3, [r3, #0]
 80043bc:	b29b      	uxth	r3, r3
 80043be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043c2:	b29a      	uxth	r2, r3
 80043c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80043c6:	801a      	strh	r2, [r3, #0]
 80043c8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d10a      	bne.n	80043e4 <HAL_PCD_EP_DB_Transmit+0x76c>
 80043ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80043d0:	881b      	ldrh	r3, [r3, #0]
 80043d2:	b29b      	uxth	r3, r3
 80043d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80043d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80043dc:	b29a      	uxth	r2, r3
 80043de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80043e0:	801a      	strh	r2, [r3, #0]
 80043e2:	e04e      	b.n	8004482 <HAL_PCD_EP_DB_Transmit+0x80a>
 80043e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043e6:	2b3e      	cmp	r3, #62	@ 0x3e
 80043e8:	d816      	bhi.n	8004418 <HAL_PCD_EP_DB_Transmit+0x7a0>
 80043ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043ec:	085b      	lsrs	r3, r3, #1
 80043ee:	663b      	str	r3, [r7, #96]	@ 0x60
 80043f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043f2:	f003 0301 	and.w	r3, r3, #1
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d002      	beq.n	8004400 <HAL_PCD_EP_DB_Transmit+0x788>
 80043fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80043fc:	3301      	adds	r3, #1
 80043fe:	663b      	str	r3, [r7, #96]	@ 0x60
 8004400:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004402:	881b      	ldrh	r3, [r3, #0]
 8004404:	b29a      	uxth	r2, r3
 8004406:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004408:	b29b      	uxth	r3, r3
 800440a:	029b      	lsls	r3, r3, #10
 800440c:	b29b      	uxth	r3, r3
 800440e:	4313      	orrs	r3, r2
 8004410:	b29a      	uxth	r2, r3
 8004412:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004414:	801a      	strh	r2, [r3, #0]
 8004416:	e034      	b.n	8004482 <HAL_PCD_EP_DB_Transmit+0x80a>
 8004418:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800441a:	095b      	lsrs	r3, r3, #5
 800441c:	663b      	str	r3, [r7, #96]	@ 0x60
 800441e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004420:	f003 031f 	and.w	r3, r3, #31
 8004424:	2b00      	cmp	r3, #0
 8004426:	d102      	bne.n	800442e <HAL_PCD_EP_DB_Transmit+0x7b6>
 8004428:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800442a:	3b01      	subs	r3, #1
 800442c:	663b      	str	r3, [r7, #96]	@ 0x60
 800442e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004430:	881b      	ldrh	r3, [r3, #0]
 8004432:	b29a      	uxth	r2, r3
 8004434:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004436:	b29b      	uxth	r3, r3
 8004438:	029b      	lsls	r3, r3, #10
 800443a:	b29b      	uxth	r3, r3
 800443c:	4313      	orrs	r3, r2
 800443e:	b29b      	uxth	r3, r3
 8004440:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004444:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004448:	b29a      	uxth	r2, r3
 800444a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800444c:	801a      	strh	r2, [r3, #0]
 800444e:	e018      	b.n	8004482 <HAL_PCD_EP_DB_Transmit+0x80a>
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	785b      	ldrb	r3, [r3, #1]
 8004454:	2b01      	cmp	r3, #1
 8004456:	d114      	bne.n	8004482 <HAL_PCD_EP_DB_Transmit+0x80a>
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004460:	b29b      	uxth	r3, r3
 8004462:	461a      	mov	r2, r3
 8004464:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004466:	4413      	add	r3, r2
 8004468:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	781b      	ldrb	r3, [r3, #0]
 800446e:	00da      	lsls	r2, r3, #3
 8004470:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004472:	4413      	add	r3, r2
 8004474:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004478:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800447a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800447c:	b29a      	uxth	r2, r3
 800447e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004480:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	6818      	ldr	r0, [r3, #0]
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	6959      	ldr	r1, [r3, #20]
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	895a      	ldrh	r2, [r3, #10]
 800448e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004490:	b29b      	uxth	r3, r3
 8004492:	f005 fac6 	bl	8009a22 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	461a      	mov	r2, r3
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	781b      	ldrb	r3, [r3, #0]
 80044a0:	009b      	lsls	r3, r3, #2
 80044a2:	4413      	add	r3, r2
 80044a4:	881b      	ldrh	r3, [r3, #0]
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044b0:	82fb      	strh	r3, [r7, #22]
 80044b2:	8afb      	ldrh	r3, [r7, #22]
 80044b4:	f083 0310 	eor.w	r3, r3, #16
 80044b8:	82fb      	strh	r3, [r7, #22]
 80044ba:	8afb      	ldrh	r3, [r7, #22]
 80044bc:	f083 0320 	eor.w	r3, r3, #32
 80044c0:	82fb      	strh	r3, [r7, #22]
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	461a      	mov	r2, r3
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	781b      	ldrb	r3, [r3, #0]
 80044cc:	009b      	lsls	r3, r3, #2
 80044ce:	441a      	add	r2, r3
 80044d0:	8afb      	ldrh	r3, [r7, #22]
 80044d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80044d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80044da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044e2:	b29b      	uxth	r3, r3
 80044e4:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80044e6:	2300      	movs	r3, #0
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3798      	adds	r7, #152	@ 0x98
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}

080044f0 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b087      	sub	sp, #28
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	60f8      	str	r0, [r7, #12]
 80044f8:	607b      	str	r3, [r7, #4]
 80044fa:	460b      	mov	r3, r1
 80044fc:	817b      	strh	r3, [r7, #10]
 80044fe:	4613      	mov	r3, r2
 8004500:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004502:	897b      	ldrh	r3, [r7, #10]
 8004504:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004508:	b29b      	uxth	r3, r3
 800450a:	2b00      	cmp	r3, #0
 800450c:	d00b      	beq.n	8004526 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800450e:	897b      	ldrh	r3, [r7, #10]
 8004510:	f003 0207 	and.w	r2, r3, #7
 8004514:	4613      	mov	r3, r2
 8004516:	009b      	lsls	r3, r3, #2
 8004518:	4413      	add	r3, r2
 800451a:	00db      	lsls	r3, r3, #3
 800451c:	3310      	adds	r3, #16
 800451e:	68fa      	ldr	r2, [r7, #12]
 8004520:	4413      	add	r3, r2
 8004522:	617b      	str	r3, [r7, #20]
 8004524:	e009      	b.n	800453a <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004526:	897a      	ldrh	r2, [r7, #10]
 8004528:	4613      	mov	r3, r2
 800452a:	009b      	lsls	r3, r3, #2
 800452c:	4413      	add	r3, r2
 800452e:	00db      	lsls	r3, r3, #3
 8004530:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004534:	68fa      	ldr	r2, [r7, #12]
 8004536:	4413      	add	r3, r2
 8004538:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800453a:	893b      	ldrh	r3, [r7, #8]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d107      	bne.n	8004550 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	2200      	movs	r2, #0
 8004544:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	b29a      	uxth	r2, r3
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	80da      	strh	r2, [r3, #6]
 800454e:	e00b      	b.n	8004568 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	2201      	movs	r2, #1
 8004554:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	b29a      	uxth	r2, r3
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	0c1b      	lsrs	r3, r3, #16
 8004562:	b29a      	uxth	r2, r3
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004568:	2300      	movs	r3, #0
}
 800456a:	4618      	mov	r0, r3
 800456c:	371c      	adds	r7, #28
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr

08004576 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004576:	b480      	push	{r7}
 8004578:	b085      	sub	sp, #20
 800457a:	af00      	add	r7, sp, #0
 800457c:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2200      	movs	r2, #0
 8004590:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800459a:	b29b      	uxth	r3, r3
 800459c:	f043 0301 	orr.w	r3, r3, #1
 80045a0:	b29a      	uxth	r2, r3
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80045ae:	b29b      	uxth	r3, r3
 80045b0:	f043 0302 	orr.w	r3, r3, #2
 80045b4:	b29a      	uxth	r2, r3
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80045bc:	2300      	movs	r3, #0
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3714      	adds	r7, #20
 80045c2:	46bd      	mov	sp, r7
 80045c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c8:	4770      	bx	lr
	...

080045cc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80045cc:	b480      	push	{r7}
 80045ce:	b085      	sub	sp, #20
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d141      	bne.n	800465e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80045da:	4b4b      	ldr	r3, [pc, #300]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80045e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045e6:	d131      	bne.n	800464c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80045e8:	4b47      	ldr	r3, [pc, #284]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045ee:	4a46      	ldr	r2, [pc, #280]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80045f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80045f8:	4b43      	ldr	r3, [pc, #268]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004600:	4a41      	ldr	r2, [pc, #260]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004602:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004606:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004608:	4b40      	ldr	r3, [pc, #256]	@ (800470c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	2232      	movs	r2, #50	@ 0x32
 800460e:	fb02 f303 	mul.w	r3, r2, r3
 8004612:	4a3f      	ldr	r2, [pc, #252]	@ (8004710 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004614:	fba2 2303 	umull	r2, r3, r2, r3
 8004618:	0c9b      	lsrs	r3, r3, #18
 800461a:	3301      	adds	r3, #1
 800461c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800461e:	e002      	b.n	8004626 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	3b01      	subs	r3, #1
 8004624:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004626:	4b38      	ldr	r3, [pc, #224]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004628:	695b      	ldr	r3, [r3, #20]
 800462a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800462e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004632:	d102      	bne.n	800463a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d1f2      	bne.n	8004620 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800463a:	4b33      	ldr	r3, [pc, #204]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800463c:	695b      	ldr	r3, [r3, #20]
 800463e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004642:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004646:	d158      	bne.n	80046fa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004648:	2303      	movs	r3, #3
 800464a:	e057      	b.n	80046fc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800464c:	4b2e      	ldr	r3, [pc, #184]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800464e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004652:	4a2d      	ldr	r2, [pc, #180]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004654:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004658:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800465c:	e04d      	b.n	80046fa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004664:	d141      	bne.n	80046ea <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004666:	4b28      	ldr	r3, [pc, #160]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800466e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004672:	d131      	bne.n	80046d8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004674:	4b24      	ldr	r3, [pc, #144]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004676:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800467a:	4a23      	ldr	r2, [pc, #140]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800467c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004680:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004684:	4b20      	ldr	r3, [pc, #128]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800468c:	4a1e      	ldr	r2, [pc, #120]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800468e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004692:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004694:	4b1d      	ldr	r3, [pc, #116]	@ (800470c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	2232      	movs	r2, #50	@ 0x32
 800469a:	fb02 f303 	mul.w	r3, r2, r3
 800469e:	4a1c      	ldr	r2, [pc, #112]	@ (8004710 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80046a0:	fba2 2303 	umull	r2, r3, r2, r3
 80046a4:	0c9b      	lsrs	r3, r3, #18
 80046a6:	3301      	adds	r3, #1
 80046a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046aa:	e002      	b.n	80046b2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	3b01      	subs	r3, #1
 80046b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046b2:	4b15      	ldr	r3, [pc, #84]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046b4:	695b      	ldr	r3, [r3, #20]
 80046b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046be:	d102      	bne.n	80046c6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d1f2      	bne.n	80046ac <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80046c6:	4b10      	ldr	r3, [pc, #64]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046c8:	695b      	ldr	r3, [r3, #20]
 80046ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046d2:	d112      	bne.n	80046fa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80046d4:	2303      	movs	r3, #3
 80046d6:	e011      	b.n	80046fc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80046d8:	4b0b      	ldr	r3, [pc, #44]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046de:	4a0a      	ldr	r2, [pc, #40]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80046e8:	e007      	b.n	80046fa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80046ea:	4b07      	ldr	r3, [pc, #28]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80046f2:	4a05      	ldr	r2, [pc, #20]	@ (8004708 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046f4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80046f8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80046fa:	2300      	movs	r3, #0
}
 80046fc:	4618      	mov	r0, r3
 80046fe:	3714      	adds	r7, #20
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr
 8004708:	40007000 	.word	0x40007000
 800470c:	20000000 	.word	0x20000000
 8004710:	431bde83 	.word	0x431bde83

08004714 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004714:	b480      	push	{r7}
 8004716:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004718:	4b05      	ldr	r3, [pc, #20]	@ (8004730 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	4a04      	ldr	r2, [pc, #16]	@ (8004730 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800471e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004722:	6093      	str	r3, [r2, #8]
}
 8004724:	bf00      	nop
 8004726:	46bd      	mov	sp, r7
 8004728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472c:	4770      	bx	lr
 800472e:	bf00      	nop
 8004730:	40007000 	.word	0x40007000

08004734 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b088      	sub	sp, #32
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d101      	bne.n	8004746 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	e2fe      	b.n	8004d44 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f003 0301 	and.w	r3, r3, #1
 800474e:	2b00      	cmp	r3, #0
 8004750:	d075      	beq.n	800483e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004752:	4b97      	ldr	r3, [pc, #604]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	f003 030c 	and.w	r3, r3, #12
 800475a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800475c:	4b94      	ldr	r3, [pc, #592]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 800475e:	68db      	ldr	r3, [r3, #12]
 8004760:	f003 0303 	and.w	r3, r3, #3
 8004764:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004766:	69bb      	ldr	r3, [r7, #24]
 8004768:	2b0c      	cmp	r3, #12
 800476a:	d102      	bne.n	8004772 <HAL_RCC_OscConfig+0x3e>
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	2b03      	cmp	r3, #3
 8004770:	d002      	beq.n	8004778 <HAL_RCC_OscConfig+0x44>
 8004772:	69bb      	ldr	r3, [r7, #24]
 8004774:	2b08      	cmp	r3, #8
 8004776:	d10b      	bne.n	8004790 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004778:	4b8d      	ldr	r3, [pc, #564]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004780:	2b00      	cmp	r3, #0
 8004782:	d05b      	beq.n	800483c <HAL_RCC_OscConfig+0x108>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d157      	bne.n	800483c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	e2d9      	b.n	8004d44 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004798:	d106      	bne.n	80047a8 <HAL_RCC_OscConfig+0x74>
 800479a:	4b85      	ldr	r3, [pc, #532]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a84      	ldr	r2, [pc, #528]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 80047a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047a4:	6013      	str	r3, [r2, #0]
 80047a6:	e01d      	b.n	80047e4 <HAL_RCC_OscConfig+0xb0>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80047b0:	d10c      	bne.n	80047cc <HAL_RCC_OscConfig+0x98>
 80047b2:	4b7f      	ldr	r3, [pc, #508]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a7e      	ldr	r2, [pc, #504]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 80047b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80047bc:	6013      	str	r3, [r2, #0]
 80047be:	4b7c      	ldr	r3, [pc, #496]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4a7b      	ldr	r2, [pc, #492]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 80047c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047c8:	6013      	str	r3, [r2, #0]
 80047ca:	e00b      	b.n	80047e4 <HAL_RCC_OscConfig+0xb0>
 80047cc:	4b78      	ldr	r3, [pc, #480]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a77      	ldr	r2, [pc, #476]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 80047d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047d6:	6013      	str	r3, [r2, #0]
 80047d8:	4b75      	ldr	r3, [pc, #468]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a74      	ldr	r2, [pc, #464]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 80047de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80047e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d013      	beq.n	8004814 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047ec:	f7fd fbd6 	bl	8001f9c <HAL_GetTick>
 80047f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047f2:	e008      	b.n	8004806 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047f4:	f7fd fbd2 	bl	8001f9c <HAL_GetTick>
 80047f8:	4602      	mov	r2, r0
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	1ad3      	subs	r3, r2, r3
 80047fe:	2b64      	cmp	r3, #100	@ 0x64
 8004800:	d901      	bls.n	8004806 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004802:	2303      	movs	r3, #3
 8004804:	e29e      	b.n	8004d44 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004806:	4b6a      	ldr	r3, [pc, #424]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800480e:	2b00      	cmp	r3, #0
 8004810:	d0f0      	beq.n	80047f4 <HAL_RCC_OscConfig+0xc0>
 8004812:	e014      	b.n	800483e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004814:	f7fd fbc2 	bl	8001f9c <HAL_GetTick>
 8004818:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800481a:	e008      	b.n	800482e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800481c:	f7fd fbbe 	bl	8001f9c <HAL_GetTick>
 8004820:	4602      	mov	r2, r0
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	1ad3      	subs	r3, r2, r3
 8004826:	2b64      	cmp	r3, #100	@ 0x64
 8004828:	d901      	bls.n	800482e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800482a:	2303      	movs	r3, #3
 800482c:	e28a      	b.n	8004d44 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800482e:	4b60      	ldr	r3, [pc, #384]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004836:	2b00      	cmp	r3, #0
 8004838:	d1f0      	bne.n	800481c <HAL_RCC_OscConfig+0xe8>
 800483a:	e000      	b.n	800483e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800483c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f003 0302 	and.w	r3, r3, #2
 8004846:	2b00      	cmp	r3, #0
 8004848:	d075      	beq.n	8004936 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800484a:	4b59      	ldr	r3, [pc, #356]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	f003 030c 	and.w	r3, r3, #12
 8004852:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004854:	4b56      	ldr	r3, [pc, #344]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 8004856:	68db      	ldr	r3, [r3, #12]
 8004858:	f003 0303 	and.w	r3, r3, #3
 800485c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800485e:	69bb      	ldr	r3, [r7, #24]
 8004860:	2b0c      	cmp	r3, #12
 8004862:	d102      	bne.n	800486a <HAL_RCC_OscConfig+0x136>
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	2b02      	cmp	r3, #2
 8004868:	d002      	beq.n	8004870 <HAL_RCC_OscConfig+0x13c>
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	2b04      	cmp	r3, #4
 800486e:	d11f      	bne.n	80048b0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004870:	4b4f      	ldr	r3, [pc, #316]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004878:	2b00      	cmp	r3, #0
 800487a:	d005      	beq.n	8004888 <HAL_RCC_OscConfig+0x154>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d101      	bne.n	8004888 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	e25d      	b.n	8004d44 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004888:	4b49      	ldr	r3, [pc, #292]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	691b      	ldr	r3, [r3, #16]
 8004894:	061b      	lsls	r3, r3, #24
 8004896:	4946      	ldr	r1, [pc, #280]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 8004898:	4313      	orrs	r3, r2
 800489a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800489c:	4b45      	ldr	r3, [pc, #276]	@ (80049b4 <HAL_RCC_OscConfig+0x280>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4618      	mov	r0, r3
 80048a2:	f7fd fb2f 	bl	8001f04 <HAL_InitTick>
 80048a6:	4603      	mov	r3, r0
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d043      	beq.n	8004934 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	e249      	b.n	8004d44 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	68db      	ldr	r3, [r3, #12]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d023      	beq.n	8004900 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048b8:	4b3d      	ldr	r3, [pc, #244]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a3c      	ldr	r2, [pc, #240]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 80048be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048c4:	f7fd fb6a 	bl	8001f9c <HAL_GetTick>
 80048c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048ca:	e008      	b.n	80048de <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048cc:	f7fd fb66 	bl	8001f9c <HAL_GetTick>
 80048d0:	4602      	mov	r2, r0
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	1ad3      	subs	r3, r2, r3
 80048d6:	2b02      	cmp	r3, #2
 80048d8:	d901      	bls.n	80048de <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	e232      	b.n	8004d44 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048de:	4b34      	ldr	r3, [pc, #208]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d0f0      	beq.n	80048cc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048ea:	4b31      	ldr	r3, [pc, #196]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	691b      	ldr	r3, [r3, #16]
 80048f6:	061b      	lsls	r3, r3, #24
 80048f8:	492d      	ldr	r1, [pc, #180]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 80048fa:	4313      	orrs	r3, r2
 80048fc:	604b      	str	r3, [r1, #4]
 80048fe:	e01a      	b.n	8004936 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004900:	4b2b      	ldr	r3, [pc, #172]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a2a      	ldr	r2, [pc, #168]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 8004906:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800490a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800490c:	f7fd fb46 	bl	8001f9c <HAL_GetTick>
 8004910:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004912:	e008      	b.n	8004926 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004914:	f7fd fb42 	bl	8001f9c <HAL_GetTick>
 8004918:	4602      	mov	r2, r0
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	1ad3      	subs	r3, r2, r3
 800491e:	2b02      	cmp	r3, #2
 8004920:	d901      	bls.n	8004926 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004922:	2303      	movs	r3, #3
 8004924:	e20e      	b.n	8004d44 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004926:	4b22      	ldr	r3, [pc, #136]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800492e:	2b00      	cmp	r3, #0
 8004930:	d1f0      	bne.n	8004914 <HAL_RCC_OscConfig+0x1e0>
 8004932:	e000      	b.n	8004936 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004934:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f003 0308 	and.w	r3, r3, #8
 800493e:	2b00      	cmp	r3, #0
 8004940:	d041      	beq.n	80049c6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	695b      	ldr	r3, [r3, #20]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d01c      	beq.n	8004984 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800494a:	4b19      	ldr	r3, [pc, #100]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 800494c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004950:	4a17      	ldr	r2, [pc, #92]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 8004952:	f043 0301 	orr.w	r3, r3, #1
 8004956:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800495a:	f7fd fb1f 	bl	8001f9c <HAL_GetTick>
 800495e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004960:	e008      	b.n	8004974 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004962:	f7fd fb1b 	bl	8001f9c <HAL_GetTick>
 8004966:	4602      	mov	r2, r0
 8004968:	693b      	ldr	r3, [r7, #16]
 800496a:	1ad3      	subs	r3, r2, r3
 800496c:	2b02      	cmp	r3, #2
 800496e:	d901      	bls.n	8004974 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004970:	2303      	movs	r3, #3
 8004972:	e1e7      	b.n	8004d44 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004974:	4b0e      	ldr	r3, [pc, #56]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 8004976:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800497a:	f003 0302 	and.w	r3, r3, #2
 800497e:	2b00      	cmp	r3, #0
 8004980:	d0ef      	beq.n	8004962 <HAL_RCC_OscConfig+0x22e>
 8004982:	e020      	b.n	80049c6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004984:	4b0a      	ldr	r3, [pc, #40]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 8004986:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800498a:	4a09      	ldr	r2, [pc, #36]	@ (80049b0 <HAL_RCC_OscConfig+0x27c>)
 800498c:	f023 0301 	bic.w	r3, r3, #1
 8004990:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004994:	f7fd fb02 	bl	8001f9c <HAL_GetTick>
 8004998:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800499a:	e00d      	b.n	80049b8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800499c:	f7fd fafe 	bl	8001f9c <HAL_GetTick>
 80049a0:	4602      	mov	r2, r0
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	1ad3      	subs	r3, r2, r3
 80049a6:	2b02      	cmp	r3, #2
 80049a8:	d906      	bls.n	80049b8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80049aa:	2303      	movs	r3, #3
 80049ac:	e1ca      	b.n	8004d44 <HAL_RCC_OscConfig+0x610>
 80049ae:	bf00      	nop
 80049b0:	40021000 	.word	0x40021000
 80049b4:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80049b8:	4b8c      	ldr	r3, [pc, #560]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 80049ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049be:	f003 0302 	and.w	r3, r3, #2
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d1ea      	bne.n	800499c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f003 0304 	and.w	r3, r3, #4
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	f000 80a6 	beq.w	8004b20 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049d4:	2300      	movs	r3, #0
 80049d6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80049d8:	4b84      	ldr	r3, [pc, #528]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 80049da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d101      	bne.n	80049e8 <HAL_RCC_OscConfig+0x2b4>
 80049e4:	2301      	movs	r3, #1
 80049e6:	e000      	b.n	80049ea <HAL_RCC_OscConfig+0x2b6>
 80049e8:	2300      	movs	r3, #0
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d00d      	beq.n	8004a0a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049ee:	4b7f      	ldr	r3, [pc, #508]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 80049f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049f2:	4a7e      	ldr	r2, [pc, #504]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 80049f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80049fa:	4b7c      	ldr	r3, [pc, #496]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 80049fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a02:	60fb      	str	r3, [r7, #12]
 8004a04:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004a06:	2301      	movs	r3, #1
 8004a08:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a0a:	4b79      	ldr	r3, [pc, #484]	@ (8004bf0 <HAL_RCC_OscConfig+0x4bc>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d118      	bne.n	8004a48 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a16:	4b76      	ldr	r3, [pc, #472]	@ (8004bf0 <HAL_RCC_OscConfig+0x4bc>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a75      	ldr	r2, [pc, #468]	@ (8004bf0 <HAL_RCC_OscConfig+0x4bc>)
 8004a1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a22:	f7fd fabb 	bl	8001f9c <HAL_GetTick>
 8004a26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a28:	e008      	b.n	8004a3c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a2a:	f7fd fab7 	bl	8001f9c <HAL_GetTick>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	693b      	ldr	r3, [r7, #16]
 8004a32:	1ad3      	subs	r3, r2, r3
 8004a34:	2b02      	cmp	r3, #2
 8004a36:	d901      	bls.n	8004a3c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	e183      	b.n	8004d44 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004a3c:	4b6c      	ldr	r3, [pc, #432]	@ (8004bf0 <HAL_RCC_OscConfig+0x4bc>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d0f0      	beq.n	8004a2a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d108      	bne.n	8004a62 <HAL_RCC_OscConfig+0x32e>
 8004a50:	4b66      	ldr	r3, [pc, #408]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 8004a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a56:	4a65      	ldr	r2, [pc, #404]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 8004a58:	f043 0301 	orr.w	r3, r3, #1
 8004a5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a60:	e024      	b.n	8004aac <HAL_RCC_OscConfig+0x378>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	2b05      	cmp	r3, #5
 8004a68:	d110      	bne.n	8004a8c <HAL_RCC_OscConfig+0x358>
 8004a6a:	4b60      	ldr	r3, [pc, #384]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 8004a6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a70:	4a5e      	ldr	r2, [pc, #376]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 8004a72:	f043 0304 	orr.w	r3, r3, #4
 8004a76:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a7a:	4b5c      	ldr	r3, [pc, #368]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 8004a7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a80:	4a5a      	ldr	r2, [pc, #360]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 8004a82:	f043 0301 	orr.w	r3, r3, #1
 8004a86:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a8a:	e00f      	b.n	8004aac <HAL_RCC_OscConfig+0x378>
 8004a8c:	4b57      	ldr	r3, [pc, #348]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 8004a8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a92:	4a56      	ldr	r2, [pc, #344]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 8004a94:	f023 0301 	bic.w	r3, r3, #1
 8004a98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a9c:	4b53      	ldr	r3, [pc, #332]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 8004a9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aa2:	4a52      	ldr	r2, [pc, #328]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 8004aa4:	f023 0304 	bic.w	r3, r3, #4
 8004aa8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d016      	beq.n	8004ae2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ab4:	f7fd fa72 	bl	8001f9c <HAL_GetTick>
 8004ab8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004aba:	e00a      	b.n	8004ad2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004abc:	f7fd fa6e 	bl	8001f9c <HAL_GetTick>
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	1ad3      	subs	r3, r2, r3
 8004ac6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d901      	bls.n	8004ad2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	e138      	b.n	8004d44 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ad2:	4b46      	ldr	r3, [pc, #280]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 8004ad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ad8:	f003 0302 	and.w	r3, r3, #2
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d0ed      	beq.n	8004abc <HAL_RCC_OscConfig+0x388>
 8004ae0:	e015      	b.n	8004b0e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ae2:	f7fd fa5b 	bl	8001f9c <HAL_GetTick>
 8004ae6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004ae8:	e00a      	b.n	8004b00 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004aea:	f7fd fa57 	bl	8001f9c <HAL_GetTick>
 8004aee:	4602      	mov	r2, r0
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	1ad3      	subs	r3, r2, r3
 8004af4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d901      	bls.n	8004b00 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004afc:	2303      	movs	r3, #3
 8004afe:	e121      	b.n	8004d44 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004b00:	4b3a      	ldr	r3, [pc, #232]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 8004b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b06:	f003 0302 	and.w	r3, r3, #2
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d1ed      	bne.n	8004aea <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b0e:	7ffb      	ldrb	r3, [r7, #31]
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d105      	bne.n	8004b20 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b14:	4b35      	ldr	r3, [pc, #212]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 8004b16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b18:	4a34      	ldr	r2, [pc, #208]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 8004b1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b1e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f003 0320 	and.w	r3, r3, #32
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d03c      	beq.n	8004ba6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	699b      	ldr	r3, [r3, #24]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d01c      	beq.n	8004b6e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004b34:	4b2d      	ldr	r3, [pc, #180]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 8004b36:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b3a:	4a2c      	ldr	r2, [pc, #176]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 8004b3c:	f043 0301 	orr.w	r3, r3, #1
 8004b40:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b44:	f7fd fa2a 	bl	8001f9c <HAL_GetTick>
 8004b48:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004b4a:	e008      	b.n	8004b5e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b4c:	f7fd fa26 	bl	8001f9c <HAL_GetTick>
 8004b50:	4602      	mov	r2, r0
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	1ad3      	subs	r3, r2, r3
 8004b56:	2b02      	cmp	r3, #2
 8004b58:	d901      	bls.n	8004b5e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e0f2      	b.n	8004d44 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004b5e:	4b23      	ldr	r3, [pc, #140]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 8004b60:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b64:	f003 0302 	and.w	r3, r3, #2
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d0ef      	beq.n	8004b4c <HAL_RCC_OscConfig+0x418>
 8004b6c:	e01b      	b.n	8004ba6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004b6e:	4b1f      	ldr	r3, [pc, #124]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 8004b70:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b74:	4a1d      	ldr	r2, [pc, #116]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 8004b76:	f023 0301 	bic.w	r3, r3, #1
 8004b7a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b7e:	f7fd fa0d 	bl	8001f9c <HAL_GetTick>
 8004b82:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004b84:	e008      	b.n	8004b98 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b86:	f7fd fa09 	bl	8001f9c <HAL_GetTick>
 8004b8a:	4602      	mov	r2, r0
 8004b8c:	693b      	ldr	r3, [r7, #16]
 8004b8e:	1ad3      	subs	r3, r2, r3
 8004b90:	2b02      	cmp	r3, #2
 8004b92:	d901      	bls.n	8004b98 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004b94:	2303      	movs	r3, #3
 8004b96:	e0d5      	b.n	8004d44 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004b98:	4b14      	ldr	r3, [pc, #80]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 8004b9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b9e:	f003 0302 	and.w	r3, r3, #2
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d1ef      	bne.n	8004b86 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	69db      	ldr	r3, [r3, #28]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	f000 80c9 	beq.w	8004d42 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004bb0:	4b0e      	ldr	r3, [pc, #56]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	f003 030c 	and.w	r3, r3, #12
 8004bb8:	2b0c      	cmp	r3, #12
 8004bba:	f000 8083 	beq.w	8004cc4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	69db      	ldr	r3, [r3, #28]
 8004bc2:	2b02      	cmp	r3, #2
 8004bc4:	d15e      	bne.n	8004c84 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bc6:	4b09      	ldr	r3, [pc, #36]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a08      	ldr	r2, [pc, #32]	@ (8004bec <HAL_RCC_OscConfig+0x4b8>)
 8004bcc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004bd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bd2:	f7fd f9e3 	bl	8001f9c <HAL_GetTick>
 8004bd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004bd8:	e00c      	b.n	8004bf4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bda:	f7fd f9df 	bl	8001f9c <HAL_GetTick>
 8004bde:	4602      	mov	r2, r0
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	1ad3      	subs	r3, r2, r3
 8004be4:	2b02      	cmp	r3, #2
 8004be6:	d905      	bls.n	8004bf4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004be8:	2303      	movs	r3, #3
 8004bea:	e0ab      	b.n	8004d44 <HAL_RCC_OscConfig+0x610>
 8004bec:	40021000 	.word	0x40021000
 8004bf0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004bf4:	4b55      	ldr	r3, [pc, #340]	@ (8004d4c <HAL_RCC_OscConfig+0x618>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d1ec      	bne.n	8004bda <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c00:	4b52      	ldr	r3, [pc, #328]	@ (8004d4c <HAL_RCC_OscConfig+0x618>)
 8004c02:	68da      	ldr	r2, [r3, #12]
 8004c04:	4b52      	ldr	r3, [pc, #328]	@ (8004d50 <HAL_RCC_OscConfig+0x61c>)
 8004c06:	4013      	ands	r3, r2
 8004c08:	687a      	ldr	r2, [r7, #4]
 8004c0a:	6a11      	ldr	r1, [r2, #32]
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004c10:	3a01      	subs	r2, #1
 8004c12:	0112      	lsls	r2, r2, #4
 8004c14:	4311      	orrs	r1, r2
 8004c16:	687a      	ldr	r2, [r7, #4]
 8004c18:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004c1a:	0212      	lsls	r2, r2, #8
 8004c1c:	4311      	orrs	r1, r2
 8004c1e:	687a      	ldr	r2, [r7, #4]
 8004c20:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004c22:	0852      	lsrs	r2, r2, #1
 8004c24:	3a01      	subs	r2, #1
 8004c26:	0552      	lsls	r2, r2, #21
 8004c28:	4311      	orrs	r1, r2
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004c2e:	0852      	lsrs	r2, r2, #1
 8004c30:	3a01      	subs	r2, #1
 8004c32:	0652      	lsls	r2, r2, #25
 8004c34:	4311      	orrs	r1, r2
 8004c36:	687a      	ldr	r2, [r7, #4]
 8004c38:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004c3a:	06d2      	lsls	r2, r2, #27
 8004c3c:	430a      	orrs	r2, r1
 8004c3e:	4943      	ldr	r1, [pc, #268]	@ (8004d4c <HAL_RCC_OscConfig+0x618>)
 8004c40:	4313      	orrs	r3, r2
 8004c42:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c44:	4b41      	ldr	r3, [pc, #260]	@ (8004d4c <HAL_RCC_OscConfig+0x618>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a40      	ldr	r2, [pc, #256]	@ (8004d4c <HAL_RCC_OscConfig+0x618>)
 8004c4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c4e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004c50:	4b3e      	ldr	r3, [pc, #248]	@ (8004d4c <HAL_RCC_OscConfig+0x618>)
 8004c52:	68db      	ldr	r3, [r3, #12]
 8004c54:	4a3d      	ldr	r2, [pc, #244]	@ (8004d4c <HAL_RCC_OscConfig+0x618>)
 8004c56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c5a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c5c:	f7fd f99e 	bl	8001f9c <HAL_GetTick>
 8004c60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c62:	e008      	b.n	8004c76 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c64:	f7fd f99a 	bl	8001f9c <HAL_GetTick>
 8004c68:	4602      	mov	r2, r0
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	1ad3      	subs	r3, r2, r3
 8004c6e:	2b02      	cmp	r3, #2
 8004c70:	d901      	bls.n	8004c76 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004c72:	2303      	movs	r3, #3
 8004c74:	e066      	b.n	8004d44 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c76:	4b35      	ldr	r3, [pc, #212]	@ (8004d4c <HAL_RCC_OscConfig+0x618>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d0f0      	beq.n	8004c64 <HAL_RCC_OscConfig+0x530>
 8004c82:	e05e      	b.n	8004d42 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c84:	4b31      	ldr	r3, [pc, #196]	@ (8004d4c <HAL_RCC_OscConfig+0x618>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a30      	ldr	r2, [pc, #192]	@ (8004d4c <HAL_RCC_OscConfig+0x618>)
 8004c8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c90:	f7fd f984 	bl	8001f9c <HAL_GetTick>
 8004c94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c96:	e008      	b.n	8004caa <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c98:	f7fd f980 	bl	8001f9c <HAL_GetTick>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	2b02      	cmp	r3, #2
 8004ca4:	d901      	bls.n	8004caa <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004ca6:	2303      	movs	r3, #3
 8004ca8:	e04c      	b.n	8004d44 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004caa:	4b28      	ldr	r3, [pc, #160]	@ (8004d4c <HAL_RCC_OscConfig+0x618>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d1f0      	bne.n	8004c98 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004cb6:	4b25      	ldr	r3, [pc, #148]	@ (8004d4c <HAL_RCC_OscConfig+0x618>)
 8004cb8:	68da      	ldr	r2, [r3, #12]
 8004cba:	4924      	ldr	r1, [pc, #144]	@ (8004d4c <HAL_RCC_OscConfig+0x618>)
 8004cbc:	4b25      	ldr	r3, [pc, #148]	@ (8004d54 <HAL_RCC_OscConfig+0x620>)
 8004cbe:	4013      	ands	r3, r2
 8004cc0:	60cb      	str	r3, [r1, #12]
 8004cc2:	e03e      	b.n	8004d42 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	69db      	ldr	r3, [r3, #28]
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d101      	bne.n	8004cd0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	e039      	b.n	8004d44 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004cd0:	4b1e      	ldr	r3, [pc, #120]	@ (8004d4c <HAL_RCC_OscConfig+0x618>)
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	f003 0203 	and.w	r2, r3, #3
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6a1b      	ldr	r3, [r3, #32]
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d12c      	bne.n	8004d3e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cee:	3b01      	subs	r3, #1
 8004cf0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d123      	bne.n	8004d3e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d00:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d02:	429a      	cmp	r2, r3
 8004d04:	d11b      	bne.n	8004d3e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d10:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d12:	429a      	cmp	r2, r3
 8004d14:	d113      	bne.n	8004d3e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d20:	085b      	lsrs	r3, r3, #1
 8004d22:	3b01      	subs	r3, #1
 8004d24:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d26:	429a      	cmp	r2, r3
 8004d28:	d109      	bne.n	8004d3e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d34:	085b      	lsrs	r3, r3, #1
 8004d36:	3b01      	subs	r3, #1
 8004d38:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	d001      	beq.n	8004d42 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004d3e:	2301      	movs	r3, #1
 8004d40:	e000      	b.n	8004d44 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004d42:	2300      	movs	r3, #0
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	3720      	adds	r7, #32
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}
 8004d4c:	40021000 	.word	0x40021000
 8004d50:	019f800c 	.word	0x019f800c
 8004d54:	feeefffc 	.word	0xfeeefffc

08004d58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b086      	sub	sp, #24
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
 8004d60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004d62:	2300      	movs	r3, #0
 8004d64:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d101      	bne.n	8004d70 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	e11e      	b.n	8004fae <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d70:	4b91      	ldr	r3, [pc, #580]	@ (8004fb8 <HAL_RCC_ClockConfig+0x260>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f003 030f 	and.w	r3, r3, #15
 8004d78:	683a      	ldr	r2, [r7, #0]
 8004d7a:	429a      	cmp	r2, r3
 8004d7c:	d910      	bls.n	8004da0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d7e:	4b8e      	ldr	r3, [pc, #568]	@ (8004fb8 <HAL_RCC_ClockConfig+0x260>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f023 020f 	bic.w	r2, r3, #15
 8004d86:	498c      	ldr	r1, [pc, #560]	@ (8004fb8 <HAL_RCC_ClockConfig+0x260>)
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d8e:	4b8a      	ldr	r3, [pc, #552]	@ (8004fb8 <HAL_RCC_ClockConfig+0x260>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f003 030f 	and.w	r3, r3, #15
 8004d96:	683a      	ldr	r2, [r7, #0]
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	d001      	beq.n	8004da0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	e106      	b.n	8004fae <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f003 0301 	and.w	r3, r3, #1
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d073      	beq.n	8004e94 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	2b03      	cmp	r3, #3
 8004db2:	d129      	bne.n	8004e08 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004db4:	4b81      	ldr	r3, [pc, #516]	@ (8004fbc <HAL_RCC_ClockConfig+0x264>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d101      	bne.n	8004dc4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e0f4      	b.n	8004fae <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004dc4:	f000 f99e 	bl	8005104 <RCC_GetSysClockFreqFromPLLSource>
 8004dc8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	4a7c      	ldr	r2, [pc, #496]	@ (8004fc0 <HAL_RCC_ClockConfig+0x268>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d93f      	bls.n	8004e52 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004dd2:	4b7a      	ldr	r3, [pc, #488]	@ (8004fbc <HAL_RCC_ClockConfig+0x264>)
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d009      	beq.n	8004df2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d033      	beq.n	8004e52 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d12f      	bne.n	8004e52 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004df2:	4b72      	ldr	r3, [pc, #456]	@ (8004fbc <HAL_RCC_ClockConfig+0x264>)
 8004df4:	689b      	ldr	r3, [r3, #8]
 8004df6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004dfa:	4a70      	ldr	r2, [pc, #448]	@ (8004fbc <HAL_RCC_ClockConfig+0x264>)
 8004dfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e00:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004e02:	2380      	movs	r3, #128	@ 0x80
 8004e04:	617b      	str	r3, [r7, #20]
 8004e06:	e024      	b.n	8004e52 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	d107      	bne.n	8004e20 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e10:	4b6a      	ldr	r3, [pc, #424]	@ (8004fbc <HAL_RCC_ClockConfig+0x264>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d109      	bne.n	8004e30 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	e0c6      	b.n	8004fae <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e20:	4b66      	ldr	r3, [pc, #408]	@ (8004fbc <HAL_RCC_ClockConfig+0x264>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d101      	bne.n	8004e30 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e0be      	b.n	8004fae <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004e30:	f000 f8ce 	bl	8004fd0 <HAL_RCC_GetSysClockFreq>
 8004e34:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	4a61      	ldr	r2, [pc, #388]	@ (8004fc0 <HAL_RCC_ClockConfig+0x268>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d909      	bls.n	8004e52 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004e3e:	4b5f      	ldr	r3, [pc, #380]	@ (8004fbc <HAL_RCC_ClockConfig+0x264>)
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e46:	4a5d      	ldr	r2, [pc, #372]	@ (8004fbc <HAL_RCC_ClockConfig+0x264>)
 8004e48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e4c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004e4e:	2380      	movs	r3, #128	@ 0x80
 8004e50:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004e52:	4b5a      	ldr	r3, [pc, #360]	@ (8004fbc <HAL_RCC_ClockConfig+0x264>)
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	f023 0203 	bic.w	r2, r3, #3
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	4957      	ldr	r1, [pc, #348]	@ (8004fbc <HAL_RCC_ClockConfig+0x264>)
 8004e60:	4313      	orrs	r3, r2
 8004e62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e64:	f7fd f89a 	bl	8001f9c <HAL_GetTick>
 8004e68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e6a:	e00a      	b.n	8004e82 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e6c:	f7fd f896 	bl	8001f9c <HAL_GetTick>
 8004e70:	4602      	mov	r2, r0
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d901      	bls.n	8004e82 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004e7e:	2303      	movs	r3, #3
 8004e80:	e095      	b.n	8004fae <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e82:	4b4e      	ldr	r3, [pc, #312]	@ (8004fbc <HAL_RCC_ClockConfig+0x264>)
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	f003 020c 	and.w	r2, r3, #12
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	009b      	lsls	r3, r3, #2
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d1eb      	bne.n	8004e6c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f003 0302 	and.w	r3, r3, #2
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d023      	beq.n	8004ee8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 0304 	and.w	r3, r3, #4
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d005      	beq.n	8004eb8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004eac:	4b43      	ldr	r3, [pc, #268]	@ (8004fbc <HAL_RCC_ClockConfig+0x264>)
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	4a42      	ldr	r2, [pc, #264]	@ (8004fbc <HAL_RCC_ClockConfig+0x264>)
 8004eb2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004eb6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f003 0308 	and.w	r3, r3, #8
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d007      	beq.n	8004ed4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004ec4:	4b3d      	ldr	r3, [pc, #244]	@ (8004fbc <HAL_RCC_ClockConfig+0x264>)
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004ecc:	4a3b      	ldr	r2, [pc, #236]	@ (8004fbc <HAL_RCC_ClockConfig+0x264>)
 8004ece:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004ed2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ed4:	4b39      	ldr	r3, [pc, #228]	@ (8004fbc <HAL_RCC_ClockConfig+0x264>)
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	4936      	ldr	r1, [pc, #216]	@ (8004fbc <HAL_RCC_ClockConfig+0x264>)
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	608b      	str	r3, [r1, #8]
 8004ee6:	e008      	b.n	8004efa <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	2b80      	cmp	r3, #128	@ 0x80
 8004eec:	d105      	bne.n	8004efa <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004eee:	4b33      	ldr	r3, [pc, #204]	@ (8004fbc <HAL_RCC_ClockConfig+0x264>)
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	4a32      	ldr	r2, [pc, #200]	@ (8004fbc <HAL_RCC_ClockConfig+0x264>)
 8004ef4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ef8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004efa:	4b2f      	ldr	r3, [pc, #188]	@ (8004fb8 <HAL_RCC_ClockConfig+0x260>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 030f 	and.w	r3, r3, #15
 8004f02:	683a      	ldr	r2, [r7, #0]
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d21d      	bcs.n	8004f44 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f08:	4b2b      	ldr	r3, [pc, #172]	@ (8004fb8 <HAL_RCC_ClockConfig+0x260>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f023 020f 	bic.w	r2, r3, #15
 8004f10:	4929      	ldr	r1, [pc, #164]	@ (8004fb8 <HAL_RCC_ClockConfig+0x260>)
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	4313      	orrs	r3, r2
 8004f16:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004f18:	f7fd f840 	bl	8001f9c <HAL_GetTick>
 8004f1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f1e:	e00a      	b.n	8004f36 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f20:	f7fd f83c 	bl	8001f9c <HAL_GetTick>
 8004f24:	4602      	mov	r2, r0
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	1ad3      	subs	r3, r2, r3
 8004f2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d901      	bls.n	8004f36 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004f32:	2303      	movs	r3, #3
 8004f34:	e03b      	b.n	8004fae <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f36:	4b20      	ldr	r3, [pc, #128]	@ (8004fb8 <HAL_RCC_ClockConfig+0x260>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f003 030f 	and.w	r3, r3, #15
 8004f3e:	683a      	ldr	r2, [r7, #0]
 8004f40:	429a      	cmp	r2, r3
 8004f42:	d1ed      	bne.n	8004f20 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f003 0304 	and.w	r3, r3, #4
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d008      	beq.n	8004f62 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f50:	4b1a      	ldr	r3, [pc, #104]	@ (8004fbc <HAL_RCC_ClockConfig+0x264>)
 8004f52:	689b      	ldr	r3, [r3, #8]
 8004f54:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	4917      	ldr	r1, [pc, #92]	@ (8004fbc <HAL_RCC_ClockConfig+0x264>)
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 0308 	and.w	r3, r3, #8
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d009      	beq.n	8004f82 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f6e:	4b13      	ldr	r3, [pc, #76]	@ (8004fbc <HAL_RCC_ClockConfig+0x264>)
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	691b      	ldr	r3, [r3, #16]
 8004f7a:	00db      	lsls	r3, r3, #3
 8004f7c:	490f      	ldr	r1, [pc, #60]	@ (8004fbc <HAL_RCC_ClockConfig+0x264>)
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004f82:	f000 f825 	bl	8004fd0 <HAL_RCC_GetSysClockFreq>
 8004f86:	4602      	mov	r2, r0
 8004f88:	4b0c      	ldr	r3, [pc, #48]	@ (8004fbc <HAL_RCC_ClockConfig+0x264>)
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	091b      	lsrs	r3, r3, #4
 8004f8e:	f003 030f 	and.w	r3, r3, #15
 8004f92:	490c      	ldr	r1, [pc, #48]	@ (8004fc4 <HAL_RCC_ClockConfig+0x26c>)
 8004f94:	5ccb      	ldrb	r3, [r1, r3]
 8004f96:	f003 031f 	and.w	r3, r3, #31
 8004f9a:	fa22 f303 	lsr.w	r3, r2, r3
 8004f9e:	4a0a      	ldr	r2, [pc, #40]	@ (8004fc8 <HAL_RCC_ClockConfig+0x270>)
 8004fa0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8004fcc <HAL_RCC_ClockConfig+0x274>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f7fc ffac 	bl	8001f04 <HAL_InitTick>
 8004fac:	4603      	mov	r3, r0
}
 8004fae:	4618      	mov	r0, r3
 8004fb0:	3718      	adds	r7, #24
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	bf00      	nop
 8004fb8:	40022000 	.word	0x40022000
 8004fbc:	40021000 	.word	0x40021000
 8004fc0:	04c4b400 	.word	0x04c4b400
 8004fc4:	0800c9cc 	.word	0x0800c9cc
 8004fc8:	20000000 	.word	0x20000000
 8004fcc:	20000008 	.word	0x20000008

08004fd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b087      	sub	sp, #28
 8004fd4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004fd6:	4b2c      	ldr	r3, [pc, #176]	@ (8005088 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	f003 030c 	and.w	r3, r3, #12
 8004fde:	2b04      	cmp	r3, #4
 8004fe0:	d102      	bne.n	8004fe8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004fe2:	4b2a      	ldr	r3, [pc, #168]	@ (800508c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004fe4:	613b      	str	r3, [r7, #16]
 8004fe6:	e047      	b.n	8005078 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004fe8:	4b27      	ldr	r3, [pc, #156]	@ (8005088 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	f003 030c 	and.w	r3, r3, #12
 8004ff0:	2b08      	cmp	r3, #8
 8004ff2:	d102      	bne.n	8004ffa <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004ff4:	4b26      	ldr	r3, [pc, #152]	@ (8005090 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004ff6:	613b      	str	r3, [r7, #16]
 8004ff8:	e03e      	b.n	8005078 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004ffa:	4b23      	ldr	r3, [pc, #140]	@ (8005088 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	f003 030c 	and.w	r3, r3, #12
 8005002:	2b0c      	cmp	r3, #12
 8005004:	d136      	bne.n	8005074 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005006:	4b20      	ldr	r3, [pc, #128]	@ (8005088 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005008:	68db      	ldr	r3, [r3, #12]
 800500a:	f003 0303 	and.w	r3, r3, #3
 800500e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005010:	4b1d      	ldr	r3, [pc, #116]	@ (8005088 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005012:	68db      	ldr	r3, [r3, #12]
 8005014:	091b      	lsrs	r3, r3, #4
 8005016:	f003 030f 	and.w	r3, r3, #15
 800501a:	3301      	adds	r3, #1
 800501c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2b03      	cmp	r3, #3
 8005022:	d10c      	bne.n	800503e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005024:	4a1a      	ldr	r2, [pc, #104]	@ (8005090 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	fbb2 f3f3 	udiv	r3, r2, r3
 800502c:	4a16      	ldr	r2, [pc, #88]	@ (8005088 <HAL_RCC_GetSysClockFreq+0xb8>)
 800502e:	68d2      	ldr	r2, [r2, #12]
 8005030:	0a12      	lsrs	r2, r2, #8
 8005032:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005036:	fb02 f303 	mul.w	r3, r2, r3
 800503a:	617b      	str	r3, [r7, #20]
      break;
 800503c:	e00c      	b.n	8005058 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800503e:	4a13      	ldr	r2, [pc, #76]	@ (800508c <HAL_RCC_GetSysClockFreq+0xbc>)
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	fbb2 f3f3 	udiv	r3, r2, r3
 8005046:	4a10      	ldr	r2, [pc, #64]	@ (8005088 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005048:	68d2      	ldr	r2, [r2, #12]
 800504a:	0a12      	lsrs	r2, r2, #8
 800504c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005050:	fb02 f303 	mul.w	r3, r2, r3
 8005054:	617b      	str	r3, [r7, #20]
      break;
 8005056:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005058:	4b0b      	ldr	r3, [pc, #44]	@ (8005088 <HAL_RCC_GetSysClockFreq+0xb8>)
 800505a:	68db      	ldr	r3, [r3, #12]
 800505c:	0e5b      	lsrs	r3, r3, #25
 800505e:	f003 0303 	and.w	r3, r3, #3
 8005062:	3301      	adds	r3, #1
 8005064:	005b      	lsls	r3, r3, #1
 8005066:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005068:	697a      	ldr	r2, [r7, #20]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005070:	613b      	str	r3, [r7, #16]
 8005072:	e001      	b.n	8005078 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005074:	2300      	movs	r3, #0
 8005076:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005078:	693b      	ldr	r3, [r7, #16]
}
 800507a:	4618      	mov	r0, r3
 800507c:	371c      	adds	r7, #28
 800507e:	46bd      	mov	sp, r7
 8005080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005084:	4770      	bx	lr
 8005086:	bf00      	nop
 8005088:	40021000 	.word	0x40021000
 800508c:	00f42400 	.word	0x00f42400
 8005090:	007a1200 	.word	0x007a1200

08005094 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005094:	b480      	push	{r7}
 8005096:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005098:	4b03      	ldr	r3, [pc, #12]	@ (80050a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800509a:	681b      	ldr	r3, [r3, #0]
}
 800509c:	4618      	mov	r0, r3
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr
 80050a6:	bf00      	nop
 80050a8:	20000000 	.word	0x20000000

080050ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80050b0:	f7ff fff0 	bl	8005094 <HAL_RCC_GetHCLKFreq>
 80050b4:	4602      	mov	r2, r0
 80050b6:	4b06      	ldr	r3, [pc, #24]	@ (80050d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	0a1b      	lsrs	r3, r3, #8
 80050bc:	f003 0307 	and.w	r3, r3, #7
 80050c0:	4904      	ldr	r1, [pc, #16]	@ (80050d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80050c2:	5ccb      	ldrb	r3, [r1, r3]
 80050c4:	f003 031f 	and.w	r3, r3, #31
 80050c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	bd80      	pop	{r7, pc}
 80050d0:	40021000 	.word	0x40021000
 80050d4:	0800c9dc 	.word	0x0800c9dc

080050d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80050dc:	f7ff ffda 	bl	8005094 <HAL_RCC_GetHCLKFreq>
 80050e0:	4602      	mov	r2, r0
 80050e2:	4b06      	ldr	r3, [pc, #24]	@ (80050fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	0adb      	lsrs	r3, r3, #11
 80050e8:	f003 0307 	and.w	r3, r3, #7
 80050ec:	4904      	ldr	r1, [pc, #16]	@ (8005100 <HAL_RCC_GetPCLK2Freq+0x28>)
 80050ee:	5ccb      	ldrb	r3, [r1, r3]
 80050f0:	f003 031f 	and.w	r3, r3, #31
 80050f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	bd80      	pop	{r7, pc}
 80050fc:	40021000 	.word	0x40021000
 8005100:	0800c9dc 	.word	0x0800c9dc

08005104 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005104:	b480      	push	{r7}
 8005106:	b087      	sub	sp, #28
 8005108:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800510a:	4b1e      	ldr	r3, [pc, #120]	@ (8005184 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800510c:	68db      	ldr	r3, [r3, #12]
 800510e:	f003 0303 	and.w	r3, r3, #3
 8005112:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005114:	4b1b      	ldr	r3, [pc, #108]	@ (8005184 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005116:	68db      	ldr	r3, [r3, #12]
 8005118:	091b      	lsrs	r3, r3, #4
 800511a:	f003 030f 	and.w	r3, r3, #15
 800511e:	3301      	adds	r3, #1
 8005120:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	2b03      	cmp	r3, #3
 8005126:	d10c      	bne.n	8005142 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005128:	4a17      	ldr	r2, [pc, #92]	@ (8005188 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005130:	4a14      	ldr	r2, [pc, #80]	@ (8005184 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005132:	68d2      	ldr	r2, [r2, #12]
 8005134:	0a12      	lsrs	r2, r2, #8
 8005136:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800513a:	fb02 f303 	mul.w	r3, r2, r3
 800513e:	617b      	str	r3, [r7, #20]
    break;
 8005140:	e00c      	b.n	800515c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005142:	4a12      	ldr	r2, [pc, #72]	@ (800518c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	fbb2 f3f3 	udiv	r3, r2, r3
 800514a:	4a0e      	ldr	r2, [pc, #56]	@ (8005184 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800514c:	68d2      	ldr	r2, [r2, #12]
 800514e:	0a12      	lsrs	r2, r2, #8
 8005150:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005154:	fb02 f303 	mul.w	r3, r2, r3
 8005158:	617b      	str	r3, [r7, #20]
    break;
 800515a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800515c:	4b09      	ldr	r3, [pc, #36]	@ (8005184 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800515e:	68db      	ldr	r3, [r3, #12]
 8005160:	0e5b      	lsrs	r3, r3, #25
 8005162:	f003 0303 	and.w	r3, r3, #3
 8005166:	3301      	adds	r3, #1
 8005168:	005b      	lsls	r3, r3, #1
 800516a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800516c:	697a      	ldr	r2, [r7, #20]
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	fbb2 f3f3 	udiv	r3, r2, r3
 8005174:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005176:	687b      	ldr	r3, [r7, #4]
}
 8005178:	4618      	mov	r0, r3
 800517a:	371c      	adds	r7, #28
 800517c:	46bd      	mov	sp, r7
 800517e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005182:	4770      	bx	lr
 8005184:	40021000 	.word	0x40021000
 8005188:	007a1200 	.word	0x007a1200
 800518c:	00f42400 	.word	0x00f42400

08005190 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b086      	sub	sp, #24
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005198:	2300      	movs	r3, #0
 800519a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800519c:	2300      	movs	r3, #0
 800519e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	f000 8098 	beq.w	80052de <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051ae:	2300      	movs	r3, #0
 80051b0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051b2:	4b43      	ldr	r3, [pc, #268]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d10d      	bne.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051be:	4b40      	ldr	r3, [pc, #256]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051c2:	4a3f      	ldr	r2, [pc, #252]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80051ca:	4b3d      	ldr	r3, [pc, #244]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051d2:	60bb      	str	r3, [r7, #8]
 80051d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051d6:	2301      	movs	r3, #1
 80051d8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80051da:	4b3a      	ldr	r3, [pc, #232]	@ (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4a39      	ldr	r2, [pc, #228]	@ (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80051e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051e4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80051e6:	f7fc fed9 	bl	8001f9c <HAL_GetTick>
 80051ea:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80051ec:	e009      	b.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051ee:	f7fc fed5 	bl	8001f9c <HAL_GetTick>
 80051f2:	4602      	mov	r2, r0
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	1ad3      	subs	r3, r2, r3
 80051f8:	2b02      	cmp	r3, #2
 80051fa:	d902      	bls.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80051fc:	2303      	movs	r3, #3
 80051fe:	74fb      	strb	r3, [r7, #19]
        break;
 8005200:	e005      	b.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005202:	4b30      	ldr	r3, [pc, #192]	@ (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800520a:	2b00      	cmp	r3, #0
 800520c:	d0ef      	beq.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800520e:	7cfb      	ldrb	r3, [r7, #19]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d159      	bne.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005214:	4b2a      	ldr	r3, [pc, #168]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005216:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800521a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800521e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d01e      	beq.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800522a:	697a      	ldr	r2, [r7, #20]
 800522c:	429a      	cmp	r2, r3
 800522e:	d019      	beq.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005230:	4b23      	ldr	r3, [pc, #140]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005232:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005236:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800523a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800523c:	4b20      	ldr	r3, [pc, #128]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800523e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005242:	4a1f      	ldr	r2, [pc, #124]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005244:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005248:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800524c:	4b1c      	ldr	r3, [pc, #112]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800524e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005252:	4a1b      	ldr	r2, [pc, #108]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005254:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005258:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800525c:	4a18      	ldr	r2, [pc, #96]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	f003 0301 	and.w	r3, r3, #1
 800526a:	2b00      	cmp	r3, #0
 800526c:	d016      	beq.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800526e:	f7fc fe95 	bl	8001f9c <HAL_GetTick>
 8005272:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005274:	e00b      	b.n	800528e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005276:	f7fc fe91 	bl	8001f9c <HAL_GetTick>
 800527a:	4602      	mov	r2, r0
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	1ad3      	subs	r3, r2, r3
 8005280:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005284:	4293      	cmp	r3, r2
 8005286:	d902      	bls.n	800528e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005288:	2303      	movs	r3, #3
 800528a:	74fb      	strb	r3, [r7, #19]
            break;
 800528c:	e006      	b.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800528e:	4b0c      	ldr	r3, [pc, #48]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005290:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005294:	f003 0302 	and.w	r3, r3, #2
 8005298:	2b00      	cmp	r3, #0
 800529a:	d0ec      	beq.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800529c:	7cfb      	ldrb	r3, [r7, #19]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d10b      	bne.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80052a2:	4b07      	ldr	r3, [pc, #28]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052b0:	4903      	ldr	r1, [pc, #12]	@ (80052c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052b2:	4313      	orrs	r3, r2
 80052b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80052b8:	e008      	b.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80052ba:	7cfb      	ldrb	r3, [r7, #19]
 80052bc:	74bb      	strb	r3, [r7, #18]
 80052be:	e005      	b.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80052c0:	40021000 	.word	0x40021000
 80052c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052c8:	7cfb      	ldrb	r3, [r7, #19]
 80052ca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80052cc:	7c7b      	ldrb	r3, [r7, #17]
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	d105      	bne.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052d2:	4ba7      	ldr	r3, [pc, #668]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052d6:	4aa6      	ldr	r2, [pc, #664]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052dc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f003 0301 	and.w	r3, r3, #1
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d00a      	beq.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80052ea:	4ba1      	ldr	r3, [pc, #644]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052f0:	f023 0203 	bic.w	r2, r3, #3
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	499d      	ldr	r1, [pc, #628]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052fa:	4313      	orrs	r3, r2
 80052fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f003 0302 	and.w	r3, r3, #2
 8005308:	2b00      	cmp	r3, #0
 800530a:	d00a      	beq.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800530c:	4b98      	ldr	r3, [pc, #608]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800530e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005312:	f023 020c 	bic.w	r2, r3, #12
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	4995      	ldr	r1, [pc, #596]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800531c:	4313      	orrs	r3, r2
 800531e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f003 0304 	and.w	r3, r3, #4
 800532a:	2b00      	cmp	r3, #0
 800532c:	d00a      	beq.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800532e:	4b90      	ldr	r3, [pc, #576]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005330:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005334:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	68db      	ldr	r3, [r3, #12]
 800533c:	498c      	ldr	r1, [pc, #560]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800533e:	4313      	orrs	r3, r2
 8005340:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f003 0308 	and.w	r3, r3, #8
 800534c:	2b00      	cmp	r3, #0
 800534e:	d00a      	beq.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005350:	4b87      	ldr	r3, [pc, #540]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005352:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005356:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	691b      	ldr	r3, [r3, #16]
 800535e:	4984      	ldr	r1, [pc, #528]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005360:	4313      	orrs	r3, r2
 8005362:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f003 0310 	and.w	r3, r3, #16
 800536e:	2b00      	cmp	r3, #0
 8005370:	d00a      	beq.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005372:	4b7f      	ldr	r3, [pc, #508]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005374:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005378:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	695b      	ldr	r3, [r3, #20]
 8005380:	497b      	ldr	r1, [pc, #492]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005382:	4313      	orrs	r3, r2
 8005384:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f003 0320 	and.w	r3, r3, #32
 8005390:	2b00      	cmp	r3, #0
 8005392:	d00a      	beq.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005394:	4b76      	ldr	r3, [pc, #472]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005396:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800539a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	699b      	ldr	r3, [r3, #24]
 80053a2:	4973      	ldr	r1, [pc, #460]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053a4:	4313      	orrs	r3, r2
 80053a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d00a      	beq.n	80053cc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80053b6:	4b6e      	ldr	r3, [pc, #440]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053bc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	69db      	ldr	r3, [r3, #28]
 80053c4:	496a      	ldr	r1, [pc, #424]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053c6:	4313      	orrs	r3, r2
 80053c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d00a      	beq.n	80053ee <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80053d8:	4b65      	ldr	r3, [pc, #404]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053de:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6a1b      	ldr	r3, [r3, #32]
 80053e6:	4962      	ldr	r1, [pc, #392]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053e8:	4313      	orrs	r3, r2
 80053ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d00a      	beq.n	8005410 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80053fa:	4b5d      	ldr	r3, [pc, #372]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005400:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005408:	4959      	ldr	r1, [pc, #356]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800540a:	4313      	orrs	r3, r2
 800540c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005418:	2b00      	cmp	r3, #0
 800541a:	d00a      	beq.n	8005432 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800541c:	4b54      	ldr	r3, [pc, #336]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800541e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005422:	f023 0203 	bic.w	r2, r3, #3
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800542a:	4951      	ldr	r1, [pc, #324]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800542c:	4313      	orrs	r3, r2
 800542e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800543a:	2b00      	cmp	r3, #0
 800543c:	d00a      	beq.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800543e:	4b4c      	ldr	r3, [pc, #304]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005440:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005444:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800544c:	4948      	ldr	r1, [pc, #288]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800544e:	4313      	orrs	r3, r2
 8005450:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800545c:	2b00      	cmp	r3, #0
 800545e:	d015      	beq.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005460:	4b43      	ldr	r3, [pc, #268]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005466:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800546e:	4940      	ldr	r1, [pc, #256]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005470:	4313      	orrs	r3, r2
 8005472:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800547a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800547e:	d105      	bne.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005480:	4b3b      	ldr	r3, [pc, #236]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	4a3a      	ldr	r2, [pc, #232]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005486:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800548a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005494:	2b00      	cmp	r3, #0
 8005496:	d015      	beq.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005498:	4b35      	ldr	r3, [pc, #212]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800549a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800549e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054a6:	4932      	ldr	r1, [pc, #200]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054a8:	4313      	orrs	r3, r2
 80054aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80054b6:	d105      	bne.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054b8:	4b2d      	ldr	r3, [pc, #180]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054ba:	68db      	ldr	r3, [r3, #12]
 80054bc:	4a2c      	ldr	r2, [pc, #176]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80054c2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d015      	beq.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80054d0:	4b27      	ldr	r3, [pc, #156]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054d6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054de:	4924      	ldr	r1, [pc, #144]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054e0:	4313      	orrs	r3, r2
 80054e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80054ee:	d105      	bne.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054f0:	4b1f      	ldr	r3, [pc, #124]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054f2:	68db      	ldr	r3, [r3, #12]
 80054f4:	4a1e      	ldr	r2, [pc, #120]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80054f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80054fa:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005504:	2b00      	cmp	r3, #0
 8005506:	d015      	beq.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005508:	4b19      	ldr	r3, [pc, #100]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800550a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800550e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005516:	4916      	ldr	r1, [pc, #88]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005518:	4313      	orrs	r3, r2
 800551a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005522:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005526:	d105      	bne.n	8005534 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005528:	4b11      	ldr	r3, [pc, #68]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800552a:	68db      	ldr	r3, [r3, #12]
 800552c:	4a10      	ldr	r2, [pc, #64]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800552e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005532:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800553c:	2b00      	cmp	r3, #0
 800553e:	d019      	beq.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005540:	4b0b      	ldr	r3, [pc, #44]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005542:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005546:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800554e:	4908      	ldr	r1, [pc, #32]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005550:	4313      	orrs	r3, r2
 8005552:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800555a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800555e:	d109      	bne.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005560:	4b03      	ldr	r3, [pc, #12]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005562:	68db      	ldr	r3, [r3, #12]
 8005564:	4a02      	ldr	r2, [pc, #8]	@ (8005570 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005566:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800556a:	60d3      	str	r3, [r2, #12]
 800556c:	e002      	b.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800556e:	bf00      	nop
 8005570:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800557c:	2b00      	cmp	r3, #0
 800557e:	d015      	beq.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005580:	4b29      	ldr	r3, [pc, #164]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005582:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005586:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800558e:	4926      	ldr	r1, [pc, #152]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005590:	4313      	orrs	r3, r2
 8005592:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800559a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800559e:	d105      	bne.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80055a0:	4b21      	ldr	r3, [pc, #132]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055a2:	68db      	ldr	r3, [r3, #12]
 80055a4:	4a20      	ldr	r2, [pc, #128]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055aa:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d015      	beq.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80055b8:	4b1b      	ldr	r3, [pc, #108]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055be:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055c6:	4918      	ldr	r1, [pc, #96]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055c8:	4313      	orrs	r3, r2
 80055ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055d6:	d105      	bne.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80055d8:	4b13      	ldr	r3, [pc, #76]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055da:	68db      	ldr	r3, [r3, #12]
 80055dc:	4a12      	ldr	r2, [pc, #72]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055e2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d015      	beq.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80055f0:	4b0d      	ldr	r3, [pc, #52]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80055f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80055f6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055fe:	490a      	ldr	r1, [pc, #40]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005600:	4313      	orrs	r3, r2
 8005602:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800560a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800560e:	d105      	bne.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005610:	4b05      	ldr	r3, [pc, #20]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005612:	68db      	ldr	r3, [r3, #12]
 8005614:	4a04      	ldr	r2, [pc, #16]	@ (8005628 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005616:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800561a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800561c:	7cbb      	ldrb	r3, [r7, #18]
}
 800561e:	4618      	mov	r0, r3
 8005620:	3718      	adds	r7, #24
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}
 8005626:	bf00      	nop
 8005628:	40021000 	.word	0x40021000

0800562c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b084      	sub	sp, #16
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d101      	bne.n	800563e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	e09d      	b.n	800577a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005642:	2b00      	cmp	r3, #0
 8005644:	d108      	bne.n	8005658 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800564e:	d009      	beq.n	8005664 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2200      	movs	r2, #0
 8005654:	61da      	str	r2, [r3, #28]
 8005656:	e005      	b.n	8005664 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2200      	movs	r2, #0
 800565c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2200      	movs	r2, #0
 8005662:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2200      	movs	r2, #0
 8005668:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005670:	b2db      	uxtb	r3, r3
 8005672:	2b00      	cmp	r3, #0
 8005674:	d106      	bne.n	8005684 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2200      	movs	r2, #0
 800567a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f7fb f9f0 	bl	8000a64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2202      	movs	r2, #2
 8005688:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	681a      	ldr	r2, [r3, #0]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800569a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	68db      	ldr	r3, [r3, #12]
 80056a0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80056a4:	d902      	bls.n	80056ac <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80056a6:	2300      	movs	r3, #0
 80056a8:	60fb      	str	r3, [r7, #12]
 80056aa:	e002      	b.n	80056b2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80056ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80056b0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	68db      	ldr	r3, [r3, #12]
 80056b6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80056ba:	d007      	beq.n	80056cc <HAL_SPI_Init+0xa0>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	68db      	ldr	r3, [r3, #12]
 80056c0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80056c4:	d002      	beq.n	80056cc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2200      	movs	r2, #0
 80056ca:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80056dc:	431a      	orrs	r2, r3
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	691b      	ldr	r3, [r3, #16]
 80056e2:	f003 0302 	and.w	r3, r3, #2
 80056e6:	431a      	orrs	r2, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	695b      	ldr	r3, [r3, #20]
 80056ec:	f003 0301 	and.w	r3, r3, #1
 80056f0:	431a      	orrs	r2, r3
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	699b      	ldr	r3, [r3, #24]
 80056f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056fa:	431a      	orrs	r2, r3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	69db      	ldr	r3, [r3, #28]
 8005700:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005704:	431a      	orrs	r2, r3
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6a1b      	ldr	r3, [r3, #32]
 800570a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800570e:	ea42 0103 	orr.w	r1, r2, r3
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005716:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	430a      	orrs	r2, r1
 8005720:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	699b      	ldr	r3, [r3, #24]
 8005726:	0c1b      	lsrs	r3, r3, #16
 8005728:	f003 0204 	and.w	r2, r3, #4
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005730:	f003 0310 	and.w	r3, r3, #16
 8005734:	431a      	orrs	r2, r3
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800573a:	f003 0308 	and.w	r3, r3, #8
 800573e:	431a      	orrs	r2, r3
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	68db      	ldr	r3, [r3, #12]
 8005744:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005748:	ea42 0103 	orr.w	r1, r2, r3
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	430a      	orrs	r2, r1
 8005758:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	69da      	ldr	r2, [r3, #28]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005768:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2201      	movs	r2, #1
 8005774:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005778:	2300      	movs	r3, #0
}
 800577a:	4618      	mov	r0, r3
 800577c:	3710      	adds	r7, #16
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}

08005782 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005782:	b580      	push	{r7, lr}
 8005784:	b088      	sub	sp, #32
 8005786:	af00      	add	r7, sp, #0
 8005788:	60f8      	str	r0, [r7, #12]
 800578a:	60b9      	str	r1, [r7, #8]
 800578c:	603b      	str	r3, [r7, #0]
 800578e:	4613      	mov	r3, r2
 8005790:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005792:	f7fc fc03 	bl	8001f9c <HAL_GetTick>
 8005796:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005798:	88fb      	ldrh	r3, [r7, #6]
 800579a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80057a2:	b2db      	uxtb	r3, r3
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d001      	beq.n	80057ac <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80057a8:	2302      	movs	r3, #2
 80057aa:	e15c      	b.n	8005a66 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d002      	beq.n	80057b8 <HAL_SPI_Transmit+0x36>
 80057b2:	88fb      	ldrh	r3, [r7, #6]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d101      	bne.n	80057bc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80057b8:	2301      	movs	r3, #1
 80057ba:	e154      	b.n	8005a66 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80057c2:	2b01      	cmp	r3, #1
 80057c4:	d101      	bne.n	80057ca <HAL_SPI_Transmit+0x48>
 80057c6:	2302      	movs	r3, #2
 80057c8:	e14d      	b.n	8005a66 <HAL_SPI_Transmit+0x2e4>
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2201      	movs	r2, #1
 80057ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2203      	movs	r2, #3
 80057d6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2200      	movs	r2, #0
 80057de:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	68ba      	ldr	r2, [r7, #8]
 80057e4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	88fa      	ldrh	r2, [r7, #6]
 80057ea:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	88fa      	ldrh	r2, [r7, #6]
 80057f0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2200      	movs	r2, #0
 80057f6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2200      	movs	r2, #0
 80057fc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2200      	movs	r2, #0
 8005804:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	2200      	movs	r2, #0
 800580c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2200      	movs	r2, #0
 8005812:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	689b      	ldr	r3, [r3, #8]
 8005818:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800581c:	d10f      	bne.n	800583e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	681a      	ldr	r2, [r3, #0]
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800582c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	681a      	ldr	r2, [r3, #0]
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800583c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005848:	2b40      	cmp	r3, #64	@ 0x40
 800584a:	d007      	beq.n	800585c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	681a      	ldr	r2, [r3, #0]
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800585a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	68db      	ldr	r3, [r3, #12]
 8005860:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005864:	d952      	bls.n	800590c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d002      	beq.n	8005874 <HAL_SPI_Transmit+0xf2>
 800586e:	8b7b      	ldrh	r3, [r7, #26]
 8005870:	2b01      	cmp	r3, #1
 8005872:	d145      	bne.n	8005900 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005878:	881a      	ldrh	r2, [r3, #0]
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005884:	1c9a      	adds	r2, r3, #2
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800588e:	b29b      	uxth	r3, r3
 8005890:	3b01      	subs	r3, #1
 8005892:	b29a      	uxth	r2, r3
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005898:	e032      	b.n	8005900 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	f003 0302 	and.w	r3, r3, #2
 80058a4:	2b02      	cmp	r3, #2
 80058a6:	d112      	bne.n	80058ce <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058ac:	881a      	ldrh	r2, [r3, #0]
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058b8:	1c9a      	adds	r2, r3, #2
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058c2:	b29b      	uxth	r3, r3
 80058c4:	3b01      	subs	r3, #1
 80058c6:	b29a      	uxth	r2, r3
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80058cc:	e018      	b.n	8005900 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058ce:	f7fc fb65 	bl	8001f9c <HAL_GetTick>
 80058d2:	4602      	mov	r2, r0
 80058d4:	69fb      	ldr	r3, [r7, #28]
 80058d6:	1ad3      	subs	r3, r2, r3
 80058d8:	683a      	ldr	r2, [r7, #0]
 80058da:	429a      	cmp	r2, r3
 80058dc:	d803      	bhi.n	80058e6 <HAL_SPI_Transmit+0x164>
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058e4:	d102      	bne.n	80058ec <HAL_SPI_Transmit+0x16a>
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d109      	bne.n	8005900 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2200      	movs	r2, #0
 80058f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80058fc:	2303      	movs	r3, #3
 80058fe:	e0b2      	b.n	8005a66 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005904:	b29b      	uxth	r3, r3
 8005906:	2b00      	cmp	r3, #0
 8005908:	d1c7      	bne.n	800589a <HAL_SPI_Transmit+0x118>
 800590a:	e083      	b.n	8005a14 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d002      	beq.n	800591a <HAL_SPI_Transmit+0x198>
 8005914:	8b7b      	ldrh	r3, [r7, #26]
 8005916:	2b01      	cmp	r3, #1
 8005918:	d177      	bne.n	8005a0a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800591e:	b29b      	uxth	r3, r3
 8005920:	2b01      	cmp	r3, #1
 8005922:	d912      	bls.n	800594a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005928:	881a      	ldrh	r2, [r3, #0]
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005934:	1c9a      	adds	r2, r3, #2
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800593e:	b29b      	uxth	r3, r3
 8005940:	3b02      	subs	r3, #2
 8005942:	b29a      	uxth	r2, r3
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005948:	e05f      	b.n	8005a0a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	330c      	adds	r3, #12
 8005954:	7812      	ldrb	r2, [r2, #0]
 8005956:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800595c:	1c5a      	adds	r2, r3, #1
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005966:	b29b      	uxth	r3, r3
 8005968:	3b01      	subs	r3, #1
 800596a:	b29a      	uxth	r2, r3
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005970:	e04b      	b.n	8005a0a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	689b      	ldr	r3, [r3, #8]
 8005978:	f003 0302 	and.w	r3, r3, #2
 800597c:	2b02      	cmp	r3, #2
 800597e:	d12b      	bne.n	80059d8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005984:	b29b      	uxth	r3, r3
 8005986:	2b01      	cmp	r3, #1
 8005988:	d912      	bls.n	80059b0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800598e:	881a      	ldrh	r2, [r3, #0]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800599a:	1c9a      	adds	r2, r3, #2
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059a4:	b29b      	uxth	r3, r3
 80059a6:	3b02      	subs	r3, #2
 80059a8:	b29a      	uxth	r2, r3
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80059ae:	e02c      	b.n	8005a0a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	330c      	adds	r3, #12
 80059ba:	7812      	ldrb	r2, [r2, #0]
 80059bc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059c2:	1c5a      	adds	r2, r3, #1
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059cc:	b29b      	uxth	r3, r3
 80059ce:	3b01      	subs	r3, #1
 80059d0:	b29a      	uxth	r2, r3
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80059d6:	e018      	b.n	8005a0a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059d8:	f7fc fae0 	bl	8001f9c <HAL_GetTick>
 80059dc:	4602      	mov	r2, r0
 80059de:	69fb      	ldr	r3, [r7, #28]
 80059e0:	1ad3      	subs	r3, r2, r3
 80059e2:	683a      	ldr	r2, [r7, #0]
 80059e4:	429a      	cmp	r2, r3
 80059e6:	d803      	bhi.n	80059f0 <HAL_SPI_Transmit+0x26e>
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059ee:	d102      	bne.n	80059f6 <HAL_SPI_Transmit+0x274>
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d109      	bne.n	8005a0a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2201      	movs	r2, #1
 80059fa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2200      	movs	r2, #0
 8005a02:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005a06:	2303      	movs	r3, #3
 8005a08:	e02d      	b.n	8005a66 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a0e:	b29b      	uxth	r3, r3
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d1ae      	bne.n	8005972 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a14:	69fa      	ldr	r2, [r7, #28]
 8005a16:	6839      	ldr	r1, [r7, #0]
 8005a18:	68f8      	ldr	r0, [r7, #12]
 8005a1a:	f000 fb65 	bl	80060e8 <SPI_EndRxTxTransaction>
 8005a1e:	4603      	mov	r3, r0
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d002      	beq.n	8005a2a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	2220      	movs	r2, #32
 8005a28:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d10a      	bne.n	8005a48 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a32:	2300      	movs	r3, #0
 8005a34:	617b      	str	r3, [r7, #20]
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	68db      	ldr	r3, [r3, #12]
 8005a3c:	617b      	str	r3, [r7, #20]
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	617b      	str	r3, [r7, #20]
 8005a46:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2200      	movs	r2, #0
 8005a54:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d001      	beq.n	8005a64 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005a60:	2301      	movs	r3, #1
 8005a62:	e000      	b.n	8005a66 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8005a64:	2300      	movs	r3, #0
  }
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3720      	adds	r7, #32
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}

08005a6e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005a6e:	b580      	push	{r7, lr}
 8005a70:	b08a      	sub	sp, #40	@ 0x28
 8005a72:	af00      	add	r7, sp, #0
 8005a74:	60f8      	str	r0, [r7, #12]
 8005a76:	60b9      	str	r1, [r7, #8]
 8005a78:	607a      	str	r2, [r7, #4]
 8005a7a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a80:	f7fc fa8c 	bl	8001f9c <HAL_GetTick>
 8005a84:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005a8c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005a94:	887b      	ldrh	r3, [r7, #2]
 8005a96:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8005a98:	887b      	ldrh	r3, [r7, #2]
 8005a9a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005a9c:	7ffb      	ldrb	r3, [r7, #31]
 8005a9e:	2b01      	cmp	r3, #1
 8005aa0:	d00c      	beq.n	8005abc <HAL_SPI_TransmitReceive+0x4e>
 8005aa2:	69bb      	ldr	r3, [r7, #24]
 8005aa4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005aa8:	d106      	bne.n	8005ab8 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d102      	bne.n	8005ab8 <HAL_SPI_TransmitReceive+0x4a>
 8005ab2:	7ffb      	ldrb	r3, [r7, #31]
 8005ab4:	2b04      	cmp	r3, #4
 8005ab6:	d001      	beq.n	8005abc <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005ab8:	2302      	movs	r3, #2
 8005aba:	e1f3      	b.n	8005ea4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d005      	beq.n	8005ace <HAL_SPI_TransmitReceive+0x60>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d002      	beq.n	8005ace <HAL_SPI_TransmitReceive+0x60>
 8005ac8:	887b      	ldrh	r3, [r7, #2]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d101      	bne.n	8005ad2 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e1e8      	b.n	8005ea4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005ad8:	2b01      	cmp	r3, #1
 8005ada:	d101      	bne.n	8005ae0 <HAL_SPI_TransmitReceive+0x72>
 8005adc:	2302      	movs	r3, #2
 8005ade:	e1e1      	b.n	8005ea4 <HAL_SPI_TransmitReceive+0x436>
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005aee:	b2db      	uxtb	r3, r3
 8005af0:	2b04      	cmp	r3, #4
 8005af2:	d003      	beq.n	8005afc <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2205      	movs	r2, #5
 8005af8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2200      	movs	r2, #0
 8005b00:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	687a      	ldr	r2, [r7, #4]
 8005b06:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	887a      	ldrh	r2, [r7, #2]
 8005b0c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	887a      	ldrh	r2, [r7, #2]
 8005b14:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	68ba      	ldr	r2, [r7, #8]
 8005b1c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	887a      	ldrh	r2, [r7, #2]
 8005b22:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	887a      	ldrh	r2, [r7, #2]
 8005b28:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2200      	movs	r2, #0
 8005b34:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	68db      	ldr	r3, [r3, #12]
 8005b3a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005b3e:	d802      	bhi.n	8005b46 <HAL_SPI_TransmitReceive+0xd8>
 8005b40:	8abb      	ldrh	r3, [r7, #20]
 8005b42:	2b01      	cmp	r3, #1
 8005b44:	d908      	bls.n	8005b58 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	685a      	ldr	r2, [r3, #4]
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005b54:	605a      	str	r2, [r3, #4]
 8005b56:	e007      	b.n	8005b68 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	685a      	ldr	r2, [r3, #4]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005b66:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b72:	2b40      	cmp	r3, #64	@ 0x40
 8005b74:	d007      	beq.n	8005b86 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	681a      	ldr	r2, [r3, #0]
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b84:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	68db      	ldr	r3, [r3, #12]
 8005b8a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005b8e:	f240 8083 	bls.w	8005c98 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d002      	beq.n	8005ba0 <HAL_SPI_TransmitReceive+0x132>
 8005b9a:	8afb      	ldrh	r3, [r7, #22]
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d16f      	bne.n	8005c80 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ba4:	881a      	ldrh	r2, [r3, #0]
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bb0:	1c9a      	adds	r2, r3, #2
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bba:	b29b      	uxth	r3, r3
 8005bbc:	3b01      	subs	r3, #1
 8005bbe:	b29a      	uxth	r2, r3
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005bc4:	e05c      	b.n	8005c80 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	f003 0302 	and.w	r3, r3, #2
 8005bd0:	2b02      	cmp	r3, #2
 8005bd2:	d11b      	bne.n	8005c0c <HAL_SPI_TransmitReceive+0x19e>
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bd8:	b29b      	uxth	r3, r3
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d016      	beq.n	8005c0c <HAL_SPI_TransmitReceive+0x19e>
 8005bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	d113      	bne.n	8005c0c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005be8:	881a      	ldrh	r2, [r3, #0]
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bf4:	1c9a      	adds	r2, r3, #2
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bfe:	b29b      	uxth	r3, r3
 8005c00:	3b01      	subs	r3, #1
 8005c02:	b29a      	uxth	r2, r3
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c08:	2300      	movs	r3, #0
 8005c0a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	f003 0301 	and.w	r3, r3, #1
 8005c16:	2b01      	cmp	r3, #1
 8005c18:	d11c      	bne.n	8005c54 <HAL_SPI_TransmitReceive+0x1e6>
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005c20:	b29b      	uxth	r3, r3
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d016      	beq.n	8005c54 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	68da      	ldr	r2, [r3, #12]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c30:	b292      	uxth	r2, r2
 8005c32:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c38:	1c9a      	adds	r2, r3, #2
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005c44:	b29b      	uxth	r3, r3
 8005c46:	3b01      	subs	r3, #1
 8005c48:	b29a      	uxth	r2, r3
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005c50:	2301      	movs	r3, #1
 8005c52:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005c54:	f7fc f9a2 	bl	8001f9c <HAL_GetTick>
 8005c58:	4602      	mov	r2, r0
 8005c5a:	6a3b      	ldr	r3, [r7, #32]
 8005c5c:	1ad3      	subs	r3, r2, r3
 8005c5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c60:	429a      	cmp	r2, r3
 8005c62:	d80d      	bhi.n	8005c80 <HAL_SPI_TransmitReceive+0x212>
 8005c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c6a:	d009      	beq.n	8005c80 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2201      	movs	r2, #1
 8005c70:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	2200      	movs	r2, #0
 8005c78:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005c7c:	2303      	movs	r3, #3
 8005c7e:	e111      	b.n	8005ea4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c84:	b29b      	uxth	r3, r3
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d19d      	bne.n	8005bc6 <HAL_SPI_TransmitReceive+0x158>
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005c90:	b29b      	uxth	r3, r3
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d197      	bne.n	8005bc6 <HAL_SPI_TransmitReceive+0x158>
 8005c96:	e0e5      	b.n	8005e64 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	685b      	ldr	r3, [r3, #4]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d003      	beq.n	8005ca8 <HAL_SPI_TransmitReceive+0x23a>
 8005ca0:	8afb      	ldrh	r3, [r7, #22]
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	f040 80d1 	bne.w	8005e4a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cac:	b29b      	uxth	r3, r3
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d912      	bls.n	8005cd8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cb6:	881a      	ldrh	r2, [r3, #0]
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cc2:	1c9a      	adds	r2, r3, #2
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ccc:	b29b      	uxth	r3, r3
 8005cce:	3b02      	subs	r3, #2
 8005cd0:	b29a      	uxth	r2, r3
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005cd6:	e0b8      	b.n	8005e4a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	330c      	adds	r3, #12
 8005ce2:	7812      	ldrb	r2, [r2, #0]
 8005ce4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cea:	1c5a      	adds	r2, r3, #1
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cf4:	b29b      	uxth	r3, r3
 8005cf6:	3b01      	subs	r3, #1
 8005cf8:	b29a      	uxth	r2, r3
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005cfe:	e0a4      	b.n	8005e4a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	689b      	ldr	r3, [r3, #8]
 8005d06:	f003 0302 	and.w	r3, r3, #2
 8005d0a:	2b02      	cmp	r3, #2
 8005d0c:	d134      	bne.n	8005d78 <HAL_SPI_TransmitReceive+0x30a>
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d12:	b29b      	uxth	r3, r3
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d02f      	beq.n	8005d78 <HAL_SPI_TransmitReceive+0x30a>
 8005d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d1a:	2b01      	cmp	r3, #1
 8005d1c:	d12c      	bne.n	8005d78 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	d912      	bls.n	8005d4e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d2c:	881a      	ldrh	r2, [r3, #0]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d38:	1c9a      	adds	r2, r3, #2
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	3b02      	subs	r3, #2
 8005d46:	b29a      	uxth	r2, r3
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005d4c:	e012      	b.n	8005d74 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	330c      	adds	r3, #12
 8005d58:	7812      	ldrb	r2, [r2, #0]
 8005d5a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d60:	1c5a      	adds	r2, r3, #1
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d6a:	b29b      	uxth	r3, r3
 8005d6c:	3b01      	subs	r3, #1
 8005d6e:	b29a      	uxth	r2, r3
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005d74:	2300      	movs	r3, #0
 8005d76:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	689b      	ldr	r3, [r3, #8]
 8005d7e:	f003 0301 	and.w	r3, r3, #1
 8005d82:	2b01      	cmp	r3, #1
 8005d84:	d148      	bne.n	8005e18 <HAL_SPI_TransmitReceive+0x3aa>
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005d8c:	b29b      	uxth	r3, r3
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d042      	beq.n	8005e18 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005d98:	b29b      	uxth	r3, r3
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	d923      	bls.n	8005de6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	68da      	ldr	r2, [r3, #12]
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005da8:	b292      	uxth	r2, r2
 8005daa:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005db0:	1c9a      	adds	r2, r3, #2
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005dbc:	b29b      	uxth	r3, r3
 8005dbe:	3b02      	subs	r3, #2
 8005dc0:	b29a      	uxth	r2, r3
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005dce:	b29b      	uxth	r3, r3
 8005dd0:	2b01      	cmp	r3, #1
 8005dd2:	d81f      	bhi.n	8005e14 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	685a      	ldr	r2, [r3, #4]
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005de2:	605a      	str	r2, [r3, #4]
 8005de4:	e016      	b.n	8005e14 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f103 020c 	add.w	r2, r3, #12
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005df2:	7812      	ldrb	r2, [r2, #0]
 8005df4:	b2d2      	uxtb	r2, r2
 8005df6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dfc:	1c5a      	adds	r2, r3, #1
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e08:	b29b      	uxth	r3, r3
 8005e0a:	3b01      	subs	r3, #1
 8005e0c:	b29a      	uxth	r2, r3
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005e14:	2301      	movs	r3, #1
 8005e16:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005e18:	f7fc f8c0 	bl	8001f9c <HAL_GetTick>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	6a3b      	ldr	r3, [r7, #32]
 8005e20:	1ad3      	subs	r3, r2, r3
 8005e22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e24:	429a      	cmp	r2, r3
 8005e26:	d803      	bhi.n	8005e30 <HAL_SPI_TransmitReceive+0x3c2>
 8005e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e2e:	d102      	bne.n	8005e36 <HAL_SPI_TransmitReceive+0x3c8>
 8005e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d109      	bne.n	8005e4a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2201      	movs	r2, #1
 8005e3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	2200      	movs	r2, #0
 8005e42:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005e46:	2303      	movs	r3, #3
 8005e48:	e02c      	b.n	8005ea4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e4e:	b29b      	uxth	r3, r3
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	f47f af55 	bne.w	8005d00 <HAL_SPI_TransmitReceive+0x292>
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e5c:	b29b      	uxth	r3, r3
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	f47f af4e 	bne.w	8005d00 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005e64:	6a3a      	ldr	r2, [r7, #32]
 8005e66:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005e68:	68f8      	ldr	r0, [r7, #12]
 8005e6a:	f000 f93d 	bl	80060e8 <SPI_EndRxTxTransaction>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d008      	beq.n	8005e86 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	2220      	movs	r2, #32
 8005e78:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005e82:	2301      	movs	r3, #1
 8005e84:	e00e      	b.n	8005ea4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	2201      	movs	r2, #1
 8005e8a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	2200      	movs	r2, #0
 8005e92:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d001      	beq.n	8005ea2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	e000      	b.n	8005ea4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8005ea2:	2300      	movs	r3, #0
  }
}
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	3728      	adds	r7, #40	@ 0x28
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}

08005eac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b088      	sub	sp, #32
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	60f8      	str	r0, [r7, #12]
 8005eb4:	60b9      	str	r1, [r7, #8]
 8005eb6:	603b      	str	r3, [r7, #0]
 8005eb8:	4613      	mov	r3, r2
 8005eba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ebc:	f7fc f86e 	bl	8001f9c <HAL_GetTick>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ec4:	1a9b      	subs	r3, r3, r2
 8005ec6:	683a      	ldr	r2, [r7, #0]
 8005ec8:	4413      	add	r3, r2
 8005eca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005ecc:	f7fc f866 	bl	8001f9c <HAL_GetTick>
 8005ed0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005ed2:	4b39      	ldr	r3, [pc, #228]	@ (8005fb8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	015b      	lsls	r3, r3, #5
 8005ed8:	0d1b      	lsrs	r3, r3, #20
 8005eda:	69fa      	ldr	r2, [r7, #28]
 8005edc:	fb02 f303 	mul.w	r3, r2, r3
 8005ee0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ee2:	e054      	b.n	8005f8e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eea:	d050      	beq.n	8005f8e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005eec:	f7fc f856 	bl	8001f9c <HAL_GetTick>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	69bb      	ldr	r3, [r7, #24]
 8005ef4:	1ad3      	subs	r3, r2, r3
 8005ef6:	69fa      	ldr	r2, [r7, #28]
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d902      	bls.n	8005f02 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005efc:	69fb      	ldr	r3, [r7, #28]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d13d      	bne.n	8005f7e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	685a      	ldr	r2, [r3, #4]
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005f10:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f1a:	d111      	bne.n	8005f40 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	689b      	ldr	r3, [r3, #8]
 8005f20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f24:	d004      	beq.n	8005f30 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	689b      	ldr	r3, [r3, #8]
 8005f2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f2e:	d107      	bne.n	8005f40 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	681a      	ldr	r2, [r3, #0]
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f3e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f48:	d10f      	bne.n	8005f6a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	681a      	ldr	r2, [r3, #0]
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005f58:	601a      	str	r2, [r3, #0]
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	681a      	ldr	r2, [r3, #0]
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005f68:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2201      	movs	r2, #1
 8005f6e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2200      	movs	r2, #0
 8005f76:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005f7a:	2303      	movs	r3, #3
 8005f7c:	e017      	b.n	8005fae <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d101      	bne.n	8005f88 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005f84:	2300      	movs	r3, #0
 8005f86:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	3b01      	subs	r3, #1
 8005f8c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	689a      	ldr	r2, [r3, #8]
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	4013      	ands	r3, r2
 8005f98:	68ba      	ldr	r2, [r7, #8]
 8005f9a:	429a      	cmp	r2, r3
 8005f9c:	bf0c      	ite	eq
 8005f9e:	2301      	moveq	r3, #1
 8005fa0:	2300      	movne	r3, #0
 8005fa2:	b2db      	uxtb	r3, r3
 8005fa4:	461a      	mov	r2, r3
 8005fa6:	79fb      	ldrb	r3, [r7, #7]
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d19b      	bne.n	8005ee4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005fac:	2300      	movs	r3, #0
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	3720      	adds	r7, #32
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bd80      	pop	{r7, pc}
 8005fb6:	bf00      	nop
 8005fb8:	20000000 	.word	0x20000000

08005fbc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b08a      	sub	sp, #40	@ 0x28
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	60f8      	str	r0, [r7, #12]
 8005fc4:	60b9      	str	r1, [r7, #8]
 8005fc6:	607a      	str	r2, [r7, #4]
 8005fc8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005fce:	f7fb ffe5 	bl	8001f9c <HAL_GetTick>
 8005fd2:	4602      	mov	r2, r0
 8005fd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fd6:	1a9b      	subs	r3, r3, r2
 8005fd8:	683a      	ldr	r2, [r7, #0]
 8005fda:	4413      	add	r3, r2
 8005fdc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005fde:	f7fb ffdd 	bl	8001f9c <HAL_GetTick>
 8005fe2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	330c      	adds	r3, #12
 8005fea:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005fec:	4b3d      	ldr	r3, [pc, #244]	@ (80060e4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	4613      	mov	r3, r2
 8005ff2:	009b      	lsls	r3, r3, #2
 8005ff4:	4413      	add	r3, r2
 8005ff6:	00da      	lsls	r2, r3, #3
 8005ff8:	1ad3      	subs	r3, r2, r3
 8005ffa:	0d1b      	lsrs	r3, r3, #20
 8005ffc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ffe:	fb02 f303 	mul.w	r3, r2, r3
 8006002:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006004:	e060      	b.n	80060c8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800600c:	d107      	bne.n	800601e <SPI_WaitFifoStateUntilTimeout+0x62>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d104      	bne.n	800601e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006014:	69fb      	ldr	r3, [r7, #28]
 8006016:	781b      	ldrb	r3, [r3, #0]
 8006018:	b2db      	uxtb	r3, r3
 800601a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800601c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006024:	d050      	beq.n	80060c8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006026:	f7fb ffb9 	bl	8001f9c <HAL_GetTick>
 800602a:	4602      	mov	r2, r0
 800602c:	6a3b      	ldr	r3, [r7, #32]
 800602e:	1ad3      	subs	r3, r2, r3
 8006030:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006032:	429a      	cmp	r2, r3
 8006034:	d902      	bls.n	800603c <SPI_WaitFifoStateUntilTimeout+0x80>
 8006036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006038:	2b00      	cmp	r3, #0
 800603a:	d13d      	bne.n	80060b8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	685a      	ldr	r2, [r3, #4]
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800604a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	685b      	ldr	r3, [r3, #4]
 8006050:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006054:	d111      	bne.n	800607a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	689b      	ldr	r3, [r3, #8]
 800605a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800605e:	d004      	beq.n	800606a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006068:	d107      	bne.n	800607a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006078:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800607e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006082:	d10f      	bne.n	80060a4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006092:	601a      	str	r2, [r3, #0]
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80060a2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2201      	movs	r2, #1
 80060a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2200      	movs	r2, #0
 80060b0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80060b4:	2303      	movs	r3, #3
 80060b6:	e010      	b.n	80060da <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80060b8:	69bb      	ldr	r3, [r7, #24]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d101      	bne.n	80060c2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80060be:	2300      	movs	r3, #0
 80060c0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80060c2:	69bb      	ldr	r3, [r7, #24]
 80060c4:	3b01      	subs	r3, #1
 80060c6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	689a      	ldr	r2, [r3, #8]
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	4013      	ands	r3, r2
 80060d2:	687a      	ldr	r2, [r7, #4]
 80060d4:	429a      	cmp	r2, r3
 80060d6:	d196      	bne.n	8006006 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80060d8:	2300      	movs	r3, #0
}
 80060da:	4618      	mov	r0, r3
 80060dc:	3728      	adds	r7, #40	@ 0x28
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}
 80060e2:	bf00      	nop
 80060e4:	20000000 	.word	0x20000000

080060e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b086      	sub	sp, #24
 80060ec:	af02      	add	r7, sp, #8
 80060ee:	60f8      	str	r0, [r7, #12]
 80060f0:	60b9      	str	r1, [r7, #8]
 80060f2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	9300      	str	r3, [sp, #0]
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	2200      	movs	r2, #0
 80060fc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006100:	68f8      	ldr	r0, [r7, #12]
 8006102:	f7ff ff5b 	bl	8005fbc <SPI_WaitFifoStateUntilTimeout>
 8006106:	4603      	mov	r3, r0
 8006108:	2b00      	cmp	r3, #0
 800610a:	d007      	beq.n	800611c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006110:	f043 0220 	orr.w	r2, r3, #32
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006118:	2303      	movs	r3, #3
 800611a:	e027      	b.n	800616c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	9300      	str	r3, [sp, #0]
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	2200      	movs	r2, #0
 8006124:	2180      	movs	r1, #128	@ 0x80
 8006126:	68f8      	ldr	r0, [r7, #12]
 8006128:	f7ff fec0 	bl	8005eac <SPI_WaitFlagStateUntilTimeout>
 800612c:	4603      	mov	r3, r0
 800612e:	2b00      	cmp	r3, #0
 8006130:	d007      	beq.n	8006142 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006136:	f043 0220 	orr.w	r2, r3, #32
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800613e:	2303      	movs	r3, #3
 8006140:	e014      	b.n	800616c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	9300      	str	r3, [sp, #0]
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	2200      	movs	r2, #0
 800614a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800614e:	68f8      	ldr	r0, [r7, #12]
 8006150:	f7ff ff34 	bl	8005fbc <SPI_WaitFifoStateUntilTimeout>
 8006154:	4603      	mov	r3, r0
 8006156:	2b00      	cmp	r3, #0
 8006158:	d007      	beq.n	800616a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800615e:	f043 0220 	orr.w	r2, r3, #32
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006166:	2303      	movs	r3, #3
 8006168:	e000      	b.n	800616c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800616a:	2300      	movs	r3, #0
}
 800616c:	4618      	mov	r0, r3
 800616e:	3710      	adds	r7, #16
 8006170:	46bd      	mov	sp, r7
 8006172:	bd80      	pop	{r7, pc}

08006174 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b082      	sub	sp, #8
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d101      	bne.n	8006186 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006182:	2301      	movs	r3, #1
 8006184:	e042      	b.n	800620c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800618c:	2b00      	cmp	r3, #0
 800618e:	d106      	bne.n	800619e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2200      	movs	r2, #0
 8006194:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006198:	6878      	ldr	r0, [r7, #4]
 800619a:	f7fa fcc3 	bl	8000b24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2224      	movs	r2, #36	@ 0x24
 80061a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	681a      	ldr	r2, [r3, #0]
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f022 0201 	bic.w	r2, r2, #1
 80061b4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d002      	beq.n	80061c4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f001 f81c 	bl	80071fc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f000 fd1d 	bl	8006c04 <UART_SetConfig>
 80061ca:	4603      	mov	r3, r0
 80061cc:	2b01      	cmp	r3, #1
 80061ce:	d101      	bne.n	80061d4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80061d0:	2301      	movs	r3, #1
 80061d2:	e01b      	b.n	800620c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	685a      	ldr	r2, [r3, #4]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80061e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	689a      	ldr	r2, [r3, #8]
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80061f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	681a      	ldr	r2, [r3, #0]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f042 0201 	orr.w	r2, r2, #1
 8006202:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f001 f89b 	bl	8007340 <UART_CheckIdleState>
 800620a:	4603      	mov	r3, r0
}
 800620c:	4618      	mov	r0, r3
 800620e:	3708      	adds	r7, #8
 8006210:	46bd      	mov	sp, r7
 8006212:	bd80      	pop	{r7, pc}

08006214 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b08a      	sub	sp, #40	@ 0x28
 8006218:	af00      	add	r7, sp, #0
 800621a:	60f8      	str	r0, [r7, #12]
 800621c:	60b9      	str	r1, [r7, #8]
 800621e:	4613      	mov	r3, r2
 8006220:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006228:	2b20      	cmp	r3, #32
 800622a:	d167      	bne.n	80062fc <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d002      	beq.n	8006238 <HAL_UART_Transmit_DMA+0x24>
 8006232:	88fb      	ldrh	r3, [r7, #6]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d101      	bne.n	800623c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8006238:	2301      	movs	r3, #1
 800623a:	e060      	b.n	80062fe <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	68ba      	ldr	r2, [r7, #8]
 8006240:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	88fa      	ldrh	r2, [r7, #6]
 8006246:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	88fa      	ldrh	r2, [r7, #6]
 800624e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2200      	movs	r2, #0
 8006256:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2221      	movs	r2, #33	@ 0x21
 800625e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006266:	2b00      	cmp	r3, #0
 8006268:	d028      	beq.n	80062bc <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800626e:	4a26      	ldr	r2, [pc, #152]	@ (8006308 <HAL_UART_Transmit_DMA+0xf4>)
 8006270:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006276:	4a25      	ldr	r2, [pc, #148]	@ (800630c <HAL_UART_Transmit_DMA+0xf8>)
 8006278:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800627e:	4a24      	ldr	r2, [pc, #144]	@ (8006310 <HAL_UART_Transmit_DMA+0xfc>)
 8006280:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006286:	2200      	movs	r2, #0
 8006288:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006292:	4619      	mov	r1, r3
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	3328      	adds	r3, #40	@ 0x28
 800629a:	461a      	mov	r2, r3
 800629c:	88fb      	ldrh	r3, [r7, #6]
 800629e:	f7fc f863 	bl	8002368 <HAL_DMA_Start_IT>
 80062a2:	4603      	mov	r3, r0
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d009      	beq.n	80062bc <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2210      	movs	r2, #16
 80062ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	2220      	movs	r2, #32
 80062b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 80062b8:	2301      	movs	r3, #1
 80062ba:	e020      	b.n	80062fe <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	2240      	movs	r2, #64	@ 0x40
 80062c2:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	3308      	adds	r3, #8
 80062ca:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	e853 3f00 	ldrex	r3, [r3]
 80062d2:	613b      	str	r3, [r7, #16]
   return(result);
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062da:	627b      	str	r3, [r7, #36]	@ 0x24
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	3308      	adds	r3, #8
 80062e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062e4:	623a      	str	r2, [r7, #32]
 80062e6:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062e8:	69f9      	ldr	r1, [r7, #28]
 80062ea:	6a3a      	ldr	r2, [r7, #32]
 80062ec:	e841 2300 	strex	r3, r2, [r1]
 80062f0:	61bb      	str	r3, [r7, #24]
   return(result);
 80062f2:	69bb      	ldr	r3, [r7, #24]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d1e5      	bne.n	80062c4 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 80062f8:	2300      	movs	r3, #0
 80062fa:	e000      	b.n	80062fe <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80062fc:	2302      	movs	r3, #2
  }
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3728      	adds	r7, #40	@ 0x28
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}
 8006306:	bf00      	nop
 8006308:	0800780b 	.word	0x0800780b
 800630c:	080078a5 	.word	0x080078a5
 8006310:	08007a2b 	.word	0x08007a2b

08006314 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b0a0      	sub	sp, #128	@ 0x80
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006322:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006324:	e853 3f00 	ldrex	r3, [r3]
 8006328:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800632a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800632c:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 8006330:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	461a      	mov	r2, r3
 8006338:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800633a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800633c:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800633e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8006340:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006342:	e841 2300 	strex	r3, r2, [r1]
 8006346:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006348:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800634a:	2b00      	cmp	r3, #0
 800634c:	d1e6      	bne.n	800631c <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	3308      	adds	r3, #8
 8006354:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006356:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006358:	e853 3f00 	ldrex	r3, [r3]
 800635c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800635e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006360:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 8006364:	f023 0301 	bic.w	r3, r3, #1
 8006368:	67bb      	str	r3, [r7, #120]	@ 0x78
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	3308      	adds	r3, #8
 8006370:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8006372:	657a      	str	r2, [r7, #84]	@ 0x54
 8006374:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006376:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006378:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800637a:	e841 2300 	strex	r3, r2, [r1]
 800637e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006380:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006382:	2b00      	cmp	r3, #0
 8006384:	d1e3      	bne.n	800634e <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800638a:	2b01      	cmp	r3, #1
 800638c:	d118      	bne.n	80063c0 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006394:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006396:	e853 3f00 	ldrex	r3, [r3]
 800639a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800639c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800639e:	f023 0310 	bic.w	r3, r3, #16
 80063a2:	677b      	str	r3, [r7, #116]	@ 0x74
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	461a      	mov	r2, r3
 80063aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80063ac:	643b      	str	r3, [r7, #64]	@ 0x40
 80063ae:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063b0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80063b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80063b4:	e841 2300 	strex	r3, r2, [r1]
 80063b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80063ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d1e6      	bne.n	800638e <HAL_UART_Abort+0x7a>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	689b      	ldr	r3, [r3, #8]
 80063c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063ca:	2b80      	cmp	r3, #128	@ 0x80
 80063cc:	d137      	bne.n	800643e <HAL_UART_Abort+0x12a>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	3308      	adds	r3, #8
 80063d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063d6:	6a3b      	ldr	r3, [r7, #32]
 80063d8:	e853 3f00 	ldrex	r3, [r3]
 80063dc:	61fb      	str	r3, [r7, #28]
   return(result);
 80063de:	69fb      	ldr	r3, [r7, #28]
 80063e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80063e4:	673b      	str	r3, [r7, #112]	@ 0x70
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	3308      	adds	r3, #8
 80063ec:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80063ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80063f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063f2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80063f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80063f6:	e841 2300 	strex	r3, r2, [r1]
 80063fa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80063fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d1e5      	bne.n	80063ce <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006406:	2b00      	cmp	r3, #0
 8006408:	d019      	beq.n	800643e <HAL_UART_Abort+0x12a>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800640e:	2200      	movs	r2, #0
 8006410:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006416:	4618      	mov	r0, r3
 8006418:	f7fc f821 	bl	800245e <HAL_DMA_Abort>
 800641c:	4603      	mov	r3, r0
 800641e:	2b00      	cmp	r3, #0
 8006420:	d00d      	beq.n	800643e <HAL_UART_Abort+0x12a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006426:	4618      	mov	r0, r3
 8006428:	f7fc f988 	bl	800273c <HAL_DMA_GetError>
 800642c:	4603      	mov	r3, r0
 800642e:	2b20      	cmp	r3, #32
 8006430:	d105      	bne.n	800643e <HAL_UART_Abort+0x12a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2210      	movs	r2, #16
 8006436:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800643a:	2303      	movs	r3, #3
 800643c:	e073      	b.n	8006526 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	689b      	ldr	r3, [r3, #8]
 8006444:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006448:	2b40      	cmp	r3, #64	@ 0x40
 800644a:	d13b      	bne.n	80064c4 <HAL_UART_Abort+0x1b0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	3308      	adds	r3, #8
 8006452:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	e853 3f00 	ldrex	r3, [r3]
 800645a:	60bb      	str	r3, [r7, #8]
   return(result);
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006462:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	3308      	adds	r3, #8
 800646a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800646c:	61ba      	str	r2, [r7, #24]
 800646e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006470:	6979      	ldr	r1, [r7, #20]
 8006472:	69ba      	ldr	r2, [r7, #24]
 8006474:	e841 2300 	strex	r3, r2, [r1]
 8006478:	613b      	str	r3, [r7, #16]
   return(result);
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d1e5      	bne.n	800644c <HAL_UART_Abort+0x138>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006486:	2b00      	cmp	r3, #0
 8006488:	d01c      	beq.n	80064c4 <HAL_UART_Abort+0x1b0>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006490:	2200      	movs	r2, #0
 8006492:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800649a:	4618      	mov	r0, r3
 800649c:	f7fb ffdf 	bl	800245e <HAL_DMA_Abort>
 80064a0:	4603      	mov	r3, r0
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d00e      	beq.n	80064c4 <HAL_UART_Abort+0x1b0>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064ac:	4618      	mov	r0, r3
 80064ae:	f7fc f945 	bl	800273c <HAL_DMA_GetError>
 80064b2:	4603      	mov	r3, r0
 80064b4:	2b20      	cmp	r3, #32
 80064b6:	d105      	bne.n	80064c4 <HAL_UART_Abort+0x1b0>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2210      	movs	r2, #16
 80064bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 80064c0:	2303      	movs	r3, #3
 80064c2:	e030      	b.n	8006526 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2200      	movs	r2, #0
 80064c8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2200      	movs	r2, #0
 80064d0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	220f      	movs	r2, #15
 80064da:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80064e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80064e4:	d107      	bne.n	80064f6 <HAL_UART_Abort+0x1e2>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	699a      	ldr	r2, [r3, #24]
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f042 0210 	orr.w	r2, r2, #16
 80064f4:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	699a      	ldr	r2, [r3, #24]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f042 0208 	orr.w	r2, r2, #8
 8006504:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2220      	movs	r2, #32
 800650a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2220      	movs	r2, #32
 8006512:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2200      	movs	r2, #0
 800651a:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2200      	movs	r2, #0
 8006520:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8006524:	2300      	movs	r3, #0
}
 8006526:	4618      	mov	r0, r3
 8006528:	3780      	adds	r7, #128	@ 0x80
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}
	...

08006530 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b0ba      	sub	sp, #232	@ 0xe8
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	69db      	ldr	r3, [r3, #28]
 800653e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	689b      	ldr	r3, [r3, #8]
 8006552:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006556:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800655a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800655e:	4013      	ands	r3, r2
 8006560:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006564:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006568:	2b00      	cmp	r3, #0
 800656a:	d11b      	bne.n	80065a4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800656c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006570:	f003 0320 	and.w	r3, r3, #32
 8006574:	2b00      	cmp	r3, #0
 8006576:	d015      	beq.n	80065a4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006578:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800657c:	f003 0320 	and.w	r3, r3, #32
 8006580:	2b00      	cmp	r3, #0
 8006582:	d105      	bne.n	8006590 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006584:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006588:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800658c:	2b00      	cmp	r3, #0
 800658e:	d009      	beq.n	80065a4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006594:	2b00      	cmp	r3, #0
 8006596:	f000 8300 	beq.w	8006b9a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	4798      	blx	r3
      }
      return;
 80065a2:	e2fa      	b.n	8006b9a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80065a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	f000 8123 	beq.w	80067f4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80065ae:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80065b2:	4b8d      	ldr	r3, [pc, #564]	@ (80067e8 <HAL_UART_IRQHandler+0x2b8>)
 80065b4:	4013      	ands	r3, r2
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d106      	bne.n	80065c8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80065ba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80065be:	4b8b      	ldr	r3, [pc, #556]	@ (80067ec <HAL_UART_IRQHandler+0x2bc>)
 80065c0:	4013      	ands	r3, r2
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	f000 8116 	beq.w	80067f4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80065c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065cc:	f003 0301 	and.w	r3, r3, #1
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d011      	beq.n	80065f8 <HAL_UART_IRQHandler+0xc8>
 80065d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d00b      	beq.n	80065f8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	2201      	movs	r2, #1
 80065e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065ee:	f043 0201 	orr.w	r2, r3, #1
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80065f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065fc:	f003 0302 	and.w	r3, r3, #2
 8006600:	2b00      	cmp	r3, #0
 8006602:	d011      	beq.n	8006628 <HAL_UART_IRQHandler+0xf8>
 8006604:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006608:	f003 0301 	and.w	r3, r3, #1
 800660c:	2b00      	cmp	r3, #0
 800660e:	d00b      	beq.n	8006628 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	2202      	movs	r2, #2
 8006616:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800661e:	f043 0204 	orr.w	r2, r3, #4
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006628:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800662c:	f003 0304 	and.w	r3, r3, #4
 8006630:	2b00      	cmp	r3, #0
 8006632:	d011      	beq.n	8006658 <HAL_UART_IRQHandler+0x128>
 8006634:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006638:	f003 0301 	and.w	r3, r3, #1
 800663c:	2b00      	cmp	r3, #0
 800663e:	d00b      	beq.n	8006658 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	2204      	movs	r2, #4
 8006646:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800664e:	f043 0202 	orr.w	r2, r3, #2
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006658:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800665c:	f003 0308 	and.w	r3, r3, #8
 8006660:	2b00      	cmp	r3, #0
 8006662:	d017      	beq.n	8006694 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006664:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006668:	f003 0320 	and.w	r3, r3, #32
 800666c:	2b00      	cmp	r3, #0
 800666e:	d105      	bne.n	800667c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006670:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006674:	4b5c      	ldr	r3, [pc, #368]	@ (80067e8 <HAL_UART_IRQHandler+0x2b8>)
 8006676:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006678:	2b00      	cmp	r3, #0
 800667a:	d00b      	beq.n	8006694 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	2208      	movs	r2, #8
 8006682:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800668a:	f043 0208 	orr.w	r2, r3, #8
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006694:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006698:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800669c:	2b00      	cmp	r3, #0
 800669e:	d012      	beq.n	80066c6 <HAL_UART_IRQHandler+0x196>
 80066a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066a4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d00c      	beq.n	80066c6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80066b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066bc:	f043 0220 	orr.w	r2, r3, #32
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	f000 8266 	beq.w	8006b9e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80066d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066d6:	f003 0320 	and.w	r3, r3, #32
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d013      	beq.n	8006706 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80066de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066e2:	f003 0320 	and.w	r3, r3, #32
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d105      	bne.n	80066f6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80066ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d007      	beq.n	8006706 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d003      	beq.n	8006706 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800670c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	689b      	ldr	r3, [r3, #8]
 8006716:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800671a:	2b40      	cmp	r3, #64	@ 0x40
 800671c:	d005      	beq.n	800672a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800671e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006722:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006726:	2b00      	cmp	r3, #0
 8006728:	d054      	beq.n	80067d4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f001 f807 	bl	800773e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800673a:	2b40      	cmp	r3, #64	@ 0x40
 800673c:	d146      	bne.n	80067cc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	3308      	adds	r3, #8
 8006744:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006748:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800674c:	e853 3f00 	ldrex	r3, [r3]
 8006750:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006754:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006758:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800675c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	3308      	adds	r3, #8
 8006766:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800676a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800676e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006772:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006776:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800677a:	e841 2300 	strex	r3, r2, [r1]
 800677e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006782:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006786:	2b00      	cmp	r3, #0
 8006788:	d1d9      	bne.n	800673e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006790:	2b00      	cmp	r3, #0
 8006792:	d017      	beq.n	80067c4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800679a:	4a15      	ldr	r2, [pc, #84]	@ (80067f0 <HAL_UART_IRQHandler+0x2c0>)
 800679c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067a4:	4618      	mov	r0, r3
 80067a6:	f7fb feb3 	bl	8002510 <HAL_DMA_Abort_IT>
 80067aa:	4603      	mov	r3, r0
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d019      	beq.n	80067e4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067b8:	687a      	ldr	r2, [r7, #4]
 80067ba:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80067be:	4610      	mov	r0, r2
 80067c0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067c2:	e00f      	b.n	80067e4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	f000 fa13 	bl	8006bf0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067ca:	e00b      	b.n	80067e4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80067cc:	6878      	ldr	r0, [r7, #4]
 80067ce:	f000 fa0f 	bl	8006bf0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067d2:	e007      	b.n	80067e4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80067d4:	6878      	ldr	r0, [r7, #4]
 80067d6:	f000 fa0b 	bl	8006bf0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2200      	movs	r2, #0
 80067de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80067e2:	e1dc      	b.n	8006b9e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067e4:	bf00      	nop
    return;
 80067e6:	e1da      	b.n	8006b9e <HAL_UART_IRQHandler+0x66e>
 80067e8:	10000001 	.word	0x10000001
 80067ec:	04000120 	.word	0x04000120
 80067f0:	08007aab 	.word	0x08007aab

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80067f8:	2b01      	cmp	r3, #1
 80067fa:	f040 8170 	bne.w	8006ade <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80067fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006802:	f003 0310 	and.w	r3, r3, #16
 8006806:	2b00      	cmp	r3, #0
 8006808:	f000 8169 	beq.w	8006ade <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800680c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006810:	f003 0310 	and.w	r3, r3, #16
 8006814:	2b00      	cmp	r3, #0
 8006816:	f000 8162 	beq.w	8006ade <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	2210      	movs	r2, #16
 8006820:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	689b      	ldr	r3, [r3, #8]
 8006828:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800682c:	2b40      	cmp	r3, #64	@ 0x40
 800682e:	f040 80d8 	bne.w	80069e2 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	685b      	ldr	r3, [r3, #4]
 800683c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006840:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006844:	2b00      	cmp	r3, #0
 8006846:	f000 80af 	beq.w	80069a8 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006850:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006854:	429a      	cmp	r2, r3
 8006856:	f080 80a7 	bcs.w	80069a8 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006860:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f003 0320 	and.w	r3, r3, #32
 8006872:	2b00      	cmp	r3, #0
 8006874:	f040 8087 	bne.w	8006986 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006880:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006884:	e853 3f00 	ldrex	r3, [r3]
 8006888:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800688c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006890:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006894:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	461a      	mov	r2, r3
 800689e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80068a2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80068a6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068aa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80068ae:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80068b2:	e841 2300 	strex	r3, r2, [r1]
 80068b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80068ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d1da      	bne.n	8006878 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	3308      	adds	r3, #8
 80068c8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80068cc:	e853 3f00 	ldrex	r3, [r3]
 80068d0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80068d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80068d4:	f023 0301 	bic.w	r3, r3, #1
 80068d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	3308      	adds	r3, #8
 80068e2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80068e6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80068ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ec:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80068ee:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80068f2:	e841 2300 	strex	r3, r2, [r1]
 80068f6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80068f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d1e1      	bne.n	80068c2 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	3308      	adds	r3, #8
 8006904:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006906:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006908:	e853 3f00 	ldrex	r3, [r3]
 800690c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800690e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006910:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006914:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	3308      	adds	r3, #8
 800691e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006922:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006924:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006926:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006928:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800692a:	e841 2300 	strex	r3, r2, [r1]
 800692e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006930:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006932:	2b00      	cmp	r3, #0
 8006934:	d1e3      	bne.n	80068fe <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2220      	movs	r2, #32
 800693a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2200      	movs	r2, #0
 8006942:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800694a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800694c:	e853 3f00 	ldrex	r3, [r3]
 8006950:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006952:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006954:	f023 0310 	bic.w	r3, r3, #16
 8006958:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	461a      	mov	r2, r3
 8006962:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006966:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006968:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800696a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800696c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800696e:	e841 2300 	strex	r3, r2, [r1]
 8006972:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006974:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006976:	2b00      	cmp	r3, #0
 8006978:	d1e4      	bne.n	8006944 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006980:	4618      	mov	r0, r3
 8006982:	f7fb fd6c 	bl	800245e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2202      	movs	r2, #2
 800698a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006998:	b29b      	uxth	r3, r3
 800699a:	1ad3      	subs	r3, r2, r3
 800699c:	b29b      	uxth	r3, r3
 800699e:	4619      	mov	r1, r3
 80069a0:	6878      	ldr	r0, [r7, #4]
 80069a2:	f7fa fd1d 	bl	80013e0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80069a6:	e0fc      	b.n	8006ba2 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80069ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80069b2:	429a      	cmp	r2, r3
 80069b4:	f040 80f5 	bne.w	8006ba2 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f003 0320 	and.w	r3, r3, #32
 80069c6:	2b20      	cmp	r3, #32
 80069c8:	f040 80eb 	bne.w	8006ba2 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2202      	movs	r2, #2
 80069d0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80069d8:	4619      	mov	r1, r3
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f7fa fd00 	bl	80013e0 <HAL_UARTEx_RxEventCallback>
      return;
 80069e0:	e0df      	b.n	8006ba2 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80069ee:	b29b      	uxth	r3, r3
 80069f0:	1ad3      	subs	r3, r2, r3
 80069f2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80069fc:	b29b      	uxth	r3, r3
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	f000 80d1 	beq.w	8006ba6 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8006a04:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	f000 80cc 	beq.w	8006ba6 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a16:	e853 3f00 	ldrex	r3, [r3]
 8006a1a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006a1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a1e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a22:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	461a      	mov	r2, r3
 8006a2c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006a30:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a32:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a34:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a38:	e841 2300 	strex	r3, r2, [r1]
 8006a3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d1e4      	bne.n	8006a0e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	3308      	adds	r3, #8
 8006a4a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a4e:	e853 3f00 	ldrex	r3, [r3]
 8006a52:	623b      	str	r3, [r7, #32]
   return(result);
 8006a54:	6a3b      	ldr	r3, [r7, #32]
 8006a56:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a5a:	f023 0301 	bic.w	r3, r3, #1
 8006a5e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	3308      	adds	r3, #8
 8006a68:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006a6c:	633a      	str	r2, [r7, #48]	@ 0x30
 8006a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a70:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a74:	e841 2300 	strex	r3, r2, [r1]
 8006a78:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d1e1      	bne.n	8006a44 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2220      	movs	r2, #32
 8006a84:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2200      	movs	r2, #0
 8006a92:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a9a:	693b      	ldr	r3, [r7, #16]
 8006a9c:	e853 3f00 	ldrex	r3, [r3]
 8006aa0:	60fb      	str	r3, [r7, #12]
   return(result);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	f023 0310 	bic.w	r3, r3, #16
 8006aa8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	461a      	mov	r2, r3
 8006ab2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006ab6:	61fb      	str	r3, [r7, #28]
 8006ab8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aba:	69b9      	ldr	r1, [r7, #24]
 8006abc:	69fa      	ldr	r2, [r7, #28]
 8006abe:	e841 2300 	strex	r3, r2, [r1]
 8006ac2:	617b      	str	r3, [r7, #20]
   return(result);
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d1e4      	bne.n	8006a94 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2202      	movs	r2, #2
 8006ace:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006ad0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006ad4:	4619      	mov	r1, r3
 8006ad6:	6878      	ldr	r0, [r7, #4]
 8006ad8:	f7fa fc82 	bl	80013e0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006adc:	e063      	b.n	8006ba6 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006ade:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ae2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d00e      	beq.n	8006b08 <HAL_UART_IRQHandler+0x5d8>
 8006aea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006aee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d008      	beq.n	8006b08 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006afe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006b00:	6878      	ldr	r0, [r7, #4]
 8006b02:	f001 f80f 	bl	8007b24 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006b06:	e051      	b.n	8006bac <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006b08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d014      	beq.n	8006b3e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006b14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d105      	bne.n	8006b2c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006b20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006b24:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d008      	beq.n	8006b3e <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d03a      	beq.n	8006baa <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	4798      	blx	r3
    }
    return;
 8006b3c:	e035      	b.n	8006baa <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006b3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d009      	beq.n	8006b5e <HAL_UART_IRQHandler+0x62e>
 8006b4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d003      	beq.n	8006b5e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	f000 ffb9 	bl	8007ace <UART_EndTransmit_IT>
    return;
 8006b5c:	e026      	b.n	8006bac <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006b5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d009      	beq.n	8006b7e <HAL_UART_IRQHandler+0x64e>
 8006b6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b6e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d003      	beq.n	8006b7e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	f000 ffe8 	bl	8007b4c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006b7c:	e016      	b.n	8006bac <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006b7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b82:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d010      	beq.n	8006bac <HAL_UART_IRQHandler+0x67c>
 8006b8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	da0c      	bge.n	8006bac <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f000 ffd0 	bl	8007b38 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006b98:	e008      	b.n	8006bac <HAL_UART_IRQHandler+0x67c>
      return;
 8006b9a:	bf00      	nop
 8006b9c:	e006      	b.n	8006bac <HAL_UART_IRQHandler+0x67c>
    return;
 8006b9e:	bf00      	nop
 8006ba0:	e004      	b.n	8006bac <HAL_UART_IRQHandler+0x67c>
      return;
 8006ba2:	bf00      	nop
 8006ba4:	e002      	b.n	8006bac <HAL_UART_IRQHandler+0x67c>
      return;
 8006ba6:	bf00      	nop
 8006ba8:	e000      	b.n	8006bac <HAL_UART_IRQHandler+0x67c>
    return;
 8006baa:	bf00      	nop
  }
}
 8006bac:	37e8      	adds	r7, #232	@ 0xe8
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	bd80      	pop	{r7, pc}
 8006bb2:	bf00      	nop

08006bb4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b083      	sub	sp, #12
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8006bbc:	bf00      	nop
 8006bbe:	370c      	adds	r7, #12
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc6:	4770      	bx	lr

08006bc8 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b083      	sub	sp, #12
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006bd0:	bf00      	nop
 8006bd2:	370c      	adds	r7, #12
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bda:	4770      	bx	lr

08006bdc <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b083      	sub	sp, #12
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006be4:	bf00      	nop
 8006be6:	370c      	adds	r7, #12
 8006be8:	46bd      	mov	sp, r7
 8006bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bee:	4770      	bx	lr

08006bf0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b083      	sub	sp, #12
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006bf8:	bf00      	nop
 8006bfa:	370c      	adds	r7, #12
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c02:	4770      	bx	lr

08006c04 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c08:	b08c      	sub	sp, #48	@ 0x30
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006c0e:	2300      	movs	r3, #0
 8006c10:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c14:	697b      	ldr	r3, [r7, #20]
 8006c16:	689a      	ldr	r2, [r3, #8]
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	691b      	ldr	r3, [r3, #16]
 8006c1c:	431a      	orrs	r2, r3
 8006c1e:	697b      	ldr	r3, [r7, #20]
 8006c20:	695b      	ldr	r3, [r3, #20]
 8006c22:	431a      	orrs	r2, r3
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	69db      	ldr	r3, [r3, #28]
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	681a      	ldr	r2, [r3, #0]
 8006c32:	4baa      	ldr	r3, [pc, #680]	@ (8006edc <UART_SetConfig+0x2d8>)
 8006c34:	4013      	ands	r3, r2
 8006c36:	697a      	ldr	r2, [r7, #20]
 8006c38:	6812      	ldr	r2, [r2, #0]
 8006c3a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c3c:	430b      	orrs	r3, r1
 8006c3e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006c4a:	697b      	ldr	r3, [r7, #20]
 8006c4c:	68da      	ldr	r2, [r3, #12]
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	430a      	orrs	r2, r1
 8006c54:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	699b      	ldr	r3, [r3, #24]
 8006c5a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006c5c:	697b      	ldr	r3, [r7, #20]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	4a9f      	ldr	r2, [pc, #636]	@ (8006ee0 <UART_SetConfig+0x2dc>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d004      	beq.n	8006c70 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006c66:	697b      	ldr	r3, [r7, #20]
 8006c68:	6a1b      	ldr	r3, [r3, #32]
 8006c6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c70:	697b      	ldr	r3, [r7, #20]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	689b      	ldr	r3, [r3, #8]
 8006c76:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006c7a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006c7e:	697a      	ldr	r2, [r7, #20]
 8006c80:	6812      	ldr	r2, [r2, #0]
 8006c82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c84:	430b      	orrs	r3, r1
 8006c86:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006c88:	697b      	ldr	r3, [r7, #20]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c8e:	f023 010f 	bic.w	r1, r3, #15
 8006c92:	697b      	ldr	r3, [r7, #20]
 8006c94:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	430a      	orrs	r2, r1
 8006c9c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a90      	ldr	r2, [pc, #576]	@ (8006ee4 <UART_SetConfig+0x2e0>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d125      	bne.n	8006cf4 <UART_SetConfig+0xf0>
 8006ca8:	4b8f      	ldr	r3, [pc, #572]	@ (8006ee8 <UART_SetConfig+0x2e4>)
 8006caa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cae:	f003 0303 	and.w	r3, r3, #3
 8006cb2:	2b03      	cmp	r3, #3
 8006cb4:	d81a      	bhi.n	8006cec <UART_SetConfig+0xe8>
 8006cb6:	a201      	add	r2, pc, #4	@ (adr r2, 8006cbc <UART_SetConfig+0xb8>)
 8006cb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cbc:	08006ccd 	.word	0x08006ccd
 8006cc0:	08006cdd 	.word	0x08006cdd
 8006cc4:	08006cd5 	.word	0x08006cd5
 8006cc8:	08006ce5 	.word	0x08006ce5
 8006ccc:	2301      	movs	r3, #1
 8006cce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cd2:	e116      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006cd4:	2302      	movs	r3, #2
 8006cd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cda:	e112      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006cdc:	2304      	movs	r3, #4
 8006cde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ce2:	e10e      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006ce4:	2308      	movs	r3, #8
 8006ce6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cea:	e10a      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006cec:	2310      	movs	r3, #16
 8006cee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cf2:	e106      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a7c      	ldr	r2, [pc, #496]	@ (8006eec <UART_SetConfig+0x2e8>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d138      	bne.n	8006d70 <UART_SetConfig+0x16c>
 8006cfe:	4b7a      	ldr	r3, [pc, #488]	@ (8006ee8 <UART_SetConfig+0x2e4>)
 8006d00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d04:	f003 030c 	and.w	r3, r3, #12
 8006d08:	2b0c      	cmp	r3, #12
 8006d0a:	d82d      	bhi.n	8006d68 <UART_SetConfig+0x164>
 8006d0c:	a201      	add	r2, pc, #4	@ (adr r2, 8006d14 <UART_SetConfig+0x110>)
 8006d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d12:	bf00      	nop
 8006d14:	08006d49 	.word	0x08006d49
 8006d18:	08006d69 	.word	0x08006d69
 8006d1c:	08006d69 	.word	0x08006d69
 8006d20:	08006d69 	.word	0x08006d69
 8006d24:	08006d59 	.word	0x08006d59
 8006d28:	08006d69 	.word	0x08006d69
 8006d2c:	08006d69 	.word	0x08006d69
 8006d30:	08006d69 	.word	0x08006d69
 8006d34:	08006d51 	.word	0x08006d51
 8006d38:	08006d69 	.word	0x08006d69
 8006d3c:	08006d69 	.word	0x08006d69
 8006d40:	08006d69 	.word	0x08006d69
 8006d44:	08006d61 	.word	0x08006d61
 8006d48:	2300      	movs	r3, #0
 8006d4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d4e:	e0d8      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006d50:	2302      	movs	r3, #2
 8006d52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d56:	e0d4      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006d58:	2304      	movs	r3, #4
 8006d5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d5e:	e0d0      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006d60:	2308      	movs	r3, #8
 8006d62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d66:	e0cc      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006d68:	2310      	movs	r3, #16
 8006d6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d6e:	e0c8      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a5e      	ldr	r2, [pc, #376]	@ (8006ef0 <UART_SetConfig+0x2ec>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d125      	bne.n	8006dc6 <UART_SetConfig+0x1c2>
 8006d7a:	4b5b      	ldr	r3, [pc, #364]	@ (8006ee8 <UART_SetConfig+0x2e4>)
 8006d7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d80:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006d84:	2b30      	cmp	r3, #48	@ 0x30
 8006d86:	d016      	beq.n	8006db6 <UART_SetConfig+0x1b2>
 8006d88:	2b30      	cmp	r3, #48	@ 0x30
 8006d8a:	d818      	bhi.n	8006dbe <UART_SetConfig+0x1ba>
 8006d8c:	2b20      	cmp	r3, #32
 8006d8e:	d00a      	beq.n	8006da6 <UART_SetConfig+0x1a2>
 8006d90:	2b20      	cmp	r3, #32
 8006d92:	d814      	bhi.n	8006dbe <UART_SetConfig+0x1ba>
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d002      	beq.n	8006d9e <UART_SetConfig+0x19a>
 8006d98:	2b10      	cmp	r3, #16
 8006d9a:	d008      	beq.n	8006dae <UART_SetConfig+0x1aa>
 8006d9c:	e00f      	b.n	8006dbe <UART_SetConfig+0x1ba>
 8006d9e:	2300      	movs	r3, #0
 8006da0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006da4:	e0ad      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006da6:	2302      	movs	r3, #2
 8006da8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dac:	e0a9      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006dae:	2304      	movs	r3, #4
 8006db0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006db4:	e0a5      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006db6:	2308      	movs	r3, #8
 8006db8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dbc:	e0a1      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006dbe:	2310      	movs	r3, #16
 8006dc0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dc4:	e09d      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006dc6:	697b      	ldr	r3, [r7, #20]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4a4a      	ldr	r2, [pc, #296]	@ (8006ef4 <UART_SetConfig+0x2f0>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d125      	bne.n	8006e1c <UART_SetConfig+0x218>
 8006dd0:	4b45      	ldr	r3, [pc, #276]	@ (8006ee8 <UART_SetConfig+0x2e4>)
 8006dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dd6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006dda:	2bc0      	cmp	r3, #192	@ 0xc0
 8006ddc:	d016      	beq.n	8006e0c <UART_SetConfig+0x208>
 8006dde:	2bc0      	cmp	r3, #192	@ 0xc0
 8006de0:	d818      	bhi.n	8006e14 <UART_SetConfig+0x210>
 8006de2:	2b80      	cmp	r3, #128	@ 0x80
 8006de4:	d00a      	beq.n	8006dfc <UART_SetConfig+0x1f8>
 8006de6:	2b80      	cmp	r3, #128	@ 0x80
 8006de8:	d814      	bhi.n	8006e14 <UART_SetConfig+0x210>
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d002      	beq.n	8006df4 <UART_SetConfig+0x1f0>
 8006dee:	2b40      	cmp	r3, #64	@ 0x40
 8006df0:	d008      	beq.n	8006e04 <UART_SetConfig+0x200>
 8006df2:	e00f      	b.n	8006e14 <UART_SetConfig+0x210>
 8006df4:	2300      	movs	r3, #0
 8006df6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dfa:	e082      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006dfc:	2302      	movs	r3, #2
 8006dfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e02:	e07e      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006e04:	2304      	movs	r3, #4
 8006e06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e0a:	e07a      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006e0c:	2308      	movs	r3, #8
 8006e0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e12:	e076      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006e14:	2310      	movs	r3, #16
 8006e16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e1a:	e072      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a35      	ldr	r2, [pc, #212]	@ (8006ef8 <UART_SetConfig+0x2f4>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d12a      	bne.n	8006e7c <UART_SetConfig+0x278>
 8006e26:	4b30      	ldr	r3, [pc, #192]	@ (8006ee8 <UART_SetConfig+0x2e4>)
 8006e28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e2c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e30:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e34:	d01a      	beq.n	8006e6c <UART_SetConfig+0x268>
 8006e36:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e3a:	d81b      	bhi.n	8006e74 <UART_SetConfig+0x270>
 8006e3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e40:	d00c      	beq.n	8006e5c <UART_SetConfig+0x258>
 8006e42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e46:	d815      	bhi.n	8006e74 <UART_SetConfig+0x270>
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d003      	beq.n	8006e54 <UART_SetConfig+0x250>
 8006e4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e50:	d008      	beq.n	8006e64 <UART_SetConfig+0x260>
 8006e52:	e00f      	b.n	8006e74 <UART_SetConfig+0x270>
 8006e54:	2300      	movs	r3, #0
 8006e56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e5a:	e052      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006e5c:	2302      	movs	r3, #2
 8006e5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e62:	e04e      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006e64:	2304      	movs	r3, #4
 8006e66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e6a:	e04a      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006e6c:	2308      	movs	r3, #8
 8006e6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e72:	e046      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006e74:	2310      	movs	r3, #16
 8006e76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e7a:	e042      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4a17      	ldr	r2, [pc, #92]	@ (8006ee0 <UART_SetConfig+0x2dc>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d13a      	bne.n	8006efc <UART_SetConfig+0x2f8>
 8006e86:	4b18      	ldr	r3, [pc, #96]	@ (8006ee8 <UART_SetConfig+0x2e4>)
 8006e88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e8c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006e90:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006e94:	d01a      	beq.n	8006ecc <UART_SetConfig+0x2c8>
 8006e96:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006e9a:	d81b      	bhi.n	8006ed4 <UART_SetConfig+0x2d0>
 8006e9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ea0:	d00c      	beq.n	8006ebc <UART_SetConfig+0x2b8>
 8006ea2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ea6:	d815      	bhi.n	8006ed4 <UART_SetConfig+0x2d0>
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d003      	beq.n	8006eb4 <UART_SetConfig+0x2b0>
 8006eac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006eb0:	d008      	beq.n	8006ec4 <UART_SetConfig+0x2c0>
 8006eb2:	e00f      	b.n	8006ed4 <UART_SetConfig+0x2d0>
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006eba:	e022      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006ebc:	2302      	movs	r3, #2
 8006ebe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ec2:	e01e      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006ec4:	2304      	movs	r3, #4
 8006ec6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006eca:	e01a      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006ecc:	2308      	movs	r3, #8
 8006ece:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ed2:	e016      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006ed4:	2310      	movs	r3, #16
 8006ed6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006eda:	e012      	b.n	8006f02 <UART_SetConfig+0x2fe>
 8006edc:	cfff69f3 	.word	0xcfff69f3
 8006ee0:	40008000 	.word	0x40008000
 8006ee4:	40013800 	.word	0x40013800
 8006ee8:	40021000 	.word	0x40021000
 8006eec:	40004400 	.word	0x40004400
 8006ef0:	40004800 	.word	0x40004800
 8006ef4:	40004c00 	.word	0x40004c00
 8006ef8:	40005000 	.word	0x40005000
 8006efc:	2310      	movs	r3, #16
 8006efe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006f02:	697b      	ldr	r3, [r7, #20]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4aae      	ldr	r2, [pc, #696]	@ (80071c0 <UART_SetConfig+0x5bc>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	f040 8097 	bne.w	800703c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006f0e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006f12:	2b08      	cmp	r3, #8
 8006f14:	d823      	bhi.n	8006f5e <UART_SetConfig+0x35a>
 8006f16:	a201      	add	r2, pc, #4	@ (adr r2, 8006f1c <UART_SetConfig+0x318>)
 8006f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f1c:	08006f41 	.word	0x08006f41
 8006f20:	08006f5f 	.word	0x08006f5f
 8006f24:	08006f49 	.word	0x08006f49
 8006f28:	08006f5f 	.word	0x08006f5f
 8006f2c:	08006f4f 	.word	0x08006f4f
 8006f30:	08006f5f 	.word	0x08006f5f
 8006f34:	08006f5f 	.word	0x08006f5f
 8006f38:	08006f5f 	.word	0x08006f5f
 8006f3c:	08006f57 	.word	0x08006f57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f40:	f7fe f8b4 	bl	80050ac <HAL_RCC_GetPCLK1Freq>
 8006f44:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006f46:	e010      	b.n	8006f6a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f48:	4b9e      	ldr	r3, [pc, #632]	@ (80071c4 <UART_SetConfig+0x5c0>)
 8006f4a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006f4c:	e00d      	b.n	8006f6a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f4e:	f7fe f83f 	bl	8004fd0 <HAL_RCC_GetSysClockFreq>
 8006f52:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006f54:	e009      	b.n	8006f6a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006f5c:	e005      	b.n	8006f6a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006f5e:	2300      	movs	r3, #0
 8006f60:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006f62:	2301      	movs	r3, #1
 8006f64:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006f68:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	f000 8130 	beq.w	80071d2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f76:	4a94      	ldr	r2, [pc, #592]	@ (80071c8 <UART_SetConfig+0x5c4>)
 8006f78:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f7c:	461a      	mov	r2, r3
 8006f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f80:	fbb3 f3f2 	udiv	r3, r3, r2
 8006f84:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	685a      	ldr	r2, [r3, #4]
 8006f8a:	4613      	mov	r3, r2
 8006f8c:	005b      	lsls	r3, r3, #1
 8006f8e:	4413      	add	r3, r2
 8006f90:	69ba      	ldr	r2, [r7, #24]
 8006f92:	429a      	cmp	r2, r3
 8006f94:	d305      	bcc.n	8006fa2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	685b      	ldr	r3, [r3, #4]
 8006f9a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006f9c:	69ba      	ldr	r2, [r7, #24]
 8006f9e:	429a      	cmp	r2, r3
 8006fa0:	d903      	bls.n	8006faa <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006fa8:	e113      	b.n	80071d2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fac:	2200      	movs	r2, #0
 8006fae:	60bb      	str	r3, [r7, #8]
 8006fb0:	60fa      	str	r2, [r7, #12]
 8006fb2:	697b      	ldr	r3, [r7, #20]
 8006fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fb6:	4a84      	ldr	r2, [pc, #528]	@ (80071c8 <UART_SetConfig+0x5c4>)
 8006fb8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006fbc:	b29b      	uxth	r3, r3
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	603b      	str	r3, [r7, #0]
 8006fc2:	607a      	str	r2, [r7, #4]
 8006fc4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006fc8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006fcc:	f7f9 f980 	bl	80002d0 <__aeabi_uldivmod>
 8006fd0:	4602      	mov	r2, r0
 8006fd2:	460b      	mov	r3, r1
 8006fd4:	4610      	mov	r0, r2
 8006fd6:	4619      	mov	r1, r3
 8006fd8:	f04f 0200 	mov.w	r2, #0
 8006fdc:	f04f 0300 	mov.w	r3, #0
 8006fe0:	020b      	lsls	r3, r1, #8
 8006fe2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006fe6:	0202      	lsls	r2, r0, #8
 8006fe8:	6979      	ldr	r1, [r7, #20]
 8006fea:	6849      	ldr	r1, [r1, #4]
 8006fec:	0849      	lsrs	r1, r1, #1
 8006fee:	2000      	movs	r0, #0
 8006ff0:	460c      	mov	r4, r1
 8006ff2:	4605      	mov	r5, r0
 8006ff4:	eb12 0804 	adds.w	r8, r2, r4
 8006ff8:	eb43 0905 	adc.w	r9, r3, r5
 8006ffc:	697b      	ldr	r3, [r7, #20]
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	2200      	movs	r2, #0
 8007002:	469a      	mov	sl, r3
 8007004:	4693      	mov	fp, r2
 8007006:	4652      	mov	r2, sl
 8007008:	465b      	mov	r3, fp
 800700a:	4640      	mov	r0, r8
 800700c:	4649      	mov	r1, r9
 800700e:	f7f9 f95f 	bl	80002d0 <__aeabi_uldivmod>
 8007012:	4602      	mov	r2, r0
 8007014:	460b      	mov	r3, r1
 8007016:	4613      	mov	r3, r2
 8007018:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800701a:	6a3b      	ldr	r3, [r7, #32]
 800701c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007020:	d308      	bcc.n	8007034 <UART_SetConfig+0x430>
 8007022:	6a3b      	ldr	r3, [r7, #32]
 8007024:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007028:	d204      	bcs.n	8007034 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800702a:	697b      	ldr	r3, [r7, #20]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	6a3a      	ldr	r2, [r7, #32]
 8007030:	60da      	str	r2, [r3, #12]
 8007032:	e0ce      	b.n	80071d2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007034:	2301      	movs	r3, #1
 8007036:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800703a:	e0ca      	b.n	80071d2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800703c:	697b      	ldr	r3, [r7, #20]
 800703e:	69db      	ldr	r3, [r3, #28]
 8007040:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007044:	d166      	bne.n	8007114 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007046:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800704a:	2b08      	cmp	r3, #8
 800704c:	d827      	bhi.n	800709e <UART_SetConfig+0x49a>
 800704e:	a201      	add	r2, pc, #4	@ (adr r2, 8007054 <UART_SetConfig+0x450>)
 8007050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007054:	08007079 	.word	0x08007079
 8007058:	08007081 	.word	0x08007081
 800705c:	08007089 	.word	0x08007089
 8007060:	0800709f 	.word	0x0800709f
 8007064:	0800708f 	.word	0x0800708f
 8007068:	0800709f 	.word	0x0800709f
 800706c:	0800709f 	.word	0x0800709f
 8007070:	0800709f 	.word	0x0800709f
 8007074:	08007097 	.word	0x08007097
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007078:	f7fe f818 	bl	80050ac <HAL_RCC_GetPCLK1Freq>
 800707c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800707e:	e014      	b.n	80070aa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007080:	f7fe f82a 	bl	80050d8 <HAL_RCC_GetPCLK2Freq>
 8007084:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007086:	e010      	b.n	80070aa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007088:	4b4e      	ldr	r3, [pc, #312]	@ (80071c4 <UART_SetConfig+0x5c0>)
 800708a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800708c:	e00d      	b.n	80070aa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800708e:	f7fd ff9f 	bl	8004fd0 <HAL_RCC_GetSysClockFreq>
 8007092:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007094:	e009      	b.n	80070aa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007096:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800709a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800709c:	e005      	b.n	80070aa <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800709e:	2300      	movs	r3, #0
 80070a0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80070a2:	2301      	movs	r3, #1
 80070a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80070a8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80070aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	f000 8090 	beq.w	80071d2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80070b2:	697b      	ldr	r3, [r7, #20]
 80070b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070b6:	4a44      	ldr	r2, [pc, #272]	@ (80071c8 <UART_SetConfig+0x5c4>)
 80070b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80070bc:	461a      	mov	r2, r3
 80070be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80070c4:	005a      	lsls	r2, r3, #1
 80070c6:	697b      	ldr	r3, [r7, #20]
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	085b      	lsrs	r3, r3, #1
 80070cc:	441a      	add	r2, r3
 80070ce:	697b      	ldr	r3, [r7, #20]
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80070d6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80070d8:	6a3b      	ldr	r3, [r7, #32]
 80070da:	2b0f      	cmp	r3, #15
 80070dc:	d916      	bls.n	800710c <UART_SetConfig+0x508>
 80070de:	6a3b      	ldr	r3, [r7, #32]
 80070e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070e4:	d212      	bcs.n	800710c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80070e6:	6a3b      	ldr	r3, [r7, #32]
 80070e8:	b29b      	uxth	r3, r3
 80070ea:	f023 030f 	bic.w	r3, r3, #15
 80070ee:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80070f0:	6a3b      	ldr	r3, [r7, #32]
 80070f2:	085b      	lsrs	r3, r3, #1
 80070f4:	b29b      	uxth	r3, r3
 80070f6:	f003 0307 	and.w	r3, r3, #7
 80070fa:	b29a      	uxth	r2, r3
 80070fc:	8bfb      	ldrh	r3, [r7, #30]
 80070fe:	4313      	orrs	r3, r2
 8007100:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	8bfa      	ldrh	r2, [r7, #30]
 8007108:	60da      	str	r2, [r3, #12]
 800710a:	e062      	b.n	80071d2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800710c:	2301      	movs	r3, #1
 800710e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007112:	e05e      	b.n	80071d2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007114:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007118:	2b08      	cmp	r3, #8
 800711a:	d828      	bhi.n	800716e <UART_SetConfig+0x56a>
 800711c:	a201      	add	r2, pc, #4	@ (adr r2, 8007124 <UART_SetConfig+0x520>)
 800711e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007122:	bf00      	nop
 8007124:	08007149 	.word	0x08007149
 8007128:	08007151 	.word	0x08007151
 800712c:	08007159 	.word	0x08007159
 8007130:	0800716f 	.word	0x0800716f
 8007134:	0800715f 	.word	0x0800715f
 8007138:	0800716f 	.word	0x0800716f
 800713c:	0800716f 	.word	0x0800716f
 8007140:	0800716f 	.word	0x0800716f
 8007144:	08007167 	.word	0x08007167
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007148:	f7fd ffb0 	bl	80050ac <HAL_RCC_GetPCLK1Freq>
 800714c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800714e:	e014      	b.n	800717a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007150:	f7fd ffc2 	bl	80050d8 <HAL_RCC_GetPCLK2Freq>
 8007154:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007156:	e010      	b.n	800717a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007158:	4b1a      	ldr	r3, [pc, #104]	@ (80071c4 <UART_SetConfig+0x5c0>)
 800715a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800715c:	e00d      	b.n	800717a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800715e:	f7fd ff37 	bl	8004fd0 <HAL_RCC_GetSysClockFreq>
 8007162:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007164:	e009      	b.n	800717a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007166:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800716a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800716c:	e005      	b.n	800717a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800716e:	2300      	movs	r3, #0
 8007170:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007172:	2301      	movs	r3, #1
 8007174:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007178:	bf00      	nop
    }

    if (pclk != 0U)
 800717a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800717c:	2b00      	cmp	r3, #0
 800717e:	d028      	beq.n	80071d2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007184:	4a10      	ldr	r2, [pc, #64]	@ (80071c8 <UART_SetConfig+0x5c4>)
 8007186:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800718a:	461a      	mov	r2, r3
 800718c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718e:	fbb3 f2f2 	udiv	r2, r3, r2
 8007192:	697b      	ldr	r3, [r7, #20]
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	085b      	lsrs	r3, r3, #1
 8007198:	441a      	add	r2, r3
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	fbb2 f3f3 	udiv	r3, r2, r3
 80071a2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071a4:	6a3b      	ldr	r3, [r7, #32]
 80071a6:	2b0f      	cmp	r3, #15
 80071a8:	d910      	bls.n	80071cc <UART_SetConfig+0x5c8>
 80071aa:	6a3b      	ldr	r3, [r7, #32]
 80071ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80071b0:	d20c      	bcs.n	80071cc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80071b2:	6a3b      	ldr	r3, [r7, #32]
 80071b4:	b29a      	uxth	r2, r3
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	60da      	str	r2, [r3, #12]
 80071bc:	e009      	b.n	80071d2 <UART_SetConfig+0x5ce>
 80071be:	bf00      	nop
 80071c0:	40008000 	.word	0x40008000
 80071c4:	00f42400 	.word	0x00f42400
 80071c8:	0800c9e4 	.word	0x0800c9e4
      }
      else
      {
        ret = HAL_ERROR;
 80071cc:	2301      	movs	r3, #1
 80071ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	2201      	movs	r2, #1
 80071d6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	2201      	movs	r2, #1
 80071de:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	2200      	movs	r2, #0
 80071e6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80071e8:	697b      	ldr	r3, [r7, #20]
 80071ea:	2200      	movs	r2, #0
 80071ec:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80071ee:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80071f2:	4618      	mov	r0, r3
 80071f4:	3730      	adds	r7, #48	@ 0x30
 80071f6:	46bd      	mov	sp, r7
 80071f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080071fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80071fc:	b480      	push	{r7}
 80071fe:	b083      	sub	sp, #12
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007208:	f003 0308 	and.w	r3, r3, #8
 800720c:	2b00      	cmp	r3, #0
 800720e:	d00a      	beq.n	8007226 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	685b      	ldr	r3, [r3, #4]
 8007216:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	430a      	orrs	r2, r1
 8007224:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800722a:	f003 0301 	and.w	r3, r3, #1
 800722e:	2b00      	cmp	r3, #0
 8007230:	d00a      	beq.n	8007248 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	430a      	orrs	r2, r1
 8007246:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800724c:	f003 0302 	and.w	r3, r3, #2
 8007250:	2b00      	cmp	r3, #0
 8007252:	d00a      	beq.n	800726a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	685b      	ldr	r3, [r3, #4]
 800725a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	430a      	orrs	r2, r1
 8007268:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800726e:	f003 0304 	and.w	r3, r3, #4
 8007272:	2b00      	cmp	r3, #0
 8007274:	d00a      	beq.n	800728c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	430a      	orrs	r2, r1
 800728a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007290:	f003 0310 	and.w	r3, r3, #16
 8007294:	2b00      	cmp	r3, #0
 8007296:	d00a      	beq.n	80072ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	689b      	ldr	r3, [r3, #8]
 800729e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	430a      	orrs	r2, r1
 80072ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072b2:	f003 0320 	and.w	r3, r3, #32
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d00a      	beq.n	80072d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	689b      	ldr	r3, [r3, #8]
 80072c0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	430a      	orrs	r2, r1
 80072ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d01a      	beq.n	8007312 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	685b      	ldr	r3, [r3, #4]
 80072e2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	430a      	orrs	r2, r1
 80072f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80072fa:	d10a      	bne.n	8007312 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	430a      	orrs	r2, r1
 8007310:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007316:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800731a:	2b00      	cmp	r3, #0
 800731c:	d00a      	beq.n	8007334 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	685b      	ldr	r3, [r3, #4]
 8007324:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	430a      	orrs	r2, r1
 8007332:	605a      	str	r2, [r3, #4]
  }
}
 8007334:	bf00      	nop
 8007336:	370c      	adds	r7, #12
 8007338:	46bd      	mov	sp, r7
 800733a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733e:	4770      	bx	lr

08007340 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007340:	b580      	push	{r7, lr}
 8007342:	b098      	sub	sp, #96	@ 0x60
 8007344:	af02      	add	r7, sp, #8
 8007346:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2200      	movs	r2, #0
 800734c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007350:	f7fa fe24 	bl	8001f9c <HAL_GetTick>
 8007354:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f003 0308 	and.w	r3, r3, #8
 8007360:	2b08      	cmp	r3, #8
 8007362:	d12f      	bne.n	80073c4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007364:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007368:	9300      	str	r3, [sp, #0]
 800736a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800736c:	2200      	movs	r2, #0
 800736e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	f000 f88e 	bl	8007494 <UART_WaitOnFlagUntilTimeout>
 8007378:	4603      	mov	r3, r0
 800737a:	2b00      	cmp	r3, #0
 800737c:	d022      	beq.n	80073c4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007384:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007386:	e853 3f00 	ldrex	r3, [r3]
 800738a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800738c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800738e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007392:	653b      	str	r3, [r7, #80]	@ 0x50
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	461a      	mov	r2, r3
 800739a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800739c:	647b      	str	r3, [r7, #68]	@ 0x44
 800739e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80073a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80073a4:	e841 2300 	strex	r3, r2, [r1]
 80073a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80073aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d1e6      	bne.n	800737e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2220      	movs	r2, #32
 80073b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2200      	movs	r2, #0
 80073bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80073c0:	2303      	movs	r3, #3
 80073c2:	e063      	b.n	800748c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f003 0304 	and.w	r3, r3, #4
 80073ce:	2b04      	cmp	r3, #4
 80073d0:	d149      	bne.n	8007466 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80073d2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80073d6:	9300      	str	r3, [sp, #0]
 80073d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80073da:	2200      	movs	r2, #0
 80073dc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80073e0:	6878      	ldr	r0, [r7, #4]
 80073e2:	f000 f857 	bl	8007494 <UART_WaitOnFlagUntilTimeout>
 80073e6:	4603      	mov	r3, r0
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d03c      	beq.n	8007466 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073f4:	e853 3f00 	ldrex	r3, [r3]
 80073f8:	623b      	str	r3, [r7, #32]
   return(result);
 80073fa:	6a3b      	ldr	r3, [r7, #32]
 80073fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007400:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	461a      	mov	r2, r3
 8007408:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800740a:	633b      	str	r3, [r7, #48]	@ 0x30
 800740c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800740e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007410:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007412:	e841 2300 	strex	r3, r2, [r1]
 8007416:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800741a:	2b00      	cmp	r3, #0
 800741c:	d1e6      	bne.n	80073ec <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	3308      	adds	r3, #8
 8007424:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007426:	693b      	ldr	r3, [r7, #16]
 8007428:	e853 3f00 	ldrex	r3, [r3]
 800742c:	60fb      	str	r3, [r7, #12]
   return(result);
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	f023 0301 	bic.w	r3, r3, #1
 8007434:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	3308      	adds	r3, #8
 800743c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800743e:	61fa      	str	r2, [r7, #28]
 8007440:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007442:	69b9      	ldr	r1, [r7, #24]
 8007444:	69fa      	ldr	r2, [r7, #28]
 8007446:	e841 2300 	strex	r3, r2, [r1]
 800744a:	617b      	str	r3, [r7, #20]
   return(result);
 800744c:	697b      	ldr	r3, [r7, #20]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d1e5      	bne.n	800741e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2220      	movs	r2, #32
 8007456:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2200      	movs	r2, #0
 800745e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007462:	2303      	movs	r3, #3
 8007464:	e012      	b.n	800748c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2220      	movs	r2, #32
 800746a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2220      	movs	r2, #32
 8007472:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2200      	movs	r2, #0
 800747a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2200      	movs	r2, #0
 8007480:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2200      	movs	r2, #0
 8007486:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800748a:	2300      	movs	r3, #0
}
 800748c:	4618      	mov	r0, r3
 800748e:	3758      	adds	r7, #88	@ 0x58
 8007490:	46bd      	mov	sp, r7
 8007492:	bd80      	pop	{r7, pc}

08007494 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b084      	sub	sp, #16
 8007498:	af00      	add	r7, sp, #0
 800749a:	60f8      	str	r0, [r7, #12]
 800749c:	60b9      	str	r1, [r7, #8]
 800749e:	603b      	str	r3, [r7, #0]
 80074a0:	4613      	mov	r3, r2
 80074a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074a4:	e04f      	b.n	8007546 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074a6:	69bb      	ldr	r3, [r7, #24]
 80074a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074ac:	d04b      	beq.n	8007546 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074ae:	f7fa fd75 	bl	8001f9c <HAL_GetTick>
 80074b2:	4602      	mov	r2, r0
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	1ad3      	subs	r3, r2, r3
 80074b8:	69ba      	ldr	r2, [r7, #24]
 80074ba:	429a      	cmp	r2, r3
 80074bc:	d302      	bcc.n	80074c4 <UART_WaitOnFlagUntilTimeout+0x30>
 80074be:	69bb      	ldr	r3, [r7, #24]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d101      	bne.n	80074c8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80074c4:	2303      	movs	r3, #3
 80074c6:	e04e      	b.n	8007566 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f003 0304 	and.w	r3, r3, #4
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d037      	beq.n	8007546 <UART_WaitOnFlagUntilTimeout+0xb2>
 80074d6:	68bb      	ldr	r3, [r7, #8]
 80074d8:	2b80      	cmp	r3, #128	@ 0x80
 80074da:	d034      	beq.n	8007546 <UART_WaitOnFlagUntilTimeout+0xb2>
 80074dc:	68bb      	ldr	r3, [r7, #8]
 80074de:	2b40      	cmp	r3, #64	@ 0x40
 80074e0:	d031      	beq.n	8007546 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	69db      	ldr	r3, [r3, #28]
 80074e8:	f003 0308 	and.w	r3, r3, #8
 80074ec:	2b08      	cmp	r3, #8
 80074ee:	d110      	bne.n	8007512 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	2208      	movs	r2, #8
 80074f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80074f8:	68f8      	ldr	r0, [r7, #12]
 80074fa:	f000 f920 	bl	800773e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	2208      	movs	r2, #8
 8007502:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	2200      	movs	r2, #0
 800750a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800750e:	2301      	movs	r3, #1
 8007510:	e029      	b.n	8007566 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	69db      	ldr	r3, [r3, #28]
 8007518:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800751c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007520:	d111      	bne.n	8007546 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800752a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800752c:	68f8      	ldr	r0, [r7, #12]
 800752e:	f000 f906 	bl	800773e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	2220      	movs	r2, #32
 8007536:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	2200      	movs	r2, #0
 800753e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007542:	2303      	movs	r3, #3
 8007544:	e00f      	b.n	8007566 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	69da      	ldr	r2, [r3, #28]
 800754c:	68bb      	ldr	r3, [r7, #8]
 800754e:	4013      	ands	r3, r2
 8007550:	68ba      	ldr	r2, [r7, #8]
 8007552:	429a      	cmp	r2, r3
 8007554:	bf0c      	ite	eq
 8007556:	2301      	moveq	r3, #1
 8007558:	2300      	movne	r3, #0
 800755a:	b2db      	uxtb	r3, r3
 800755c:	461a      	mov	r2, r3
 800755e:	79fb      	ldrb	r3, [r7, #7]
 8007560:	429a      	cmp	r2, r3
 8007562:	d0a0      	beq.n	80074a6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007564:	2300      	movs	r3, #0
}
 8007566:	4618      	mov	r0, r3
 8007568:	3710      	adds	r7, #16
 800756a:	46bd      	mov	sp, r7
 800756c:	bd80      	pop	{r7, pc}
	...

08007570 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b096      	sub	sp, #88	@ 0x58
 8007574:	af00      	add	r7, sp, #0
 8007576:	60f8      	str	r0, [r7, #12]
 8007578:	60b9      	str	r1, [r7, #8]
 800757a:	4613      	mov	r3, r2
 800757c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	68ba      	ldr	r2, [r7, #8]
 8007582:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	88fa      	ldrh	r2, [r7, #6]
 8007588:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2200      	movs	r2, #0
 8007590:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	2222      	movs	r2, #34	@ 0x22
 8007598:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d02d      	beq.n	8007602 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075ac:	4a40      	ldr	r2, [pc, #256]	@ (80076b0 <UART_Start_Receive_DMA+0x140>)
 80075ae:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075b6:	4a3f      	ldr	r2, [pc, #252]	@ (80076b4 <UART_Start_Receive_DMA+0x144>)
 80075b8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075c0:	4a3d      	ldr	r2, [pc, #244]	@ (80076b8 <UART_Start_Receive_DMA+0x148>)
 80075c2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075ca:	2200      	movs	r2, #0
 80075cc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	3324      	adds	r3, #36	@ 0x24
 80075da:	4619      	mov	r1, r3
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075e0:	461a      	mov	r2, r3
 80075e2:	88fb      	ldrh	r3, [r7, #6]
 80075e4:	f7fa fec0 	bl	8002368 <HAL_DMA_Start_IT>
 80075e8:	4603      	mov	r3, r0
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d009      	beq.n	8007602 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2210      	movs	r2, #16
 80075f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	2220      	movs	r2, #32
 80075fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80075fe:	2301      	movs	r3, #1
 8007600:	e051      	b.n	80076a6 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	691b      	ldr	r3, [r3, #16]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d018      	beq.n	800763c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007610:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007612:	e853 3f00 	ldrex	r3, [r3]
 8007616:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007618:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800761a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800761e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	461a      	mov	r2, r3
 8007626:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007628:	64bb      	str	r3, [r7, #72]	@ 0x48
 800762a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800762c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800762e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007630:	e841 2300 	strex	r3, r2, [r1]
 8007634:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007636:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007638:	2b00      	cmp	r3, #0
 800763a:	d1e6      	bne.n	800760a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	3308      	adds	r3, #8
 8007642:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007646:	e853 3f00 	ldrex	r3, [r3]
 800764a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800764c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800764e:	f043 0301 	orr.w	r3, r3, #1
 8007652:	653b      	str	r3, [r7, #80]	@ 0x50
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	3308      	adds	r3, #8
 800765a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800765c:	637a      	str	r2, [r7, #52]	@ 0x34
 800765e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007660:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007662:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007664:	e841 2300 	strex	r3, r2, [r1]
 8007668:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800766a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800766c:	2b00      	cmp	r3, #0
 800766e:	d1e5      	bne.n	800763c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	3308      	adds	r3, #8
 8007676:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	e853 3f00 	ldrex	r3, [r3]
 800767e:	613b      	str	r3, [r7, #16]
   return(result);
 8007680:	693b      	ldr	r3, [r7, #16]
 8007682:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007686:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	3308      	adds	r3, #8
 800768e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007690:	623a      	str	r2, [r7, #32]
 8007692:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007694:	69f9      	ldr	r1, [r7, #28]
 8007696:	6a3a      	ldr	r2, [r7, #32]
 8007698:	e841 2300 	strex	r3, r2, [r1]
 800769c:	61bb      	str	r3, [r7, #24]
   return(result);
 800769e:	69bb      	ldr	r3, [r7, #24]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d1e5      	bne.n	8007670 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 80076a4:	2300      	movs	r3, #0
}
 80076a6:	4618      	mov	r0, r3
 80076a8:	3758      	adds	r7, #88	@ 0x58
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd80      	pop	{r7, pc}
 80076ae:	bf00      	nop
 80076b0:	080078c1 	.word	0x080078c1
 80076b4:	080079ed 	.word	0x080079ed
 80076b8:	08007a2b 	.word	0x08007a2b

080076bc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80076bc:	b480      	push	{r7}
 80076be:	b08f      	sub	sp, #60	@ 0x3c
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ca:	6a3b      	ldr	r3, [r7, #32]
 80076cc:	e853 3f00 	ldrex	r3, [r3]
 80076d0:	61fb      	str	r3, [r7, #28]
   return(result);
 80076d2:	69fb      	ldr	r3, [r7, #28]
 80076d4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80076d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	461a      	mov	r2, r3
 80076e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80076e4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80076e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80076ea:	e841 2300 	strex	r3, r2, [r1]
 80076ee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80076f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d1e6      	bne.n	80076c4 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	3308      	adds	r3, #8
 80076fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	e853 3f00 	ldrex	r3, [r3]
 8007704:	60bb      	str	r3, [r7, #8]
   return(result);
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800770c:	633b      	str	r3, [r7, #48]	@ 0x30
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	3308      	adds	r3, #8
 8007714:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007716:	61ba      	str	r2, [r7, #24]
 8007718:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800771a:	6979      	ldr	r1, [r7, #20]
 800771c:	69ba      	ldr	r2, [r7, #24]
 800771e:	e841 2300 	strex	r3, r2, [r1]
 8007722:	613b      	str	r3, [r7, #16]
   return(result);
 8007724:	693b      	ldr	r3, [r7, #16]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d1e5      	bne.n	80076f6 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2220      	movs	r2, #32
 800772e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8007732:	bf00      	nop
 8007734:	373c      	adds	r7, #60	@ 0x3c
 8007736:	46bd      	mov	sp, r7
 8007738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773c:	4770      	bx	lr

0800773e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800773e:	b480      	push	{r7}
 8007740:	b095      	sub	sp, #84	@ 0x54
 8007742:	af00      	add	r7, sp, #0
 8007744:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800774c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800774e:	e853 3f00 	ldrex	r3, [r3]
 8007752:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007756:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800775a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	461a      	mov	r2, r3
 8007762:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007764:	643b      	str	r3, [r7, #64]	@ 0x40
 8007766:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007768:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800776a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800776c:	e841 2300 	strex	r3, r2, [r1]
 8007770:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007774:	2b00      	cmp	r3, #0
 8007776:	d1e6      	bne.n	8007746 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	3308      	adds	r3, #8
 800777e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007780:	6a3b      	ldr	r3, [r7, #32]
 8007782:	e853 3f00 	ldrex	r3, [r3]
 8007786:	61fb      	str	r3, [r7, #28]
   return(result);
 8007788:	69fb      	ldr	r3, [r7, #28]
 800778a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800778e:	f023 0301 	bic.w	r3, r3, #1
 8007792:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	3308      	adds	r3, #8
 800779a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800779c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800779e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80077a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80077a4:	e841 2300 	strex	r3, r2, [r1]
 80077a8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80077aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d1e3      	bne.n	8007778 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077b4:	2b01      	cmp	r3, #1
 80077b6:	d118      	bne.n	80077ea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	e853 3f00 	ldrex	r3, [r3]
 80077c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	f023 0310 	bic.w	r3, r3, #16
 80077cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	461a      	mov	r2, r3
 80077d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80077d6:	61bb      	str	r3, [r7, #24]
 80077d8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077da:	6979      	ldr	r1, [r7, #20]
 80077dc:	69ba      	ldr	r2, [r7, #24]
 80077de:	e841 2300 	strex	r3, r2, [r1]
 80077e2:	613b      	str	r3, [r7, #16]
   return(result);
 80077e4:	693b      	ldr	r3, [r7, #16]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d1e6      	bne.n	80077b8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2220      	movs	r2, #32
 80077ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2200      	movs	r2, #0
 80077f6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2200      	movs	r2, #0
 80077fc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80077fe:	bf00      	nop
 8007800:	3754      	adds	r7, #84	@ 0x54
 8007802:	46bd      	mov	sp, r7
 8007804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007808:	4770      	bx	lr

0800780a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800780a:	b580      	push	{r7, lr}
 800780c:	b090      	sub	sp, #64	@ 0x40
 800780e:	af00      	add	r7, sp, #0
 8007810:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007816:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f003 0320 	and.w	r3, r3, #32
 8007822:	2b00      	cmp	r3, #0
 8007824:	d137      	bne.n	8007896 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8007826:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007828:	2200      	movs	r2, #0
 800782a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800782e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	3308      	adds	r3, #8
 8007834:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007838:	e853 3f00 	ldrex	r3, [r3]
 800783c:	623b      	str	r3, [r7, #32]
   return(result);
 800783e:	6a3b      	ldr	r3, [r7, #32]
 8007840:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007844:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007846:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	3308      	adds	r3, #8
 800784c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800784e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007850:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007852:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007854:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007856:	e841 2300 	strex	r3, r2, [r1]
 800785a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800785c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800785e:	2b00      	cmp	r3, #0
 8007860:	d1e5      	bne.n	800782e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007862:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007868:	693b      	ldr	r3, [r7, #16]
 800786a:	e853 3f00 	ldrex	r3, [r3]
 800786e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007876:	637b      	str	r3, [r7, #52]	@ 0x34
 8007878:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	461a      	mov	r2, r3
 800787e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007880:	61fb      	str	r3, [r7, #28]
 8007882:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007884:	69b9      	ldr	r1, [r7, #24]
 8007886:	69fa      	ldr	r2, [r7, #28]
 8007888:	e841 2300 	strex	r3, r2, [r1]
 800788c:	617b      	str	r3, [r7, #20]
   return(result);
 800788e:	697b      	ldr	r3, [r7, #20]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d1e6      	bne.n	8007862 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007894:	e002      	b.n	800789c <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007896:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007898:	f7f9 fdfa 	bl	8001490 <HAL_UART_TxCpltCallback>
}
 800789c:	bf00      	nop
 800789e:	3740      	adds	r7, #64	@ 0x40
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bd80      	pop	{r7, pc}

080078a4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b084      	sub	sp, #16
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078b0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80078b2:	68f8      	ldr	r0, [r7, #12]
 80078b4:	f7ff f97e 	bl	8006bb4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80078b8:	bf00      	nop
 80078ba:	3710      	adds	r7, #16
 80078bc:	46bd      	mov	sp, r7
 80078be:	bd80      	pop	{r7, pc}

080078c0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b09c      	sub	sp, #112	@ 0x70
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078cc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f003 0320 	and.w	r3, r3, #32
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d171      	bne.n	80079c0 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80078dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078de:	2200      	movs	r2, #0
 80078e0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80078e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078ec:	e853 3f00 	ldrex	r3, [r3]
 80078f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80078f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80078f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80078fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	461a      	mov	r2, r3
 8007900:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007902:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007904:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007906:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007908:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800790a:	e841 2300 	strex	r3, r2, [r1]
 800790e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007910:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007912:	2b00      	cmp	r3, #0
 8007914:	d1e6      	bne.n	80078e4 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007916:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	3308      	adds	r3, #8
 800791c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800791e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007920:	e853 3f00 	ldrex	r3, [r3]
 8007924:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007926:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007928:	f023 0301 	bic.w	r3, r3, #1
 800792c:	667b      	str	r3, [r7, #100]	@ 0x64
 800792e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	3308      	adds	r3, #8
 8007934:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007936:	647a      	str	r2, [r7, #68]	@ 0x44
 8007938:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800793a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800793c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800793e:	e841 2300 	strex	r3, r2, [r1]
 8007942:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007944:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007946:	2b00      	cmp	r3, #0
 8007948:	d1e5      	bne.n	8007916 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800794a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	3308      	adds	r3, #8
 8007950:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007954:	e853 3f00 	ldrex	r3, [r3]
 8007958:	623b      	str	r3, [r7, #32]
   return(result);
 800795a:	6a3b      	ldr	r3, [r7, #32]
 800795c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007960:	663b      	str	r3, [r7, #96]	@ 0x60
 8007962:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	3308      	adds	r3, #8
 8007968:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800796a:	633a      	str	r2, [r7, #48]	@ 0x30
 800796c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800796e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007970:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007972:	e841 2300 	strex	r3, r2, [r1]
 8007976:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800797a:	2b00      	cmp	r3, #0
 800797c:	d1e5      	bne.n	800794a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800797e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007980:	2220      	movs	r2, #32
 8007982:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007986:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007988:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800798a:	2b01      	cmp	r3, #1
 800798c:	d118      	bne.n	80079c0 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800798e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007994:	693b      	ldr	r3, [r7, #16]
 8007996:	e853 3f00 	ldrex	r3, [r3]
 800799a:	60fb      	str	r3, [r7, #12]
   return(result);
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	f023 0310 	bic.w	r3, r3, #16
 80079a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80079a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	461a      	mov	r2, r3
 80079aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80079ac:	61fb      	str	r3, [r7, #28]
 80079ae:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079b0:	69b9      	ldr	r1, [r7, #24]
 80079b2:	69fa      	ldr	r2, [r7, #28]
 80079b4:	e841 2300 	strex	r3, r2, [r1]
 80079b8:	617b      	str	r3, [r7, #20]
   return(result);
 80079ba:	697b      	ldr	r3, [r7, #20]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d1e6      	bne.n	800798e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80079c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079c2:	2200      	movs	r2, #0
 80079c4:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079ca:	2b01      	cmp	r3, #1
 80079cc:	d107      	bne.n	80079de <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80079ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80079d4:	4619      	mov	r1, r3
 80079d6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80079d8:	f7f9 fd02 	bl	80013e0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80079dc:	e002      	b.n	80079e4 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80079de:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80079e0:	f7ff f8f2 	bl	8006bc8 <HAL_UART_RxCpltCallback>
}
 80079e4:	bf00      	nop
 80079e6:	3770      	adds	r7, #112	@ 0x70
 80079e8:	46bd      	mov	sp, r7
 80079ea:	bd80      	pop	{r7, pc}

080079ec <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b084      	sub	sp, #16
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079f8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	2201      	movs	r2, #1
 80079fe:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a04:	2b01      	cmp	r3, #1
 8007a06:	d109      	bne.n	8007a1c <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007a0e:	085b      	lsrs	r3, r3, #1
 8007a10:	b29b      	uxth	r3, r3
 8007a12:	4619      	mov	r1, r3
 8007a14:	68f8      	ldr	r0, [r7, #12]
 8007a16:	f7f9 fce3 	bl	80013e0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007a1a:	e002      	b.n	8007a22 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8007a1c:	68f8      	ldr	r0, [r7, #12]
 8007a1e:	f7ff f8dd 	bl	8006bdc <HAL_UART_RxHalfCpltCallback>
}
 8007a22:	bf00      	nop
 8007a24:	3710      	adds	r7, #16
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}

08007a2a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007a2a:	b580      	push	{r7, lr}
 8007a2c:	b086      	sub	sp, #24
 8007a2e:	af00      	add	r7, sp, #0
 8007a30:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a36:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a3e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007a40:	697b      	ldr	r3, [r7, #20]
 8007a42:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007a46:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007a48:	697b      	ldr	r3, [r7, #20]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	689b      	ldr	r3, [r3, #8]
 8007a4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a52:	2b80      	cmp	r3, #128	@ 0x80
 8007a54:	d109      	bne.n	8007a6a <UART_DMAError+0x40>
 8007a56:	693b      	ldr	r3, [r7, #16]
 8007a58:	2b21      	cmp	r3, #33	@ 0x21
 8007a5a:	d106      	bne.n	8007a6a <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007a5c:	697b      	ldr	r3, [r7, #20]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8007a64:	6978      	ldr	r0, [r7, #20]
 8007a66:	f7ff fe29 	bl	80076bc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007a6a:	697b      	ldr	r3, [r7, #20]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	689b      	ldr	r3, [r3, #8]
 8007a70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a74:	2b40      	cmp	r3, #64	@ 0x40
 8007a76:	d109      	bne.n	8007a8c <UART_DMAError+0x62>
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2b22      	cmp	r3, #34	@ 0x22
 8007a7c:	d106      	bne.n	8007a8c <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007a7e:	697b      	ldr	r3, [r7, #20]
 8007a80:	2200      	movs	r2, #0
 8007a82:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8007a86:	6978      	ldr	r0, [r7, #20]
 8007a88:	f7ff fe59 	bl	800773e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007a8c:	697b      	ldr	r3, [r7, #20]
 8007a8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a92:	f043 0210 	orr.w	r2, r3, #16
 8007a96:	697b      	ldr	r3, [r7, #20]
 8007a98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007a9c:	6978      	ldr	r0, [r7, #20]
 8007a9e:	f7ff f8a7 	bl	8006bf0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007aa2:	bf00      	nop
 8007aa4:	3718      	adds	r7, #24
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bd80      	pop	{r7, pc}

08007aaa <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007aaa:	b580      	push	{r7, lr}
 8007aac:	b084      	sub	sp, #16
 8007aae:	af00      	add	r7, sp, #0
 8007ab0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ab6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	2200      	movs	r2, #0
 8007abc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007ac0:	68f8      	ldr	r0, [r7, #12]
 8007ac2:	f7ff f895 	bl	8006bf0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ac6:	bf00      	nop
 8007ac8:	3710      	adds	r7, #16
 8007aca:	46bd      	mov	sp, r7
 8007acc:	bd80      	pop	{r7, pc}

08007ace <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007ace:	b580      	push	{r7, lr}
 8007ad0:	b088      	sub	sp, #32
 8007ad2:	af00      	add	r7, sp, #0
 8007ad4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	e853 3f00 	ldrex	r3, [r3]
 8007ae2:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ae4:	68bb      	ldr	r3, [r7, #8]
 8007ae6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007aea:	61fb      	str	r3, [r7, #28]
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	461a      	mov	r2, r3
 8007af2:	69fb      	ldr	r3, [r7, #28]
 8007af4:	61bb      	str	r3, [r7, #24]
 8007af6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007af8:	6979      	ldr	r1, [r7, #20]
 8007afa:	69ba      	ldr	r2, [r7, #24]
 8007afc:	e841 2300 	strex	r3, r2, [r1]
 8007b00:	613b      	str	r3, [r7, #16]
   return(result);
 8007b02:	693b      	ldr	r3, [r7, #16]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d1e6      	bne.n	8007ad6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2220      	movs	r2, #32
 8007b0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2200      	movs	r2, #0
 8007b14:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	f7f9 fcba 	bl	8001490 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b1c:	bf00      	nop
 8007b1e:	3720      	adds	r7, #32
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}

08007b24 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007b24:	b480      	push	{r7}
 8007b26:	b083      	sub	sp, #12
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007b2c:	bf00      	nop
 8007b2e:	370c      	adds	r7, #12
 8007b30:	46bd      	mov	sp, r7
 8007b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b36:	4770      	bx	lr

08007b38 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007b38:	b480      	push	{r7}
 8007b3a:	b083      	sub	sp, #12
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007b40:	bf00      	nop
 8007b42:	370c      	adds	r7, #12
 8007b44:	46bd      	mov	sp, r7
 8007b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4a:	4770      	bx	lr

08007b4c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b083      	sub	sp, #12
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007b54:	bf00      	nop
 8007b56:	370c      	adds	r7, #12
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5e:	4770      	bx	lr

08007b60 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007b60:	b480      	push	{r7}
 8007b62:	b085      	sub	sp, #20
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007b6e:	2b01      	cmp	r3, #1
 8007b70:	d101      	bne.n	8007b76 <HAL_UARTEx_DisableFifoMode+0x16>
 8007b72:	2302      	movs	r3, #2
 8007b74:	e027      	b.n	8007bc6 <HAL_UARTEx_DisableFifoMode+0x66>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2201      	movs	r2, #1
 8007b7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2224      	movs	r2, #36	@ 0x24
 8007b82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	681a      	ldr	r2, [r3, #0]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f022 0201 	bic.w	r2, r2, #1
 8007b9c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007ba4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2200      	movs	r2, #0
 8007baa:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	68fa      	ldr	r2, [r7, #12]
 8007bb2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2220      	movs	r2, #32
 8007bb8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007bc4:	2300      	movs	r3, #0
}
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	3714      	adds	r7, #20
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd0:	4770      	bx	lr

08007bd2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007bd2:	b580      	push	{r7, lr}
 8007bd4:	b084      	sub	sp, #16
 8007bd6:	af00      	add	r7, sp, #0
 8007bd8:	6078      	str	r0, [r7, #4]
 8007bda:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d101      	bne.n	8007bea <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007be6:	2302      	movs	r3, #2
 8007be8:	e02d      	b.n	8007c46 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2201      	movs	r2, #1
 8007bee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2224      	movs	r2, #36	@ 0x24
 8007bf6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	681a      	ldr	r2, [r3, #0]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f022 0201 	bic.w	r2, r2, #1
 8007c10:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	689b      	ldr	r3, [r3, #8]
 8007c18:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	683a      	ldr	r2, [r7, #0]
 8007c22:	430a      	orrs	r2, r1
 8007c24:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f000 f8a4 	bl	8007d74 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	68fa      	ldr	r2, [r7, #12]
 8007c32:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2220      	movs	r2, #32
 8007c38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2200      	movs	r2, #0
 8007c40:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007c44:	2300      	movs	r3, #0
}
 8007c46:	4618      	mov	r0, r3
 8007c48:	3710      	adds	r7, #16
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	bd80      	pop	{r7, pc}

08007c4e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007c4e:	b580      	push	{r7, lr}
 8007c50:	b084      	sub	sp, #16
 8007c52:	af00      	add	r7, sp, #0
 8007c54:	6078      	str	r0, [r7, #4]
 8007c56:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007c5e:	2b01      	cmp	r3, #1
 8007c60:	d101      	bne.n	8007c66 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007c62:	2302      	movs	r3, #2
 8007c64:	e02d      	b.n	8007cc2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2201      	movs	r2, #1
 8007c6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2224      	movs	r2, #36	@ 0x24
 8007c72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	681a      	ldr	r2, [r3, #0]
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f022 0201 	bic.w	r2, r2, #1
 8007c8c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	689b      	ldr	r3, [r3, #8]
 8007c94:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	683a      	ldr	r2, [r7, #0]
 8007c9e:	430a      	orrs	r2, r1
 8007ca0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007ca2:	6878      	ldr	r0, [r7, #4]
 8007ca4:	f000 f866 	bl	8007d74 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	68fa      	ldr	r2, [r7, #12]
 8007cae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2220      	movs	r2, #32
 8007cb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007cc0:	2300      	movs	r3, #0
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	3710      	adds	r7, #16
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	bd80      	pop	{r7, pc}

08007cca <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007cca:	b580      	push	{r7, lr}
 8007ccc:	b08c      	sub	sp, #48	@ 0x30
 8007cce:	af00      	add	r7, sp, #0
 8007cd0:	60f8      	str	r0, [r7, #12]
 8007cd2:	60b9      	str	r1, [r7, #8]
 8007cd4:	4613      	mov	r3, r2
 8007cd6:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007cde:	2b20      	cmp	r3, #32
 8007ce0:	d142      	bne.n	8007d68 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ce2:	68bb      	ldr	r3, [r7, #8]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d002      	beq.n	8007cee <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8007ce8:	88fb      	ldrh	r3, [r7, #6]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d101      	bne.n	8007cf2 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8007cee:	2301      	movs	r3, #1
 8007cf0:	e03b      	b.n	8007d6a <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	2201      	movs	r2, #1
 8007cf6:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8007cfe:	88fb      	ldrh	r3, [r7, #6]
 8007d00:	461a      	mov	r2, r3
 8007d02:	68b9      	ldr	r1, [r7, #8]
 8007d04:	68f8      	ldr	r0, [r7, #12]
 8007d06:	f7ff fc33 	bl	8007570 <UART_Start_Receive_DMA>
 8007d0a:	4603      	mov	r3, r0
 8007d0c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8007d10:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d124      	bne.n	8007d62 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d11d      	bne.n	8007d5c <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	2210      	movs	r2, #16
 8007d26:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d2e:	69bb      	ldr	r3, [r7, #24]
 8007d30:	e853 3f00 	ldrex	r3, [r3]
 8007d34:	617b      	str	r3, [r7, #20]
   return(result);
 8007d36:	697b      	ldr	r3, [r7, #20]
 8007d38:	f043 0310 	orr.w	r3, r3, #16
 8007d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	461a      	mov	r2, r3
 8007d44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d46:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d48:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d4a:	6a39      	ldr	r1, [r7, #32]
 8007d4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d4e:	e841 2300 	strex	r3, r2, [r1]
 8007d52:	61fb      	str	r3, [r7, #28]
   return(result);
 8007d54:	69fb      	ldr	r3, [r7, #28]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d1e6      	bne.n	8007d28 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8007d5a:	e002      	b.n	8007d62 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8007d5c:	2301      	movs	r3, #1
 8007d5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8007d62:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007d66:	e000      	b.n	8007d6a <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007d68:	2302      	movs	r3, #2
  }
}
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	3730      	adds	r7, #48	@ 0x30
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bd80      	pop	{r7, pc}
	...

08007d74 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b085      	sub	sp, #20
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d108      	bne.n	8007d96 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2201      	movs	r2, #1
 8007d88:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2201      	movs	r2, #1
 8007d90:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007d94:	e031      	b.n	8007dfa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007d96:	2308      	movs	r3, #8
 8007d98:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007d9a:	2308      	movs	r3, #8
 8007d9c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	689b      	ldr	r3, [r3, #8]
 8007da4:	0e5b      	lsrs	r3, r3, #25
 8007da6:	b2db      	uxtb	r3, r3
 8007da8:	f003 0307 	and.w	r3, r3, #7
 8007dac:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	689b      	ldr	r3, [r3, #8]
 8007db4:	0f5b      	lsrs	r3, r3, #29
 8007db6:	b2db      	uxtb	r3, r3
 8007db8:	f003 0307 	and.w	r3, r3, #7
 8007dbc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007dbe:	7bbb      	ldrb	r3, [r7, #14]
 8007dc0:	7b3a      	ldrb	r2, [r7, #12]
 8007dc2:	4911      	ldr	r1, [pc, #68]	@ (8007e08 <UARTEx_SetNbDataToProcess+0x94>)
 8007dc4:	5c8a      	ldrb	r2, [r1, r2]
 8007dc6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007dca:	7b3a      	ldrb	r2, [r7, #12]
 8007dcc:	490f      	ldr	r1, [pc, #60]	@ (8007e0c <UARTEx_SetNbDataToProcess+0x98>)
 8007dce:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007dd0:	fb93 f3f2 	sdiv	r3, r3, r2
 8007dd4:	b29a      	uxth	r2, r3
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007ddc:	7bfb      	ldrb	r3, [r7, #15]
 8007dde:	7b7a      	ldrb	r2, [r7, #13]
 8007de0:	4909      	ldr	r1, [pc, #36]	@ (8007e08 <UARTEx_SetNbDataToProcess+0x94>)
 8007de2:	5c8a      	ldrb	r2, [r1, r2]
 8007de4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007de8:	7b7a      	ldrb	r2, [r7, #13]
 8007dea:	4908      	ldr	r1, [pc, #32]	@ (8007e0c <UARTEx_SetNbDataToProcess+0x98>)
 8007dec:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007dee:	fb93 f3f2 	sdiv	r3, r3, r2
 8007df2:	b29a      	uxth	r2, r3
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007dfa:	bf00      	nop
 8007dfc:	3714      	adds	r7, #20
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e04:	4770      	bx	lr
 8007e06:	bf00      	nop
 8007e08:	0800c9fc 	.word	0x0800c9fc
 8007e0c:	0800ca04 	.word	0x0800ca04

08007e10 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8007e10:	b480      	push	{r7}
 8007e12:	b085      	sub	sp, #20
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007e20:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8007e24:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	b29a      	uxth	r2, r3
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007e30:	2300      	movs	r3, #0
}
 8007e32:	4618      	mov	r0, r3
 8007e34:	3714      	adds	r7, #20
 8007e36:	46bd      	mov	sp, r7
 8007e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3c:	4770      	bx	lr

08007e3e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8007e3e:	b480      	push	{r7}
 8007e40:	b085      	sub	sp, #20
 8007e42:	af00      	add	r7, sp, #0
 8007e44:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007e46:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8007e4a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007e52:	b29a      	uxth	r2, r3
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	b29b      	uxth	r3, r3
 8007e58:	43db      	mvns	r3, r3
 8007e5a:	b29b      	uxth	r3, r3
 8007e5c:	4013      	ands	r3, r2
 8007e5e:	b29a      	uxth	r2, r3
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007e66:	2300      	movs	r3, #0
}
 8007e68:	4618      	mov	r0, r3
 8007e6a:	3714      	adds	r7, #20
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e72:	4770      	bx	lr

08007e74 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007e74:	b480      	push	{r7}
 8007e76:	b085      	sub	sp, #20
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	60f8      	str	r0, [r7, #12]
 8007e7c:	1d3b      	adds	r3, r7, #4
 8007e7e:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	2201      	movs	r2, #1
 8007e86:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	2200      	movs	r2, #0
 8007e96:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8007ea2:	2300      	movs	r3, #0
}
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	3714      	adds	r7, #20
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eae:	4770      	bx	lr

08007eb0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b0a7      	sub	sp, #156	@ 0x9c
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
 8007eb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8007eba:	2300      	movs	r3, #0
 8007ebc:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007ec0:	687a      	ldr	r2, [r7, #4]
 8007ec2:	683b      	ldr	r3, [r7, #0]
 8007ec4:	781b      	ldrb	r3, [r3, #0]
 8007ec6:	009b      	lsls	r3, r3, #2
 8007ec8:	4413      	add	r3, r2
 8007eca:	881b      	ldrh	r3, [r3, #0]
 8007ecc:	b29b      	uxth	r3, r3
 8007ece:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8007ed2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ed6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	78db      	ldrb	r3, [r3, #3]
 8007ede:	2b03      	cmp	r3, #3
 8007ee0:	d81f      	bhi.n	8007f22 <USB_ActivateEndpoint+0x72>
 8007ee2:	a201      	add	r2, pc, #4	@ (adr r2, 8007ee8 <USB_ActivateEndpoint+0x38>)
 8007ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ee8:	08007ef9 	.word	0x08007ef9
 8007eec:	08007f15 	.word	0x08007f15
 8007ef0:	08007f2b 	.word	0x08007f2b
 8007ef4:	08007f07 	.word	0x08007f07
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007ef8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007efc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007f00:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8007f04:	e012      	b.n	8007f2c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8007f06:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007f0a:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8007f0e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8007f12:	e00b      	b.n	8007f2c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8007f14:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007f18:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007f1c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8007f20:	e004      	b.n	8007f2c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8007f22:	2301      	movs	r3, #1
 8007f24:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8007f28:	e000      	b.n	8007f2c <USB_ActivateEndpoint+0x7c>
      break;
 8007f2a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8007f2c:	687a      	ldr	r2, [r7, #4]
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	781b      	ldrb	r3, [r3, #0]
 8007f32:	009b      	lsls	r3, r3, #2
 8007f34:	441a      	add	r2, r3
 8007f36:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007f3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f4a:	b29b      	uxth	r3, r3
 8007f4c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8007f4e:	687a      	ldr	r2, [r7, #4]
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	781b      	ldrb	r3, [r3, #0]
 8007f54:	009b      	lsls	r3, r3, #2
 8007f56:	4413      	add	r3, r2
 8007f58:	881b      	ldrh	r3, [r3, #0]
 8007f5a:	b29b      	uxth	r3, r3
 8007f5c:	b21b      	sxth	r3, r3
 8007f5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007f62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f66:	b21a      	sxth	r2, r3
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	781b      	ldrb	r3, [r3, #0]
 8007f6c:	b21b      	sxth	r3, r3
 8007f6e:	4313      	orrs	r3, r2
 8007f70:	b21b      	sxth	r3, r3
 8007f72:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8007f76:	687a      	ldr	r2, [r7, #4]
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	781b      	ldrb	r3, [r3, #0]
 8007f7c:	009b      	lsls	r3, r3, #2
 8007f7e:	441a      	add	r2, r3
 8007f80:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8007f84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f88:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f94:	b29b      	uxth	r3, r3
 8007f96:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	7b1b      	ldrb	r3, [r3, #12]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	f040 8180 	bne.w	80082a2 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	785b      	ldrb	r3, [r3, #1]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	f000 8084 	beq.w	80080b4 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	61bb      	str	r3, [r7, #24]
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007fb6:	b29b      	uxth	r3, r3
 8007fb8:	461a      	mov	r2, r3
 8007fba:	69bb      	ldr	r3, [r7, #24]
 8007fbc:	4413      	add	r3, r2
 8007fbe:	61bb      	str	r3, [r7, #24]
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	781b      	ldrb	r3, [r3, #0]
 8007fc4:	00da      	lsls	r2, r3, #3
 8007fc6:	69bb      	ldr	r3, [r7, #24]
 8007fc8:	4413      	add	r3, r2
 8007fca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007fce:	617b      	str	r3, [r7, #20]
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	88db      	ldrh	r3, [r3, #6]
 8007fd4:	085b      	lsrs	r3, r3, #1
 8007fd6:	b29b      	uxth	r3, r3
 8007fd8:	005b      	lsls	r3, r3, #1
 8007fda:	b29a      	uxth	r2, r3
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007fe0:	687a      	ldr	r2, [r7, #4]
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	781b      	ldrb	r3, [r3, #0]
 8007fe6:	009b      	lsls	r3, r3, #2
 8007fe8:	4413      	add	r3, r2
 8007fea:	881b      	ldrh	r3, [r3, #0]
 8007fec:	827b      	strh	r3, [r7, #18]
 8007fee:	8a7b      	ldrh	r3, [r7, #18]
 8007ff0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d01b      	beq.n	8008030 <USB_ActivateEndpoint+0x180>
 8007ff8:	687a      	ldr	r2, [r7, #4]
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	781b      	ldrb	r3, [r3, #0]
 8007ffe:	009b      	lsls	r3, r3, #2
 8008000:	4413      	add	r3, r2
 8008002:	881b      	ldrh	r3, [r3, #0]
 8008004:	b29b      	uxth	r3, r3
 8008006:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800800a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800800e:	823b      	strh	r3, [r7, #16]
 8008010:	687a      	ldr	r2, [r7, #4]
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	781b      	ldrb	r3, [r3, #0]
 8008016:	009b      	lsls	r3, r3, #2
 8008018:	441a      	add	r2, r3
 800801a:	8a3b      	ldrh	r3, [r7, #16]
 800801c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008020:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008024:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008028:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800802c:	b29b      	uxth	r3, r3
 800802e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008030:	683b      	ldr	r3, [r7, #0]
 8008032:	78db      	ldrb	r3, [r3, #3]
 8008034:	2b01      	cmp	r3, #1
 8008036:	d020      	beq.n	800807a <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008038:	687a      	ldr	r2, [r7, #4]
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	781b      	ldrb	r3, [r3, #0]
 800803e:	009b      	lsls	r3, r3, #2
 8008040:	4413      	add	r3, r2
 8008042:	881b      	ldrh	r3, [r3, #0]
 8008044:	b29b      	uxth	r3, r3
 8008046:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800804a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800804e:	81bb      	strh	r3, [r7, #12]
 8008050:	89bb      	ldrh	r3, [r7, #12]
 8008052:	f083 0320 	eor.w	r3, r3, #32
 8008056:	81bb      	strh	r3, [r7, #12]
 8008058:	687a      	ldr	r2, [r7, #4]
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	781b      	ldrb	r3, [r3, #0]
 800805e:	009b      	lsls	r3, r3, #2
 8008060:	441a      	add	r2, r3
 8008062:	89bb      	ldrh	r3, [r7, #12]
 8008064:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008068:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800806c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008070:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008074:	b29b      	uxth	r3, r3
 8008076:	8013      	strh	r3, [r2, #0]
 8008078:	e3f9      	b.n	800886e <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800807a:	687a      	ldr	r2, [r7, #4]
 800807c:	683b      	ldr	r3, [r7, #0]
 800807e:	781b      	ldrb	r3, [r3, #0]
 8008080:	009b      	lsls	r3, r3, #2
 8008082:	4413      	add	r3, r2
 8008084:	881b      	ldrh	r3, [r3, #0]
 8008086:	b29b      	uxth	r3, r3
 8008088:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800808c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008090:	81fb      	strh	r3, [r7, #14]
 8008092:	687a      	ldr	r2, [r7, #4]
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	781b      	ldrb	r3, [r3, #0]
 8008098:	009b      	lsls	r3, r3, #2
 800809a:	441a      	add	r2, r3
 800809c:	89fb      	ldrh	r3, [r7, #14]
 800809e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80080a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80080a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80080aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080ae:	b29b      	uxth	r3, r3
 80080b0:	8013      	strh	r3, [r2, #0]
 80080b2:	e3dc      	b.n	800886e <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080be:	b29b      	uxth	r3, r3
 80080c0:	461a      	mov	r2, r3
 80080c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c4:	4413      	add	r3, r2
 80080c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	781b      	ldrb	r3, [r3, #0]
 80080cc:	00da      	lsls	r2, r3, #3
 80080ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080d0:	4413      	add	r3, r2
 80080d2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80080d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	88db      	ldrh	r3, [r3, #6]
 80080dc:	085b      	lsrs	r3, r3, #1
 80080de:	b29b      	uxth	r3, r3
 80080e0:	005b      	lsls	r3, r3, #1
 80080e2:	b29a      	uxth	r2, r3
 80080e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080e6:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080f2:	b29b      	uxth	r3, r3
 80080f4:	461a      	mov	r2, r3
 80080f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080f8:	4413      	add	r3, r2
 80080fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	781b      	ldrb	r3, [r3, #0]
 8008100:	00da      	lsls	r2, r3, #3
 8008102:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008104:	4413      	add	r3, r2
 8008106:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800810a:	627b      	str	r3, [r7, #36]	@ 0x24
 800810c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800810e:	881b      	ldrh	r3, [r3, #0]
 8008110:	b29b      	uxth	r3, r3
 8008112:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008116:	b29a      	uxth	r2, r3
 8008118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800811a:	801a      	strh	r2, [r3, #0]
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	691b      	ldr	r3, [r3, #16]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d10a      	bne.n	800813a <USB_ActivateEndpoint+0x28a>
 8008124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008126:	881b      	ldrh	r3, [r3, #0]
 8008128:	b29b      	uxth	r3, r3
 800812a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800812e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008132:	b29a      	uxth	r2, r3
 8008134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008136:	801a      	strh	r2, [r3, #0]
 8008138:	e041      	b.n	80081be <USB_ActivateEndpoint+0x30e>
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	691b      	ldr	r3, [r3, #16]
 800813e:	2b3e      	cmp	r3, #62	@ 0x3e
 8008140:	d81c      	bhi.n	800817c <USB_ActivateEndpoint+0x2cc>
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	691b      	ldr	r3, [r3, #16]
 8008146:	085b      	lsrs	r3, r3, #1
 8008148:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	691b      	ldr	r3, [r3, #16]
 8008150:	f003 0301 	and.w	r3, r3, #1
 8008154:	2b00      	cmp	r3, #0
 8008156:	d004      	beq.n	8008162 <USB_ActivateEndpoint+0x2b2>
 8008158:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800815c:	3301      	adds	r3, #1
 800815e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008164:	881b      	ldrh	r3, [r3, #0]
 8008166:	b29a      	uxth	r2, r3
 8008168:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800816c:	b29b      	uxth	r3, r3
 800816e:	029b      	lsls	r3, r3, #10
 8008170:	b29b      	uxth	r3, r3
 8008172:	4313      	orrs	r3, r2
 8008174:	b29a      	uxth	r2, r3
 8008176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008178:	801a      	strh	r2, [r3, #0]
 800817a:	e020      	b.n	80081be <USB_ActivateEndpoint+0x30e>
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	691b      	ldr	r3, [r3, #16]
 8008180:	095b      	lsrs	r3, r3, #5
 8008182:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	691b      	ldr	r3, [r3, #16]
 800818a:	f003 031f 	and.w	r3, r3, #31
 800818e:	2b00      	cmp	r3, #0
 8008190:	d104      	bne.n	800819c <USB_ActivateEndpoint+0x2ec>
 8008192:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008196:	3b01      	subs	r3, #1
 8008198:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800819c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800819e:	881b      	ldrh	r3, [r3, #0]
 80081a0:	b29a      	uxth	r2, r3
 80081a2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80081a6:	b29b      	uxth	r3, r3
 80081a8:	029b      	lsls	r3, r3, #10
 80081aa:	b29b      	uxth	r3, r3
 80081ac:	4313      	orrs	r3, r2
 80081ae:	b29b      	uxth	r3, r3
 80081b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80081b8:	b29a      	uxth	r2, r3
 80081ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081bc:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80081be:	687a      	ldr	r2, [r7, #4]
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	781b      	ldrb	r3, [r3, #0]
 80081c4:	009b      	lsls	r3, r3, #2
 80081c6:	4413      	add	r3, r2
 80081c8:	881b      	ldrh	r3, [r3, #0]
 80081ca:	847b      	strh	r3, [r7, #34]	@ 0x22
 80081cc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80081ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d01b      	beq.n	800820e <USB_ActivateEndpoint+0x35e>
 80081d6:	687a      	ldr	r2, [r7, #4]
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	781b      	ldrb	r3, [r3, #0]
 80081dc:	009b      	lsls	r3, r3, #2
 80081de:	4413      	add	r3, r2
 80081e0:	881b      	ldrh	r3, [r3, #0]
 80081e2:	b29b      	uxth	r3, r3
 80081e4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081ec:	843b      	strh	r3, [r7, #32]
 80081ee:	687a      	ldr	r2, [r7, #4]
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	781b      	ldrb	r3, [r3, #0]
 80081f4:	009b      	lsls	r3, r3, #2
 80081f6:	441a      	add	r2, r3
 80081f8:	8c3b      	ldrh	r3, [r7, #32]
 80081fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80081fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008202:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008206:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800820a:	b29b      	uxth	r3, r3
 800820c:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	781b      	ldrb	r3, [r3, #0]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d124      	bne.n	8008260 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008216:	687a      	ldr	r2, [r7, #4]
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	781b      	ldrb	r3, [r3, #0]
 800821c:	009b      	lsls	r3, r3, #2
 800821e:	4413      	add	r3, r2
 8008220:	881b      	ldrh	r3, [r3, #0]
 8008222:	b29b      	uxth	r3, r3
 8008224:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008228:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800822c:	83bb      	strh	r3, [r7, #28]
 800822e:	8bbb      	ldrh	r3, [r7, #28]
 8008230:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008234:	83bb      	strh	r3, [r7, #28]
 8008236:	8bbb      	ldrh	r3, [r7, #28]
 8008238:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800823c:	83bb      	strh	r3, [r7, #28]
 800823e:	687a      	ldr	r2, [r7, #4]
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	781b      	ldrb	r3, [r3, #0]
 8008244:	009b      	lsls	r3, r3, #2
 8008246:	441a      	add	r2, r3
 8008248:	8bbb      	ldrh	r3, [r7, #28]
 800824a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800824e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008252:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008256:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800825a:	b29b      	uxth	r3, r3
 800825c:	8013      	strh	r3, [r2, #0]
 800825e:	e306      	b.n	800886e <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8008260:	687a      	ldr	r2, [r7, #4]
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	781b      	ldrb	r3, [r3, #0]
 8008266:	009b      	lsls	r3, r3, #2
 8008268:	4413      	add	r3, r2
 800826a:	881b      	ldrh	r3, [r3, #0]
 800826c:	b29b      	uxth	r3, r3
 800826e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008272:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008276:	83fb      	strh	r3, [r7, #30]
 8008278:	8bfb      	ldrh	r3, [r7, #30]
 800827a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800827e:	83fb      	strh	r3, [r7, #30]
 8008280:	687a      	ldr	r2, [r7, #4]
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	781b      	ldrb	r3, [r3, #0]
 8008286:	009b      	lsls	r3, r3, #2
 8008288:	441a      	add	r2, r3
 800828a:	8bfb      	ldrh	r3, [r7, #30]
 800828c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008290:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008294:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008298:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800829c:	b29b      	uxth	r3, r3
 800829e:	8013      	strh	r3, [r2, #0]
 80082a0:	e2e5      	b.n	800886e <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	78db      	ldrb	r3, [r3, #3]
 80082a6:	2b02      	cmp	r3, #2
 80082a8:	d11e      	bne.n	80082e8 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80082aa:	687a      	ldr	r2, [r7, #4]
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	781b      	ldrb	r3, [r3, #0]
 80082b0:	009b      	lsls	r3, r3, #2
 80082b2:	4413      	add	r3, r2
 80082b4:	881b      	ldrh	r3, [r3, #0]
 80082b6:	b29b      	uxth	r3, r3
 80082b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80082bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082c0:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 80082c4:	687a      	ldr	r2, [r7, #4]
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	781b      	ldrb	r3, [r3, #0]
 80082ca:	009b      	lsls	r3, r3, #2
 80082cc:	441a      	add	r2, r3
 80082ce:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 80082d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80082d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80082da:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80082de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082e2:	b29b      	uxth	r3, r3
 80082e4:	8013      	strh	r3, [r2, #0]
 80082e6:	e01d      	b.n	8008324 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80082e8:	687a      	ldr	r2, [r7, #4]
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	781b      	ldrb	r3, [r3, #0]
 80082ee:	009b      	lsls	r3, r3, #2
 80082f0:	4413      	add	r3, r2
 80082f2:	881b      	ldrh	r3, [r3, #0]
 80082f4:	b29b      	uxth	r3, r3
 80082f6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80082fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082fe:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8008302:	687a      	ldr	r2, [r7, #4]
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	781b      	ldrb	r3, [r3, #0]
 8008308:	009b      	lsls	r3, r3, #2
 800830a:	441a      	add	r2, r3
 800830c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8008310:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008314:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008318:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800831c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008320:	b29b      	uxth	r3, r3
 8008322:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800832e:	b29b      	uxth	r3, r3
 8008330:	461a      	mov	r2, r3
 8008332:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008334:	4413      	add	r3, r2
 8008336:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	781b      	ldrb	r3, [r3, #0]
 800833c:	00da      	lsls	r2, r3, #3
 800833e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008340:	4413      	add	r3, r2
 8008342:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008346:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008348:	683b      	ldr	r3, [r7, #0]
 800834a:	891b      	ldrh	r3, [r3, #8]
 800834c:	085b      	lsrs	r3, r3, #1
 800834e:	b29b      	uxth	r3, r3
 8008350:	005b      	lsls	r3, r3, #1
 8008352:	b29a      	uxth	r2, r3
 8008354:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008356:	801a      	strh	r2, [r3, #0]
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	677b      	str	r3, [r7, #116]	@ 0x74
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008362:	b29b      	uxth	r3, r3
 8008364:	461a      	mov	r2, r3
 8008366:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008368:	4413      	add	r3, r2
 800836a:	677b      	str	r3, [r7, #116]	@ 0x74
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	781b      	ldrb	r3, [r3, #0]
 8008370:	00da      	lsls	r2, r3, #3
 8008372:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008374:	4413      	add	r3, r2
 8008376:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800837a:	673b      	str	r3, [r7, #112]	@ 0x70
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	895b      	ldrh	r3, [r3, #10]
 8008380:	085b      	lsrs	r3, r3, #1
 8008382:	b29b      	uxth	r3, r3
 8008384:	005b      	lsls	r3, r3, #1
 8008386:	b29a      	uxth	r2, r3
 8008388:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800838a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	785b      	ldrb	r3, [r3, #1]
 8008390:	2b00      	cmp	r3, #0
 8008392:	f040 81af 	bne.w	80086f4 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008396:	687a      	ldr	r2, [r7, #4]
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	781b      	ldrb	r3, [r3, #0]
 800839c:	009b      	lsls	r3, r3, #2
 800839e:	4413      	add	r3, r2
 80083a0:	881b      	ldrh	r3, [r3, #0]
 80083a2:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 80083a6:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80083aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d01d      	beq.n	80083ee <USB_ActivateEndpoint+0x53e>
 80083b2:	687a      	ldr	r2, [r7, #4]
 80083b4:	683b      	ldr	r3, [r7, #0]
 80083b6:	781b      	ldrb	r3, [r3, #0]
 80083b8:	009b      	lsls	r3, r3, #2
 80083ba:	4413      	add	r3, r2
 80083bc:	881b      	ldrh	r3, [r3, #0]
 80083be:	b29b      	uxth	r3, r3
 80083c0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083c8:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 80083cc:	687a      	ldr	r2, [r7, #4]
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	781b      	ldrb	r3, [r3, #0]
 80083d2:	009b      	lsls	r3, r3, #2
 80083d4:	441a      	add	r2, r3
 80083d6:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80083da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083e2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80083e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083ea:	b29b      	uxth	r3, r3
 80083ec:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80083ee:	687a      	ldr	r2, [r7, #4]
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	781b      	ldrb	r3, [r3, #0]
 80083f4:	009b      	lsls	r3, r3, #2
 80083f6:	4413      	add	r3, r2
 80083f8:	881b      	ldrh	r3, [r3, #0]
 80083fa:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 80083fe:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8008402:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008406:	2b00      	cmp	r3, #0
 8008408:	d01d      	beq.n	8008446 <USB_ActivateEndpoint+0x596>
 800840a:	687a      	ldr	r2, [r7, #4]
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	781b      	ldrb	r3, [r3, #0]
 8008410:	009b      	lsls	r3, r3, #2
 8008412:	4413      	add	r3, r2
 8008414:	881b      	ldrh	r3, [r3, #0]
 8008416:	b29b      	uxth	r3, r3
 8008418:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800841c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008420:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8008424:	687a      	ldr	r2, [r7, #4]
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	781b      	ldrb	r3, [r3, #0]
 800842a:	009b      	lsls	r3, r3, #2
 800842c:	441a      	add	r2, r3
 800842e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8008432:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008436:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800843a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800843e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008442:	b29b      	uxth	r3, r3
 8008444:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	785b      	ldrb	r3, [r3, #1]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d16b      	bne.n	8008526 <USB_ActivateEndpoint+0x676>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008458:	b29b      	uxth	r3, r3
 800845a:	461a      	mov	r2, r3
 800845c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800845e:	4413      	add	r3, r2
 8008460:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	781b      	ldrb	r3, [r3, #0]
 8008466:	00da      	lsls	r2, r3, #3
 8008468:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800846a:	4413      	add	r3, r2
 800846c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008470:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008472:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008474:	881b      	ldrh	r3, [r3, #0]
 8008476:	b29b      	uxth	r3, r3
 8008478:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800847c:	b29a      	uxth	r2, r3
 800847e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008480:	801a      	strh	r2, [r3, #0]
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	691b      	ldr	r3, [r3, #16]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d10a      	bne.n	80084a0 <USB_ActivateEndpoint+0x5f0>
 800848a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800848c:	881b      	ldrh	r3, [r3, #0]
 800848e:	b29b      	uxth	r3, r3
 8008490:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008494:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008498:	b29a      	uxth	r2, r3
 800849a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800849c:	801a      	strh	r2, [r3, #0]
 800849e:	e05d      	b.n	800855c <USB_ActivateEndpoint+0x6ac>
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	691b      	ldr	r3, [r3, #16]
 80084a4:	2b3e      	cmp	r3, #62	@ 0x3e
 80084a6:	d81c      	bhi.n	80084e2 <USB_ActivateEndpoint+0x632>
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	691b      	ldr	r3, [r3, #16]
 80084ac:	085b      	lsrs	r3, r3, #1
 80084ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	691b      	ldr	r3, [r3, #16]
 80084b6:	f003 0301 	and.w	r3, r3, #1
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d004      	beq.n	80084c8 <USB_ActivateEndpoint+0x618>
 80084be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80084c2:	3301      	adds	r3, #1
 80084c4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80084c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084ca:	881b      	ldrh	r3, [r3, #0]
 80084cc:	b29a      	uxth	r2, r3
 80084ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80084d2:	b29b      	uxth	r3, r3
 80084d4:	029b      	lsls	r3, r3, #10
 80084d6:	b29b      	uxth	r3, r3
 80084d8:	4313      	orrs	r3, r2
 80084da:	b29a      	uxth	r2, r3
 80084dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084de:	801a      	strh	r2, [r3, #0]
 80084e0:	e03c      	b.n	800855c <USB_ActivateEndpoint+0x6ac>
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	691b      	ldr	r3, [r3, #16]
 80084e6:	095b      	lsrs	r3, r3, #5
 80084e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	691b      	ldr	r3, [r3, #16]
 80084f0:	f003 031f 	and.w	r3, r3, #31
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d104      	bne.n	8008502 <USB_ActivateEndpoint+0x652>
 80084f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80084fc:	3b01      	subs	r3, #1
 80084fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008502:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008504:	881b      	ldrh	r3, [r3, #0]
 8008506:	b29a      	uxth	r2, r3
 8008508:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800850c:	b29b      	uxth	r3, r3
 800850e:	029b      	lsls	r3, r3, #10
 8008510:	b29b      	uxth	r3, r3
 8008512:	4313      	orrs	r3, r2
 8008514:	b29b      	uxth	r3, r3
 8008516:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800851a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800851e:	b29a      	uxth	r2, r3
 8008520:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008522:	801a      	strh	r2, [r3, #0]
 8008524:	e01a      	b.n	800855c <USB_ActivateEndpoint+0x6ac>
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	785b      	ldrb	r3, [r3, #1]
 800852a:	2b01      	cmp	r3, #1
 800852c:	d116      	bne.n	800855c <USB_ActivateEndpoint+0x6ac>
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	657b      	str	r3, [r7, #84]	@ 0x54
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008538:	b29b      	uxth	r3, r3
 800853a:	461a      	mov	r2, r3
 800853c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800853e:	4413      	add	r3, r2
 8008540:	657b      	str	r3, [r7, #84]	@ 0x54
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	781b      	ldrb	r3, [r3, #0]
 8008546:	00da      	lsls	r2, r3, #3
 8008548:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800854a:	4413      	add	r3, r2
 800854c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008550:	653b      	str	r3, [r7, #80]	@ 0x50
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	691b      	ldr	r3, [r3, #16]
 8008556:	b29a      	uxth	r2, r3
 8008558:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800855a:	801a      	strh	r2, [r3, #0]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	785b      	ldrb	r3, [r3, #1]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d16b      	bne.n	8008640 <USB_ActivateEndpoint+0x790>
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008572:	b29b      	uxth	r3, r3
 8008574:	461a      	mov	r2, r3
 8008576:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008578:	4413      	add	r3, r2
 800857a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	781b      	ldrb	r3, [r3, #0]
 8008580:	00da      	lsls	r2, r3, #3
 8008582:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008584:	4413      	add	r3, r2
 8008586:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800858a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800858c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800858e:	881b      	ldrh	r3, [r3, #0]
 8008590:	b29b      	uxth	r3, r3
 8008592:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008596:	b29a      	uxth	r2, r3
 8008598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800859a:	801a      	strh	r2, [r3, #0]
 800859c:	683b      	ldr	r3, [r7, #0]
 800859e:	691b      	ldr	r3, [r3, #16]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d10a      	bne.n	80085ba <USB_ActivateEndpoint+0x70a>
 80085a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085a6:	881b      	ldrh	r3, [r3, #0]
 80085a8:	b29b      	uxth	r3, r3
 80085aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80085ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80085b2:	b29a      	uxth	r2, r3
 80085b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085b6:	801a      	strh	r2, [r3, #0]
 80085b8:	e05b      	b.n	8008672 <USB_ActivateEndpoint+0x7c2>
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	691b      	ldr	r3, [r3, #16]
 80085be:	2b3e      	cmp	r3, #62	@ 0x3e
 80085c0:	d81c      	bhi.n	80085fc <USB_ActivateEndpoint+0x74c>
 80085c2:	683b      	ldr	r3, [r7, #0]
 80085c4:	691b      	ldr	r3, [r3, #16]
 80085c6:	085b      	lsrs	r3, r3, #1
 80085c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	691b      	ldr	r3, [r3, #16]
 80085d0:	f003 0301 	and.w	r3, r3, #1
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d004      	beq.n	80085e2 <USB_ActivateEndpoint+0x732>
 80085d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80085dc:	3301      	adds	r3, #1
 80085de:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80085e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085e4:	881b      	ldrh	r3, [r3, #0]
 80085e6:	b29a      	uxth	r2, r3
 80085e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80085ec:	b29b      	uxth	r3, r3
 80085ee:	029b      	lsls	r3, r3, #10
 80085f0:	b29b      	uxth	r3, r3
 80085f2:	4313      	orrs	r3, r2
 80085f4:	b29a      	uxth	r2, r3
 80085f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085f8:	801a      	strh	r2, [r3, #0]
 80085fa:	e03a      	b.n	8008672 <USB_ActivateEndpoint+0x7c2>
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	691b      	ldr	r3, [r3, #16]
 8008600:	095b      	lsrs	r3, r3, #5
 8008602:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	691b      	ldr	r3, [r3, #16]
 800860a:	f003 031f 	and.w	r3, r3, #31
 800860e:	2b00      	cmp	r3, #0
 8008610:	d104      	bne.n	800861c <USB_ActivateEndpoint+0x76c>
 8008612:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008616:	3b01      	subs	r3, #1
 8008618:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800861c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800861e:	881b      	ldrh	r3, [r3, #0]
 8008620:	b29a      	uxth	r2, r3
 8008622:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008626:	b29b      	uxth	r3, r3
 8008628:	029b      	lsls	r3, r3, #10
 800862a:	b29b      	uxth	r3, r3
 800862c:	4313      	orrs	r3, r2
 800862e:	b29b      	uxth	r3, r3
 8008630:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008634:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008638:	b29a      	uxth	r2, r3
 800863a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800863c:	801a      	strh	r2, [r3, #0]
 800863e:	e018      	b.n	8008672 <USB_ActivateEndpoint+0x7c2>
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	785b      	ldrb	r3, [r3, #1]
 8008644:	2b01      	cmp	r3, #1
 8008646:	d114      	bne.n	8008672 <USB_ActivateEndpoint+0x7c2>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800864e:	b29b      	uxth	r3, r3
 8008650:	461a      	mov	r2, r3
 8008652:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008654:	4413      	add	r3, r2
 8008656:	647b      	str	r3, [r7, #68]	@ 0x44
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	781b      	ldrb	r3, [r3, #0]
 800865c:	00da      	lsls	r2, r3, #3
 800865e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008660:	4413      	add	r3, r2
 8008662:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008666:	643b      	str	r3, [r7, #64]	@ 0x40
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	691b      	ldr	r3, [r3, #16]
 800866c:	b29a      	uxth	r2, r3
 800866e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008670:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008672:	687a      	ldr	r2, [r7, #4]
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	781b      	ldrb	r3, [r3, #0]
 8008678:	009b      	lsls	r3, r3, #2
 800867a:	4413      	add	r3, r2
 800867c:	881b      	ldrh	r3, [r3, #0]
 800867e:	b29b      	uxth	r3, r3
 8008680:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008684:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008688:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800868a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800868c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008690:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8008692:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008694:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008698:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800869a:	687a      	ldr	r2, [r7, #4]
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	781b      	ldrb	r3, [r3, #0]
 80086a0:	009b      	lsls	r3, r3, #2
 80086a2:	441a      	add	r2, r3
 80086a4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80086a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80086aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80086ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80086b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086b6:	b29b      	uxth	r3, r3
 80086b8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80086ba:	687a      	ldr	r2, [r7, #4]
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	781b      	ldrb	r3, [r3, #0]
 80086c0:	009b      	lsls	r3, r3, #2
 80086c2:	4413      	add	r3, r2
 80086c4:	881b      	ldrh	r3, [r3, #0]
 80086c6:	b29b      	uxth	r3, r3
 80086c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80086cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80086d0:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80086d2:	687a      	ldr	r2, [r7, #4]
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	781b      	ldrb	r3, [r3, #0]
 80086d8:	009b      	lsls	r3, r3, #2
 80086da:	441a      	add	r2, r3
 80086dc:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80086de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80086e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80086e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80086ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086ee:	b29b      	uxth	r3, r3
 80086f0:	8013      	strh	r3, [r2, #0]
 80086f2:	e0bc      	b.n	800886e <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80086f4:	687a      	ldr	r2, [r7, #4]
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	781b      	ldrb	r3, [r3, #0]
 80086fa:	009b      	lsls	r3, r3, #2
 80086fc:	4413      	add	r3, r2
 80086fe:	881b      	ldrh	r3, [r3, #0]
 8008700:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8008704:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008708:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800870c:	2b00      	cmp	r3, #0
 800870e:	d01d      	beq.n	800874c <USB_ActivateEndpoint+0x89c>
 8008710:	687a      	ldr	r2, [r7, #4]
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	781b      	ldrb	r3, [r3, #0]
 8008716:	009b      	lsls	r3, r3, #2
 8008718:	4413      	add	r3, r2
 800871a:	881b      	ldrh	r3, [r3, #0]
 800871c:	b29b      	uxth	r3, r3
 800871e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008722:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008726:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800872a:	687a      	ldr	r2, [r7, #4]
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	781b      	ldrb	r3, [r3, #0]
 8008730:	009b      	lsls	r3, r3, #2
 8008732:	441a      	add	r2, r3
 8008734:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008738:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800873c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008740:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008744:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008748:	b29b      	uxth	r3, r3
 800874a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800874c:	687a      	ldr	r2, [r7, #4]
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	781b      	ldrb	r3, [r3, #0]
 8008752:	009b      	lsls	r3, r3, #2
 8008754:	4413      	add	r3, r2
 8008756:	881b      	ldrh	r3, [r3, #0]
 8008758:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800875c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8008760:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008764:	2b00      	cmp	r3, #0
 8008766:	d01d      	beq.n	80087a4 <USB_ActivateEndpoint+0x8f4>
 8008768:	687a      	ldr	r2, [r7, #4]
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	781b      	ldrb	r3, [r3, #0]
 800876e:	009b      	lsls	r3, r3, #2
 8008770:	4413      	add	r3, r2
 8008772:	881b      	ldrh	r3, [r3, #0]
 8008774:	b29b      	uxth	r3, r3
 8008776:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800877a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800877e:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8008782:	687a      	ldr	r2, [r7, #4]
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	781b      	ldrb	r3, [r3, #0]
 8008788:	009b      	lsls	r3, r3, #2
 800878a:	441a      	add	r2, r3
 800878c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8008790:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008794:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008798:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800879c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80087a0:	b29b      	uxth	r3, r3
 80087a2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	78db      	ldrb	r3, [r3, #3]
 80087a8:	2b01      	cmp	r3, #1
 80087aa:	d024      	beq.n	80087f6 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80087ac:	687a      	ldr	r2, [r7, #4]
 80087ae:	683b      	ldr	r3, [r7, #0]
 80087b0:	781b      	ldrb	r3, [r3, #0]
 80087b2:	009b      	lsls	r3, r3, #2
 80087b4:	4413      	add	r3, r2
 80087b6:	881b      	ldrh	r3, [r3, #0]
 80087b8:	b29b      	uxth	r3, r3
 80087ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80087be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80087c2:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80087c6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80087ca:	f083 0320 	eor.w	r3, r3, #32
 80087ce:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80087d2:	687a      	ldr	r2, [r7, #4]
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	781b      	ldrb	r3, [r3, #0]
 80087d8:	009b      	lsls	r3, r3, #2
 80087da:	441a      	add	r2, r3
 80087dc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80087e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80087e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80087e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80087ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80087f0:	b29b      	uxth	r3, r3
 80087f2:	8013      	strh	r3, [r2, #0]
 80087f4:	e01d      	b.n	8008832 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80087f6:	687a      	ldr	r2, [r7, #4]
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	781b      	ldrb	r3, [r3, #0]
 80087fc:	009b      	lsls	r3, r3, #2
 80087fe:	4413      	add	r3, r2
 8008800:	881b      	ldrh	r3, [r3, #0]
 8008802:	b29b      	uxth	r3, r3
 8008804:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008808:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800880c:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8008810:	687a      	ldr	r2, [r7, #4]
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	781b      	ldrb	r3, [r3, #0]
 8008816:	009b      	lsls	r3, r3, #2
 8008818:	441a      	add	r2, r3
 800881a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800881e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008822:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008826:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800882a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800882e:	b29b      	uxth	r3, r3
 8008830:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008832:	687a      	ldr	r2, [r7, #4]
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	781b      	ldrb	r3, [r3, #0]
 8008838:	009b      	lsls	r3, r3, #2
 800883a:	4413      	add	r3, r2
 800883c:	881b      	ldrh	r3, [r3, #0]
 800883e:	b29b      	uxth	r3, r3
 8008840:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008844:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008848:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800884c:	687a      	ldr	r2, [r7, #4]
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	781b      	ldrb	r3, [r3, #0]
 8008852:	009b      	lsls	r3, r3, #2
 8008854:	441a      	add	r2, r3
 8008856:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800885a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800885e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008862:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008866:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800886a:	b29b      	uxth	r3, r3
 800886c:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800886e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8008872:	4618      	mov	r0, r3
 8008874:	379c      	adds	r7, #156	@ 0x9c
 8008876:	46bd      	mov	sp, r7
 8008878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887c:	4770      	bx	lr
 800887e:	bf00      	nop

08008880 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008880:	b480      	push	{r7}
 8008882:	b08d      	sub	sp, #52	@ 0x34
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
 8008888:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	7b1b      	ldrb	r3, [r3, #12]
 800888e:	2b00      	cmp	r3, #0
 8008890:	f040 808e 	bne.w	80089b0 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	785b      	ldrb	r3, [r3, #1]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d044      	beq.n	8008926 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800889c:	687a      	ldr	r2, [r7, #4]
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	781b      	ldrb	r3, [r3, #0]
 80088a2:	009b      	lsls	r3, r3, #2
 80088a4:	4413      	add	r3, r2
 80088a6:	881b      	ldrh	r3, [r3, #0]
 80088a8:	81bb      	strh	r3, [r7, #12]
 80088aa:	89bb      	ldrh	r3, [r7, #12]
 80088ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d01b      	beq.n	80088ec <USB_DeactivateEndpoint+0x6c>
 80088b4:	687a      	ldr	r2, [r7, #4]
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	781b      	ldrb	r3, [r3, #0]
 80088ba:	009b      	lsls	r3, r3, #2
 80088bc:	4413      	add	r3, r2
 80088be:	881b      	ldrh	r3, [r3, #0]
 80088c0:	b29b      	uxth	r3, r3
 80088c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80088c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088ca:	817b      	strh	r3, [r7, #10]
 80088cc:	687a      	ldr	r2, [r7, #4]
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	781b      	ldrb	r3, [r3, #0]
 80088d2:	009b      	lsls	r3, r3, #2
 80088d4:	441a      	add	r2, r3
 80088d6:	897b      	ldrh	r3, [r7, #10]
 80088d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80088dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80088e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80088e4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80088e8:	b29b      	uxth	r3, r3
 80088ea:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80088ec:	687a      	ldr	r2, [r7, #4]
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	781b      	ldrb	r3, [r3, #0]
 80088f2:	009b      	lsls	r3, r3, #2
 80088f4:	4413      	add	r3, r2
 80088f6:	881b      	ldrh	r3, [r3, #0]
 80088f8:	b29b      	uxth	r3, r3
 80088fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80088fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008902:	813b      	strh	r3, [r7, #8]
 8008904:	687a      	ldr	r2, [r7, #4]
 8008906:	683b      	ldr	r3, [r7, #0]
 8008908:	781b      	ldrb	r3, [r3, #0]
 800890a:	009b      	lsls	r3, r3, #2
 800890c:	441a      	add	r2, r3
 800890e:	893b      	ldrh	r3, [r7, #8]
 8008910:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008914:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008918:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800891c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008920:	b29b      	uxth	r3, r3
 8008922:	8013      	strh	r3, [r2, #0]
 8008924:	e192      	b.n	8008c4c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008926:	687a      	ldr	r2, [r7, #4]
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	781b      	ldrb	r3, [r3, #0]
 800892c:	009b      	lsls	r3, r3, #2
 800892e:	4413      	add	r3, r2
 8008930:	881b      	ldrh	r3, [r3, #0]
 8008932:	827b      	strh	r3, [r7, #18]
 8008934:	8a7b      	ldrh	r3, [r7, #18]
 8008936:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800893a:	2b00      	cmp	r3, #0
 800893c:	d01b      	beq.n	8008976 <USB_DeactivateEndpoint+0xf6>
 800893e:	687a      	ldr	r2, [r7, #4]
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	781b      	ldrb	r3, [r3, #0]
 8008944:	009b      	lsls	r3, r3, #2
 8008946:	4413      	add	r3, r2
 8008948:	881b      	ldrh	r3, [r3, #0]
 800894a:	b29b      	uxth	r3, r3
 800894c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008950:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008954:	823b      	strh	r3, [r7, #16]
 8008956:	687a      	ldr	r2, [r7, #4]
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	781b      	ldrb	r3, [r3, #0]
 800895c:	009b      	lsls	r3, r3, #2
 800895e:	441a      	add	r2, r3
 8008960:	8a3b      	ldrh	r3, [r7, #16]
 8008962:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008966:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800896a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800896e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008972:	b29b      	uxth	r3, r3
 8008974:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008976:	687a      	ldr	r2, [r7, #4]
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	781b      	ldrb	r3, [r3, #0]
 800897c:	009b      	lsls	r3, r3, #2
 800897e:	4413      	add	r3, r2
 8008980:	881b      	ldrh	r3, [r3, #0]
 8008982:	b29b      	uxth	r3, r3
 8008984:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008988:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800898c:	81fb      	strh	r3, [r7, #14]
 800898e:	687a      	ldr	r2, [r7, #4]
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	781b      	ldrb	r3, [r3, #0]
 8008994:	009b      	lsls	r3, r3, #2
 8008996:	441a      	add	r2, r3
 8008998:	89fb      	ldrh	r3, [r7, #14]
 800899a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800899e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80089a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80089a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089aa:	b29b      	uxth	r3, r3
 80089ac:	8013      	strh	r3, [r2, #0]
 80089ae:	e14d      	b.n	8008c4c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	785b      	ldrb	r3, [r3, #1]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	f040 80a5 	bne.w	8008b04 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80089ba:	687a      	ldr	r2, [r7, #4]
 80089bc:	683b      	ldr	r3, [r7, #0]
 80089be:	781b      	ldrb	r3, [r3, #0]
 80089c0:	009b      	lsls	r3, r3, #2
 80089c2:	4413      	add	r3, r2
 80089c4:	881b      	ldrh	r3, [r3, #0]
 80089c6:	843b      	strh	r3, [r7, #32]
 80089c8:	8c3b      	ldrh	r3, [r7, #32]
 80089ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d01b      	beq.n	8008a0a <USB_DeactivateEndpoint+0x18a>
 80089d2:	687a      	ldr	r2, [r7, #4]
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	781b      	ldrb	r3, [r3, #0]
 80089d8:	009b      	lsls	r3, r3, #2
 80089da:	4413      	add	r3, r2
 80089dc:	881b      	ldrh	r3, [r3, #0]
 80089de:	b29b      	uxth	r3, r3
 80089e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80089e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80089e8:	83fb      	strh	r3, [r7, #30]
 80089ea:	687a      	ldr	r2, [r7, #4]
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	781b      	ldrb	r3, [r3, #0]
 80089f0:	009b      	lsls	r3, r3, #2
 80089f2:	441a      	add	r2, r3
 80089f4:	8bfb      	ldrh	r3, [r7, #30]
 80089f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80089fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80089fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008a02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a06:	b29b      	uxth	r3, r3
 8008a08:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008a0a:	687a      	ldr	r2, [r7, #4]
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	781b      	ldrb	r3, [r3, #0]
 8008a10:	009b      	lsls	r3, r3, #2
 8008a12:	4413      	add	r3, r2
 8008a14:	881b      	ldrh	r3, [r3, #0]
 8008a16:	83bb      	strh	r3, [r7, #28]
 8008a18:	8bbb      	ldrh	r3, [r7, #28]
 8008a1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d01b      	beq.n	8008a5a <USB_DeactivateEndpoint+0x1da>
 8008a22:	687a      	ldr	r2, [r7, #4]
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	781b      	ldrb	r3, [r3, #0]
 8008a28:	009b      	lsls	r3, r3, #2
 8008a2a:	4413      	add	r3, r2
 8008a2c:	881b      	ldrh	r3, [r3, #0]
 8008a2e:	b29b      	uxth	r3, r3
 8008a30:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a38:	837b      	strh	r3, [r7, #26]
 8008a3a:	687a      	ldr	r2, [r7, #4]
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	781b      	ldrb	r3, [r3, #0]
 8008a40:	009b      	lsls	r3, r3, #2
 8008a42:	441a      	add	r2, r3
 8008a44:	8b7b      	ldrh	r3, [r7, #26]
 8008a46:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a4a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008a52:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008a56:	b29b      	uxth	r3, r3
 8008a58:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8008a5a:	687a      	ldr	r2, [r7, #4]
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	781b      	ldrb	r3, [r3, #0]
 8008a60:	009b      	lsls	r3, r3, #2
 8008a62:	4413      	add	r3, r2
 8008a64:	881b      	ldrh	r3, [r3, #0]
 8008a66:	b29b      	uxth	r3, r3
 8008a68:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a70:	833b      	strh	r3, [r7, #24]
 8008a72:	687a      	ldr	r2, [r7, #4]
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	781b      	ldrb	r3, [r3, #0]
 8008a78:	009b      	lsls	r3, r3, #2
 8008a7a:	441a      	add	r2, r3
 8008a7c:	8b3b      	ldrh	r3, [r7, #24]
 8008a7e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008a82:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008a86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008a8a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008a8e:	b29b      	uxth	r3, r3
 8008a90:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008a92:	687a      	ldr	r2, [r7, #4]
 8008a94:	683b      	ldr	r3, [r7, #0]
 8008a96:	781b      	ldrb	r3, [r3, #0]
 8008a98:	009b      	lsls	r3, r3, #2
 8008a9a:	4413      	add	r3, r2
 8008a9c:	881b      	ldrh	r3, [r3, #0]
 8008a9e:	b29b      	uxth	r3, r3
 8008aa0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008aa4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008aa8:	82fb      	strh	r3, [r7, #22]
 8008aaa:	687a      	ldr	r2, [r7, #4]
 8008aac:	683b      	ldr	r3, [r7, #0]
 8008aae:	781b      	ldrb	r3, [r3, #0]
 8008ab0:	009b      	lsls	r3, r3, #2
 8008ab2:	441a      	add	r2, r3
 8008ab4:	8afb      	ldrh	r3, [r7, #22]
 8008ab6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008aba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008abe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008ac2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ac6:	b29b      	uxth	r3, r3
 8008ac8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008aca:	687a      	ldr	r2, [r7, #4]
 8008acc:	683b      	ldr	r3, [r7, #0]
 8008ace:	781b      	ldrb	r3, [r3, #0]
 8008ad0:	009b      	lsls	r3, r3, #2
 8008ad2:	4413      	add	r3, r2
 8008ad4:	881b      	ldrh	r3, [r3, #0]
 8008ad6:	b29b      	uxth	r3, r3
 8008ad8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008adc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ae0:	82bb      	strh	r3, [r7, #20]
 8008ae2:	687a      	ldr	r2, [r7, #4]
 8008ae4:	683b      	ldr	r3, [r7, #0]
 8008ae6:	781b      	ldrb	r3, [r3, #0]
 8008ae8:	009b      	lsls	r3, r3, #2
 8008aea:	441a      	add	r2, r3
 8008aec:	8abb      	ldrh	r3, [r7, #20]
 8008aee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008af2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008af6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008afa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008afe:	b29b      	uxth	r3, r3
 8008b00:	8013      	strh	r3, [r2, #0]
 8008b02:	e0a3      	b.n	8008c4c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008b04:	687a      	ldr	r2, [r7, #4]
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	781b      	ldrb	r3, [r3, #0]
 8008b0a:	009b      	lsls	r3, r3, #2
 8008b0c:	4413      	add	r3, r2
 8008b0e:	881b      	ldrh	r3, [r3, #0]
 8008b10:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8008b12:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008b14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d01b      	beq.n	8008b54 <USB_DeactivateEndpoint+0x2d4>
 8008b1c:	687a      	ldr	r2, [r7, #4]
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	781b      	ldrb	r3, [r3, #0]
 8008b22:	009b      	lsls	r3, r3, #2
 8008b24:	4413      	add	r3, r2
 8008b26:	881b      	ldrh	r3, [r3, #0]
 8008b28:	b29b      	uxth	r3, r3
 8008b2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b32:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8008b34:	687a      	ldr	r2, [r7, #4]
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	781b      	ldrb	r3, [r3, #0]
 8008b3a:	009b      	lsls	r3, r3, #2
 8008b3c:	441a      	add	r2, r3
 8008b3e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008b40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b48:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008b4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b50:	b29b      	uxth	r3, r3
 8008b52:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008b54:	687a      	ldr	r2, [r7, #4]
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	781b      	ldrb	r3, [r3, #0]
 8008b5a:	009b      	lsls	r3, r3, #2
 8008b5c:	4413      	add	r3, r2
 8008b5e:	881b      	ldrh	r3, [r3, #0]
 8008b60:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8008b62:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008b64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d01b      	beq.n	8008ba4 <USB_DeactivateEndpoint+0x324>
 8008b6c:	687a      	ldr	r2, [r7, #4]
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	781b      	ldrb	r3, [r3, #0]
 8008b72:	009b      	lsls	r3, r3, #2
 8008b74:	4413      	add	r3, r2
 8008b76:	881b      	ldrh	r3, [r3, #0]
 8008b78:	b29b      	uxth	r3, r3
 8008b7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b82:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008b84:	687a      	ldr	r2, [r7, #4]
 8008b86:	683b      	ldr	r3, [r7, #0]
 8008b88:	781b      	ldrb	r3, [r3, #0]
 8008b8a:	009b      	lsls	r3, r3, #2
 8008b8c:	441a      	add	r2, r3
 8008b8e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008b90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008b9c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008ba0:	b29b      	uxth	r3, r3
 8008ba2:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8008ba4:	687a      	ldr	r2, [r7, #4]
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	781b      	ldrb	r3, [r3, #0]
 8008baa:	009b      	lsls	r3, r3, #2
 8008bac:	4413      	add	r3, r2
 8008bae:	881b      	ldrh	r3, [r3, #0]
 8008bb0:	b29b      	uxth	r3, r3
 8008bb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008bb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bba:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8008bbc:	687a      	ldr	r2, [r7, #4]
 8008bbe:	683b      	ldr	r3, [r7, #0]
 8008bc0:	781b      	ldrb	r3, [r3, #0]
 8008bc2:	009b      	lsls	r3, r3, #2
 8008bc4:	441a      	add	r2, r3
 8008bc6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008bc8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008bcc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008bd0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008bd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008bd8:	b29b      	uxth	r3, r3
 8008bda:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008bdc:	687a      	ldr	r2, [r7, #4]
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	781b      	ldrb	r3, [r3, #0]
 8008be2:	009b      	lsls	r3, r3, #2
 8008be4:	4413      	add	r3, r2
 8008be6:	881b      	ldrh	r3, [r3, #0]
 8008be8:	b29b      	uxth	r3, r3
 8008bea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008bee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008bf2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8008bf4:	687a      	ldr	r2, [r7, #4]
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	781b      	ldrb	r3, [r3, #0]
 8008bfa:	009b      	lsls	r3, r3, #2
 8008bfc:	441a      	add	r2, r3
 8008bfe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008c00:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c04:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c08:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c10:	b29b      	uxth	r3, r3
 8008c12:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008c14:	687a      	ldr	r2, [r7, #4]
 8008c16:	683b      	ldr	r3, [r7, #0]
 8008c18:	781b      	ldrb	r3, [r3, #0]
 8008c1a:	009b      	lsls	r3, r3, #2
 8008c1c:	4413      	add	r3, r2
 8008c1e:	881b      	ldrh	r3, [r3, #0]
 8008c20:	b29b      	uxth	r3, r3
 8008c22:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008c26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c2a:	847b      	strh	r3, [r7, #34]	@ 0x22
 8008c2c:	687a      	ldr	r2, [r7, #4]
 8008c2e:	683b      	ldr	r3, [r7, #0]
 8008c30:	781b      	ldrb	r3, [r3, #0]
 8008c32:	009b      	lsls	r3, r3, #2
 8008c34:	441a      	add	r2, r3
 8008c36:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008c38:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c3c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c48:	b29b      	uxth	r3, r3
 8008c4a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8008c4c:	2300      	movs	r3, #0
}
 8008c4e:	4618      	mov	r0, r3
 8008c50:	3734      	adds	r7, #52	@ 0x34
 8008c52:	46bd      	mov	sp, r7
 8008c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c58:	4770      	bx	lr

08008c5a <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008c5a:	b580      	push	{r7, lr}
 8008c5c:	b0ac      	sub	sp, #176	@ 0xb0
 8008c5e:	af00      	add	r7, sp, #0
 8008c60:	6078      	str	r0, [r7, #4]
 8008c62:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	785b      	ldrb	r3, [r3, #1]
 8008c68:	2b01      	cmp	r3, #1
 8008c6a:	f040 84ca 	bne.w	8009602 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	699a      	ldr	r2, [r3, #24]
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	691b      	ldr	r3, [r3, #16]
 8008c76:	429a      	cmp	r2, r3
 8008c78:	d904      	bls.n	8008c84 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8008c7a:	683b      	ldr	r3, [r7, #0]
 8008c7c:	691b      	ldr	r3, [r3, #16]
 8008c7e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008c82:	e003      	b.n	8008c8c <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	699b      	ldr	r3, [r3, #24]
 8008c88:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8008c8c:	683b      	ldr	r3, [r7, #0]
 8008c8e:	7b1b      	ldrb	r3, [r3, #12]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d122      	bne.n	8008cda <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	6959      	ldr	r1, [r3, #20]
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	88da      	ldrh	r2, [r3, #6]
 8008c9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008ca0:	b29b      	uxth	r3, r3
 8008ca2:	6878      	ldr	r0, [r7, #4]
 8008ca4:	f000 febd 	bl	8009a22 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	613b      	str	r3, [r7, #16]
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008cb2:	b29b      	uxth	r3, r3
 8008cb4:	461a      	mov	r2, r3
 8008cb6:	693b      	ldr	r3, [r7, #16]
 8008cb8:	4413      	add	r3, r2
 8008cba:	613b      	str	r3, [r7, #16]
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	781b      	ldrb	r3, [r3, #0]
 8008cc0:	00da      	lsls	r2, r3, #3
 8008cc2:	693b      	ldr	r3, [r7, #16]
 8008cc4:	4413      	add	r3, r2
 8008cc6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008cca:	60fb      	str	r3, [r7, #12]
 8008ccc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008cd0:	b29a      	uxth	r2, r3
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	801a      	strh	r2, [r3, #0]
 8008cd6:	f000 bc6f 	b.w	80095b8 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	78db      	ldrb	r3, [r3, #3]
 8008cde:	2b02      	cmp	r3, #2
 8008ce0:	f040 831e 	bne.w	8009320 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	6a1a      	ldr	r2, [r3, #32]
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	691b      	ldr	r3, [r3, #16]
 8008cec:	429a      	cmp	r2, r3
 8008cee:	f240 82cf 	bls.w	8009290 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008cf2:	687a      	ldr	r2, [r7, #4]
 8008cf4:	683b      	ldr	r3, [r7, #0]
 8008cf6:	781b      	ldrb	r3, [r3, #0]
 8008cf8:	009b      	lsls	r3, r3, #2
 8008cfa:	4413      	add	r3, r2
 8008cfc:	881b      	ldrh	r3, [r3, #0]
 8008cfe:	b29b      	uxth	r3, r3
 8008d00:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d08:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8008d0c:	687a      	ldr	r2, [r7, #4]
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	781b      	ldrb	r3, [r3, #0]
 8008d12:	009b      	lsls	r3, r3, #2
 8008d14:	441a      	add	r2, r3
 8008d16:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8008d1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d22:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8008d26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d2a:	b29b      	uxth	r3, r3
 8008d2c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	6a1a      	ldr	r2, [r3, #32]
 8008d32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008d36:	1ad2      	subs	r2, r2, r3
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008d3c:	687a      	ldr	r2, [r7, #4]
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	781b      	ldrb	r3, [r3, #0]
 8008d42:	009b      	lsls	r3, r3, #2
 8008d44:	4413      	add	r3, r2
 8008d46:	881b      	ldrh	r3, [r3, #0]
 8008d48:	b29b      	uxth	r3, r3
 8008d4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	f000 814f 	beq.w	8008ff2 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	633b      	str	r3, [r7, #48]	@ 0x30
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	785b      	ldrb	r3, [r3, #1]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d16b      	bne.n	8008e38 <USB_EPStartXfer+0x1de>
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008d6a:	b29b      	uxth	r3, r3
 8008d6c:	461a      	mov	r2, r3
 8008d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d70:	4413      	add	r3, r2
 8008d72:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	781b      	ldrb	r3, [r3, #0]
 8008d78:	00da      	lsls	r2, r3, #3
 8008d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d7c:	4413      	add	r3, r2
 8008d7e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008d82:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d86:	881b      	ldrh	r3, [r3, #0]
 8008d88:	b29b      	uxth	r3, r3
 8008d8a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d8e:	b29a      	uxth	r2, r3
 8008d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d92:	801a      	strh	r2, [r3, #0]
 8008d94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d10a      	bne.n	8008db2 <USB_EPStartXfer+0x158>
 8008d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d9e:	881b      	ldrh	r3, [r3, #0]
 8008da0:	b29b      	uxth	r3, r3
 8008da2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008da6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008daa:	b29a      	uxth	r2, r3
 8008dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dae:	801a      	strh	r2, [r3, #0]
 8008db0:	e05b      	b.n	8008e6a <USB_EPStartXfer+0x210>
 8008db2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008db6:	2b3e      	cmp	r3, #62	@ 0x3e
 8008db8:	d81c      	bhi.n	8008df4 <USB_EPStartXfer+0x19a>
 8008dba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008dbe:	085b      	lsrs	r3, r3, #1
 8008dc0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008dc4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008dc8:	f003 0301 	and.w	r3, r3, #1
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d004      	beq.n	8008dda <USB_EPStartXfer+0x180>
 8008dd0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008dd4:	3301      	adds	r3, #1
 8008dd6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ddc:	881b      	ldrh	r3, [r3, #0]
 8008dde:	b29a      	uxth	r2, r3
 8008de0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008de4:	b29b      	uxth	r3, r3
 8008de6:	029b      	lsls	r3, r3, #10
 8008de8:	b29b      	uxth	r3, r3
 8008dea:	4313      	orrs	r3, r2
 8008dec:	b29a      	uxth	r2, r3
 8008dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008df0:	801a      	strh	r2, [r3, #0]
 8008df2:	e03a      	b.n	8008e6a <USB_EPStartXfer+0x210>
 8008df4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008df8:	095b      	lsrs	r3, r3, #5
 8008dfa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008dfe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e02:	f003 031f 	and.w	r3, r3, #31
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d104      	bne.n	8008e14 <USB_EPStartXfer+0x1ba>
 8008e0a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008e0e:	3b01      	subs	r3, #1
 8008e10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e16:	881b      	ldrh	r3, [r3, #0]
 8008e18:	b29a      	uxth	r2, r3
 8008e1a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008e1e:	b29b      	uxth	r3, r3
 8008e20:	029b      	lsls	r3, r3, #10
 8008e22:	b29b      	uxth	r3, r3
 8008e24:	4313      	orrs	r3, r2
 8008e26:	b29b      	uxth	r3, r3
 8008e28:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e2c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e30:	b29a      	uxth	r2, r3
 8008e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e34:	801a      	strh	r2, [r3, #0]
 8008e36:	e018      	b.n	8008e6a <USB_EPStartXfer+0x210>
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	785b      	ldrb	r3, [r3, #1]
 8008e3c:	2b01      	cmp	r3, #1
 8008e3e:	d114      	bne.n	8008e6a <USB_EPStartXfer+0x210>
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e46:	b29b      	uxth	r3, r3
 8008e48:	461a      	mov	r2, r3
 8008e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e4c:	4413      	add	r3, r2
 8008e4e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	781b      	ldrb	r3, [r3, #0]
 8008e54:	00da      	lsls	r2, r3, #3
 8008e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e58:	4413      	add	r3, r2
 8008e5a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008e5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008e60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e64:	b29a      	uxth	r2, r3
 8008e66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e68:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	895b      	ldrh	r3, [r3, #10]
 8008e6e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	6959      	ldr	r1, [r3, #20]
 8008e76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e7a:	b29b      	uxth	r3, r3
 8008e7c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	f000 fdce 	bl	8009a22 <USB_WritePMA>
            ep->xfer_buff += len;
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	695a      	ldr	r2, [r3, #20]
 8008e8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e8e:	441a      	add	r2, r3
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	6a1a      	ldr	r2, [r3, #32]
 8008e98:	683b      	ldr	r3, [r7, #0]
 8008e9a:	691b      	ldr	r3, [r3, #16]
 8008e9c:	429a      	cmp	r2, r3
 8008e9e:	d907      	bls.n	8008eb0 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8008ea0:	683b      	ldr	r3, [r7, #0]
 8008ea2:	6a1a      	ldr	r2, [r3, #32]
 8008ea4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008ea8:	1ad2      	subs	r2, r2, r3
 8008eaa:	683b      	ldr	r3, [r7, #0]
 8008eac:	621a      	str	r2, [r3, #32]
 8008eae:	e006      	b.n	8008ebe <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8008eb0:	683b      	ldr	r3, [r7, #0]
 8008eb2:	6a1b      	ldr	r3, [r3, #32]
 8008eb4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	2200      	movs	r2, #0
 8008ebc:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	785b      	ldrb	r3, [r3, #1]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d16b      	bne.n	8008f9e <USB_EPStartXfer+0x344>
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	61bb      	str	r3, [r7, #24]
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ed0:	b29b      	uxth	r3, r3
 8008ed2:	461a      	mov	r2, r3
 8008ed4:	69bb      	ldr	r3, [r7, #24]
 8008ed6:	4413      	add	r3, r2
 8008ed8:	61bb      	str	r3, [r7, #24]
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	781b      	ldrb	r3, [r3, #0]
 8008ede:	00da      	lsls	r2, r3, #3
 8008ee0:	69bb      	ldr	r3, [r7, #24]
 8008ee2:	4413      	add	r3, r2
 8008ee4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008ee8:	617b      	str	r3, [r7, #20]
 8008eea:	697b      	ldr	r3, [r7, #20]
 8008eec:	881b      	ldrh	r3, [r3, #0]
 8008eee:	b29b      	uxth	r3, r3
 8008ef0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008ef4:	b29a      	uxth	r2, r3
 8008ef6:	697b      	ldr	r3, [r7, #20]
 8008ef8:	801a      	strh	r2, [r3, #0]
 8008efa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d10a      	bne.n	8008f18 <USB_EPStartXfer+0x2be>
 8008f02:	697b      	ldr	r3, [r7, #20]
 8008f04:	881b      	ldrh	r3, [r3, #0]
 8008f06:	b29b      	uxth	r3, r3
 8008f08:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f0c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f10:	b29a      	uxth	r2, r3
 8008f12:	697b      	ldr	r3, [r7, #20]
 8008f14:	801a      	strh	r2, [r3, #0]
 8008f16:	e05d      	b.n	8008fd4 <USB_EPStartXfer+0x37a>
 8008f18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f1c:	2b3e      	cmp	r3, #62	@ 0x3e
 8008f1e:	d81c      	bhi.n	8008f5a <USB_EPStartXfer+0x300>
 8008f20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f24:	085b      	lsrs	r3, r3, #1
 8008f26:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008f2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f2e:	f003 0301 	and.w	r3, r3, #1
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d004      	beq.n	8008f40 <USB_EPStartXfer+0x2e6>
 8008f36:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008f3a:	3301      	adds	r3, #1
 8008f3c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008f40:	697b      	ldr	r3, [r7, #20]
 8008f42:	881b      	ldrh	r3, [r3, #0]
 8008f44:	b29a      	uxth	r2, r3
 8008f46:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008f4a:	b29b      	uxth	r3, r3
 8008f4c:	029b      	lsls	r3, r3, #10
 8008f4e:	b29b      	uxth	r3, r3
 8008f50:	4313      	orrs	r3, r2
 8008f52:	b29a      	uxth	r2, r3
 8008f54:	697b      	ldr	r3, [r7, #20]
 8008f56:	801a      	strh	r2, [r3, #0]
 8008f58:	e03c      	b.n	8008fd4 <USB_EPStartXfer+0x37a>
 8008f5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f5e:	095b      	lsrs	r3, r3, #5
 8008f60:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008f64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f68:	f003 031f 	and.w	r3, r3, #31
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d104      	bne.n	8008f7a <USB_EPStartXfer+0x320>
 8008f70:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008f74:	3b01      	subs	r3, #1
 8008f76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008f7a:	697b      	ldr	r3, [r7, #20]
 8008f7c:	881b      	ldrh	r3, [r3, #0]
 8008f7e:	b29a      	uxth	r2, r3
 8008f80:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008f84:	b29b      	uxth	r3, r3
 8008f86:	029b      	lsls	r3, r3, #10
 8008f88:	b29b      	uxth	r3, r3
 8008f8a:	4313      	orrs	r3, r2
 8008f8c:	b29b      	uxth	r3, r3
 8008f8e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f92:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f96:	b29a      	uxth	r2, r3
 8008f98:	697b      	ldr	r3, [r7, #20]
 8008f9a:	801a      	strh	r2, [r3, #0]
 8008f9c:	e01a      	b.n	8008fd4 <USB_EPStartXfer+0x37a>
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	785b      	ldrb	r3, [r3, #1]
 8008fa2:	2b01      	cmp	r3, #1
 8008fa4:	d116      	bne.n	8008fd4 <USB_EPStartXfer+0x37a>
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	623b      	str	r3, [r7, #32]
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008fb0:	b29b      	uxth	r3, r3
 8008fb2:	461a      	mov	r2, r3
 8008fb4:	6a3b      	ldr	r3, [r7, #32]
 8008fb6:	4413      	add	r3, r2
 8008fb8:	623b      	str	r3, [r7, #32]
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	781b      	ldrb	r3, [r3, #0]
 8008fbe:	00da      	lsls	r2, r3, #3
 8008fc0:	6a3b      	ldr	r3, [r7, #32]
 8008fc2:	4413      	add	r3, r2
 8008fc4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008fc8:	61fb      	str	r3, [r7, #28]
 8008fca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008fce:	b29a      	uxth	r2, r3
 8008fd0:	69fb      	ldr	r3, [r7, #28]
 8008fd2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008fd4:	683b      	ldr	r3, [r7, #0]
 8008fd6:	891b      	ldrh	r3, [r3, #8]
 8008fd8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	6959      	ldr	r1, [r3, #20]
 8008fe0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008fe4:	b29b      	uxth	r3, r3
 8008fe6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008fea:	6878      	ldr	r0, [r7, #4]
 8008fec:	f000 fd19 	bl	8009a22 <USB_WritePMA>
 8008ff0:	e2e2      	b.n	80095b8 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	785b      	ldrb	r3, [r3, #1]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d16b      	bne.n	80090d2 <USB_EPStartXfer+0x478>
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009004:	b29b      	uxth	r3, r3
 8009006:	461a      	mov	r2, r3
 8009008:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800900a:	4413      	add	r3, r2
 800900c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	781b      	ldrb	r3, [r3, #0]
 8009012:	00da      	lsls	r2, r3, #3
 8009014:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009016:	4413      	add	r3, r2
 8009018:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800901c:	647b      	str	r3, [r7, #68]	@ 0x44
 800901e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009020:	881b      	ldrh	r3, [r3, #0]
 8009022:	b29b      	uxth	r3, r3
 8009024:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009028:	b29a      	uxth	r2, r3
 800902a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800902c:	801a      	strh	r2, [r3, #0]
 800902e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009032:	2b00      	cmp	r3, #0
 8009034:	d10a      	bne.n	800904c <USB_EPStartXfer+0x3f2>
 8009036:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009038:	881b      	ldrh	r3, [r3, #0]
 800903a:	b29b      	uxth	r3, r3
 800903c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009040:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009044:	b29a      	uxth	r2, r3
 8009046:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009048:	801a      	strh	r2, [r3, #0]
 800904a:	e05d      	b.n	8009108 <USB_EPStartXfer+0x4ae>
 800904c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009050:	2b3e      	cmp	r3, #62	@ 0x3e
 8009052:	d81c      	bhi.n	800908e <USB_EPStartXfer+0x434>
 8009054:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009058:	085b      	lsrs	r3, r3, #1
 800905a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800905e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009062:	f003 0301 	and.w	r3, r3, #1
 8009066:	2b00      	cmp	r3, #0
 8009068:	d004      	beq.n	8009074 <USB_EPStartXfer+0x41a>
 800906a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800906e:	3301      	adds	r3, #1
 8009070:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009074:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009076:	881b      	ldrh	r3, [r3, #0]
 8009078:	b29a      	uxth	r2, r3
 800907a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800907e:	b29b      	uxth	r3, r3
 8009080:	029b      	lsls	r3, r3, #10
 8009082:	b29b      	uxth	r3, r3
 8009084:	4313      	orrs	r3, r2
 8009086:	b29a      	uxth	r2, r3
 8009088:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800908a:	801a      	strh	r2, [r3, #0]
 800908c:	e03c      	b.n	8009108 <USB_EPStartXfer+0x4ae>
 800908e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009092:	095b      	lsrs	r3, r3, #5
 8009094:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009098:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800909c:	f003 031f 	and.w	r3, r3, #31
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d104      	bne.n	80090ae <USB_EPStartXfer+0x454>
 80090a4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80090a8:	3b01      	subs	r3, #1
 80090aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80090ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80090b0:	881b      	ldrh	r3, [r3, #0]
 80090b2:	b29a      	uxth	r2, r3
 80090b4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80090b8:	b29b      	uxth	r3, r3
 80090ba:	029b      	lsls	r3, r3, #10
 80090bc:	b29b      	uxth	r3, r3
 80090be:	4313      	orrs	r3, r2
 80090c0:	b29b      	uxth	r3, r3
 80090c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80090c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80090ca:	b29a      	uxth	r2, r3
 80090cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80090ce:	801a      	strh	r2, [r3, #0]
 80090d0:	e01a      	b.n	8009108 <USB_EPStartXfer+0x4ae>
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	785b      	ldrb	r3, [r3, #1]
 80090d6:	2b01      	cmp	r3, #1
 80090d8:	d116      	bne.n	8009108 <USB_EPStartXfer+0x4ae>
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	653b      	str	r3, [r7, #80]	@ 0x50
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80090e4:	b29b      	uxth	r3, r3
 80090e6:	461a      	mov	r2, r3
 80090e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80090ea:	4413      	add	r3, r2
 80090ec:	653b      	str	r3, [r7, #80]	@ 0x50
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	781b      	ldrb	r3, [r3, #0]
 80090f2:	00da      	lsls	r2, r3, #3
 80090f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80090f6:	4413      	add	r3, r2
 80090f8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80090fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80090fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009102:	b29a      	uxth	r2, r3
 8009104:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009106:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	891b      	ldrh	r3, [r3, #8]
 800910c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	6959      	ldr	r1, [r3, #20]
 8009114:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009118:	b29b      	uxth	r3, r3
 800911a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800911e:	6878      	ldr	r0, [r7, #4]
 8009120:	f000 fc7f 	bl	8009a22 <USB_WritePMA>
            ep->xfer_buff += len;
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	695a      	ldr	r2, [r3, #20]
 8009128:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800912c:	441a      	add	r2, r3
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	6a1a      	ldr	r2, [r3, #32]
 8009136:	683b      	ldr	r3, [r7, #0]
 8009138:	691b      	ldr	r3, [r3, #16]
 800913a:	429a      	cmp	r2, r3
 800913c:	d907      	bls.n	800914e <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800913e:	683b      	ldr	r3, [r7, #0]
 8009140:	6a1a      	ldr	r2, [r3, #32]
 8009142:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009146:	1ad2      	subs	r2, r2, r3
 8009148:	683b      	ldr	r3, [r7, #0]
 800914a:	621a      	str	r2, [r3, #32]
 800914c:	e006      	b.n	800915c <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	6a1b      	ldr	r3, [r3, #32]
 8009152:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8009156:	683b      	ldr	r3, [r7, #0]
 8009158:	2200      	movs	r2, #0
 800915a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	785b      	ldrb	r3, [r3, #1]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d16b      	bne.n	8009240 <USB_EPStartXfer+0x5e6>
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009172:	b29b      	uxth	r3, r3
 8009174:	461a      	mov	r2, r3
 8009176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009178:	4413      	add	r3, r2
 800917a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	781b      	ldrb	r3, [r3, #0]
 8009180:	00da      	lsls	r2, r3, #3
 8009182:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009184:	4413      	add	r3, r2
 8009186:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800918a:	637b      	str	r3, [r7, #52]	@ 0x34
 800918c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800918e:	881b      	ldrh	r3, [r3, #0]
 8009190:	b29b      	uxth	r3, r3
 8009192:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009196:	b29a      	uxth	r2, r3
 8009198:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800919a:	801a      	strh	r2, [r3, #0]
 800919c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d10a      	bne.n	80091ba <USB_EPStartXfer+0x560>
 80091a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091a6:	881b      	ldrh	r3, [r3, #0]
 80091a8:	b29b      	uxth	r3, r3
 80091aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80091ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80091b2:	b29a      	uxth	r2, r3
 80091b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091b6:	801a      	strh	r2, [r3, #0]
 80091b8:	e05b      	b.n	8009272 <USB_EPStartXfer+0x618>
 80091ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091be:	2b3e      	cmp	r3, #62	@ 0x3e
 80091c0:	d81c      	bhi.n	80091fc <USB_EPStartXfer+0x5a2>
 80091c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091c6:	085b      	lsrs	r3, r3, #1
 80091c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80091cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091d0:	f003 0301 	and.w	r3, r3, #1
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d004      	beq.n	80091e2 <USB_EPStartXfer+0x588>
 80091d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80091dc:	3301      	adds	r3, #1
 80091de:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80091e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091e4:	881b      	ldrh	r3, [r3, #0]
 80091e6:	b29a      	uxth	r2, r3
 80091e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80091ec:	b29b      	uxth	r3, r3
 80091ee:	029b      	lsls	r3, r3, #10
 80091f0:	b29b      	uxth	r3, r3
 80091f2:	4313      	orrs	r3, r2
 80091f4:	b29a      	uxth	r2, r3
 80091f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091f8:	801a      	strh	r2, [r3, #0]
 80091fa:	e03a      	b.n	8009272 <USB_EPStartXfer+0x618>
 80091fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009200:	095b      	lsrs	r3, r3, #5
 8009202:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009206:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800920a:	f003 031f 	and.w	r3, r3, #31
 800920e:	2b00      	cmp	r3, #0
 8009210:	d104      	bne.n	800921c <USB_EPStartXfer+0x5c2>
 8009212:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009216:	3b01      	subs	r3, #1
 8009218:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800921c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800921e:	881b      	ldrh	r3, [r3, #0]
 8009220:	b29a      	uxth	r2, r3
 8009222:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009226:	b29b      	uxth	r3, r3
 8009228:	029b      	lsls	r3, r3, #10
 800922a:	b29b      	uxth	r3, r3
 800922c:	4313      	orrs	r3, r2
 800922e:	b29b      	uxth	r3, r3
 8009230:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009234:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009238:	b29a      	uxth	r2, r3
 800923a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800923c:	801a      	strh	r2, [r3, #0]
 800923e:	e018      	b.n	8009272 <USB_EPStartXfer+0x618>
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	785b      	ldrb	r3, [r3, #1]
 8009244:	2b01      	cmp	r3, #1
 8009246:	d114      	bne.n	8009272 <USB_EPStartXfer+0x618>
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800924e:	b29b      	uxth	r3, r3
 8009250:	461a      	mov	r2, r3
 8009252:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009254:	4413      	add	r3, r2
 8009256:	643b      	str	r3, [r7, #64]	@ 0x40
 8009258:	683b      	ldr	r3, [r7, #0]
 800925a:	781b      	ldrb	r3, [r3, #0]
 800925c:	00da      	lsls	r2, r3, #3
 800925e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009260:	4413      	add	r3, r2
 8009262:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009266:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009268:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800926c:	b29a      	uxth	r2, r3
 800926e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009270:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8009272:	683b      	ldr	r3, [r7, #0]
 8009274:	895b      	ldrh	r3, [r3, #10]
 8009276:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	6959      	ldr	r1, [r3, #20]
 800927e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009282:	b29b      	uxth	r3, r3
 8009284:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009288:	6878      	ldr	r0, [r7, #4]
 800928a:	f000 fbca 	bl	8009a22 <USB_WritePMA>
 800928e:	e193      	b.n	80095b8 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8009290:	683b      	ldr	r3, [r7, #0]
 8009292:	6a1b      	ldr	r3, [r3, #32]
 8009294:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8009298:	687a      	ldr	r2, [r7, #4]
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	781b      	ldrb	r3, [r3, #0]
 800929e:	009b      	lsls	r3, r3, #2
 80092a0:	4413      	add	r3, r2
 80092a2:	881b      	ldrh	r3, [r3, #0]
 80092a4:	b29b      	uxth	r3, r3
 80092a6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80092aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80092ae:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80092b2:	687a      	ldr	r2, [r7, #4]
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	781b      	ldrb	r3, [r3, #0]
 80092b8:	009b      	lsls	r3, r3, #2
 80092ba:	441a      	add	r2, r3
 80092bc:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80092c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80092c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80092c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80092cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092d0:	b29b      	uxth	r3, r3
 80092d2:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80092de:	b29b      	uxth	r3, r3
 80092e0:	461a      	mov	r2, r3
 80092e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80092e4:	4413      	add	r3, r2
 80092e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	781b      	ldrb	r3, [r3, #0]
 80092ec:	00da      	lsls	r2, r3, #3
 80092ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80092f0:	4413      	add	r3, r2
 80092f2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80092f6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80092f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80092fc:	b29a      	uxth	r2, r3
 80092fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009300:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	891b      	ldrh	r3, [r3, #8]
 8009306:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	6959      	ldr	r1, [r3, #20]
 800930e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009312:	b29b      	uxth	r3, r3
 8009314:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009318:	6878      	ldr	r0, [r7, #4]
 800931a:	f000 fb82 	bl	8009a22 <USB_WritePMA>
 800931e:	e14b      	b.n	80095b8 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8009320:	683b      	ldr	r3, [r7, #0]
 8009322:	6a1a      	ldr	r2, [r3, #32]
 8009324:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009328:	1ad2      	subs	r2, r2, r3
 800932a:	683b      	ldr	r3, [r7, #0]
 800932c:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800932e:	687a      	ldr	r2, [r7, #4]
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	781b      	ldrb	r3, [r3, #0]
 8009334:	009b      	lsls	r3, r3, #2
 8009336:	4413      	add	r3, r2
 8009338:	881b      	ldrh	r3, [r3, #0]
 800933a:	b29b      	uxth	r3, r3
 800933c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009340:	2b00      	cmp	r3, #0
 8009342:	f000 809a 	beq.w	800947a <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	673b      	str	r3, [r7, #112]	@ 0x70
 800934a:	683b      	ldr	r3, [r7, #0]
 800934c:	785b      	ldrb	r3, [r3, #1]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d16b      	bne.n	800942a <USB_EPStartXfer+0x7d0>
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800935c:	b29b      	uxth	r3, r3
 800935e:	461a      	mov	r2, r3
 8009360:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009362:	4413      	add	r3, r2
 8009364:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	781b      	ldrb	r3, [r3, #0]
 800936a:	00da      	lsls	r2, r3, #3
 800936c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800936e:	4413      	add	r3, r2
 8009370:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009374:	667b      	str	r3, [r7, #100]	@ 0x64
 8009376:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009378:	881b      	ldrh	r3, [r3, #0]
 800937a:	b29b      	uxth	r3, r3
 800937c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009380:	b29a      	uxth	r2, r3
 8009382:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009384:	801a      	strh	r2, [r3, #0]
 8009386:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800938a:	2b00      	cmp	r3, #0
 800938c:	d10a      	bne.n	80093a4 <USB_EPStartXfer+0x74a>
 800938e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009390:	881b      	ldrh	r3, [r3, #0]
 8009392:	b29b      	uxth	r3, r3
 8009394:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009398:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800939c:	b29a      	uxth	r2, r3
 800939e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80093a0:	801a      	strh	r2, [r3, #0]
 80093a2:	e05b      	b.n	800945c <USB_EPStartXfer+0x802>
 80093a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093a8:	2b3e      	cmp	r3, #62	@ 0x3e
 80093aa:	d81c      	bhi.n	80093e6 <USB_EPStartXfer+0x78c>
 80093ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093b0:	085b      	lsrs	r3, r3, #1
 80093b2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80093b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093ba:	f003 0301 	and.w	r3, r3, #1
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d004      	beq.n	80093cc <USB_EPStartXfer+0x772>
 80093c2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80093c6:	3301      	adds	r3, #1
 80093c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80093cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80093ce:	881b      	ldrh	r3, [r3, #0]
 80093d0:	b29a      	uxth	r2, r3
 80093d2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80093d6:	b29b      	uxth	r3, r3
 80093d8:	029b      	lsls	r3, r3, #10
 80093da:	b29b      	uxth	r3, r3
 80093dc:	4313      	orrs	r3, r2
 80093de:	b29a      	uxth	r2, r3
 80093e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80093e2:	801a      	strh	r2, [r3, #0]
 80093e4:	e03a      	b.n	800945c <USB_EPStartXfer+0x802>
 80093e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093ea:	095b      	lsrs	r3, r3, #5
 80093ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80093f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093f4:	f003 031f 	and.w	r3, r3, #31
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d104      	bne.n	8009406 <USB_EPStartXfer+0x7ac>
 80093fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009400:	3b01      	subs	r3, #1
 8009402:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009406:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009408:	881b      	ldrh	r3, [r3, #0]
 800940a:	b29a      	uxth	r2, r3
 800940c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009410:	b29b      	uxth	r3, r3
 8009412:	029b      	lsls	r3, r3, #10
 8009414:	b29b      	uxth	r3, r3
 8009416:	4313      	orrs	r3, r2
 8009418:	b29b      	uxth	r3, r3
 800941a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800941e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009422:	b29a      	uxth	r2, r3
 8009424:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009426:	801a      	strh	r2, [r3, #0]
 8009428:	e018      	b.n	800945c <USB_EPStartXfer+0x802>
 800942a:	683b      	ldr	r3, [r7, #0]
 800942c:	785b      	ldrb	r3, [r3, #1]
 800942e:	2b01      	cmp	r3, #1
 8009430:	d114      	bne.n	800945c <USB_EPStartXfer+0x802>
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009438:	b29b      	uxth	r3, r3
 800943a:	461a      	mov	r2, r3
 800943c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800943e:	4413      	add	r3, r2
 8009440:	673b      	str	r3, [r7, #112]	@ 0x70
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	781b      	ldrb	r3, [r3, #0]
 8009446:	00da      	lsls	r2, r3, #3
 8009448:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800944a:	4413      	add	r3, r2
 800944c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009450:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009452:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009456:	b29a      	uxth	r2, r3
 8009458:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800945a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	895b      	ldrh	r3, [r3, #10]
 8009460:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	6959      	ldr	r1, [r3, #20]
 8009468:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800946c:	b29b      	uxth	r3, r3
 800946e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009472:	6878      	ldr	r0, [r7, #4]
 8009474:	f000 fad5 	bl	8009a22 <USB_WritePMA>
 8009478:	e09e      	b.n	80095b8 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	785b      	ldrb	r3, [r3, #1]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d16b      	bne.n	800955a <USB_EPStartXfer+0x900>
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800948c:	b29b      	uxth	r3, r3
 800948e:	461a      	mov	r2, r3
 8009490:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009492:	4413      	add	r3, r2
 8009494:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	781b      	ldrb	r3, [r3, #0]
 800949a:	00da      	lsls	r2, r3, #3
 800949c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800949e:	4413      	add	r3, r2
 80094a0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80094a4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80094a6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094a8:	881b      	ldrh	r3, [r3, #0]
 80094aa:	b29b      	uxth	r3, r3
 80094ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80094b0:	b29a      	uxth	r2, r3
 80094b2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094b4:	801a      	strh	r2, [r3, #0]
 80094b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d10a      	bne.n	80094d4 <USB_EPStartXfer+0x87a>
 80094be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094c0:	881b      	ldrh	r3, [r3, #0]
 80094c2:	b29b      	uxth	r3, r3
 80094c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80094c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80094cc:	b29a      	uxth	r2, r3
 80094ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094d0:	801a      	strh	r2, [r3, #0]
 80094d2:	e063      	b.n	800959c <USB_EPStartXfer+0x942>
 80094d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80094d8:	2b3e      	cmp	r3, #62	@ 0x3e
 80094da:	d81c      	bhi.n	8009516 <USB_EPStartXfer+0x8bc>
 80094dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80094e0:	085b      	lsrs	r3, r3, #1
 80094e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80094e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80094ea:	f003 0301 	and.w	r3, r3, #1
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d004      	beq.n	80094fc <USB_EPStartXfer+0x8a2>
 80094f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80094f6:	3301      	adds	r3, #1
 80094f8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80094fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094fe:	881b      	ldrh	r3, [r3, #0]
 8009500:	b29a      	uxth	r2, r3
 8009502:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009506:	b29b      	uxth	r3, r3
 8009508:	029b      	lsls	r3, r3, #10
 800950a:	b29b      	uxth	r3, r3
 800950c:	4313      	orrs	r3, r2
 800950e:	b29a      	uxth	r2, r3
 8009510:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009512:	801a      	strh	r2, [r3, #0]
 8009514:	e042      	b.n	800959c <USB_EPStartXfer+0x942>
 8009516:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800951a:	095b      	lsrs	r3, r3, #5
 800951c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009520:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009524:	f003 031f 	and.w	r3, r3, #31
 8009528:	2b00      	cmp	r3, #0
 800952a:	d104      	bne.n	8009536 <USB_EPStartXfer+0x8dc>
 800952c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009530:	3b01      	subs	r3, #1
 8009532:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009536:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009538:	881b      	ldrh	r3, [r3, #0]
 800953a:	b29a      	uxth	r2, r3
 800953c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009540:	b29b      	uxth	r3, r3
 8009542:	029b      	lsls	r3, r3, #10
 8009544:	b29b      	uxth	r3, r3
 8009546:	4313      	orrs	r3, r2
 8009548:	b29b      	uxth	r3, r3
 800954a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800954e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009552:	b29a      	uxth	r2, r3
 8009554:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009556:	801a      	strh	r2, [r3, #0]
 8009558:	e020      	b.n	800959c <USB_EPStartXfer+0x942>
 800955a:	683b      	ldr	r3, [r7, #0]
 800955c:	785b      	ldrb	r3, [r3, #1]
 800955e:	2b01      	cmp	r3, #1
 8009560:	d11c      	bne.n	800959c <USB_EPStartXfer+0x942>
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800956e:	b29b      	uxth	r3, r3
 8009570:	461a      	mov	r2, r3
 8009572:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009576:	4413      	add	r3, r2
 8009578:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800957c:	683b      	ldr	r3, [r7, #0]
 800957e:	781b      	ldrb	r3, [r3, #0]
 8009580:	00da      	lsls	r2, r3, #3
 8009582:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009586:	4413      	add	r3, r2
 8009588:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800958c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009590:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009594:	b29a      	uxth	r2, r3
 8009596:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800959a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	891b      	ldrh	r3, [r3, #8]
 80095a0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80095a4:	683b      	ldr	r3, [r7, #0]
 80095a6:	6959      	ldr	r1, [r3, #20]
 80095a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80095ac:	b29b      	uxth	r3, r3
 80095ae:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80095b2:	6878      	ldr	r0, [r7, #4]
 80095b4:	f000 fa35 	bl	8009a22 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80095b8:	687a      	ldr	r2, [r7, #4]
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	781b      	ldrb	r3, [r3, #0]
 80095be:	009b      	lsls	r3, r3, #2
 80095c0:	4413      	add	r3, r2
 80095c2:	881b      	ldrh	r3, [r3, #0]
 80095c4:	b29b      	uxth	r3, r3
 80095c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80095ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80095ce:	817b      	strh	r3, [r7, #10]
 80095d0:	897b      	ldrh	r3, [r7, #10]
 80095d2:	f083 0310 	eor.w	r3, r3, #16
 80095d6:	817b      	strh	r3, [r7, #10]
 80095d8:	897b      	ldrh	r3, [r7, #10]
 80095da:	f083 0320 	eor.w	r3, r3, #32
 80095de:	817b      	strh	r3, [r7, #10]
 80095e0:	687a      	ldr	r2, [r7, #4]
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	781b      	ldrb	r3, [r3, #0]
 80095e6:	009b      	lsls	r3, r3, #2
 80095e8:	441a      	add	r2, r3
 80095ea:	897b      	ldrh	r3, [r7, #10]
 80095ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80095f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80095f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80095f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095fc:	b29b      	uxth	r3, r3
 80095fe:	8013      	strh	r3, [r2, #0]
 8009600:	e0d5      	b.n	80097ae <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	7b1b      	ldrb	r3, [r3, #12]
 8009606:	2b00      	cmp	r3, #0
 8009608:	d156      	bne.n	80096b8 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800960a:	683b      	ldr	r3, [r7, #0]
 800960c:	699b      	ldr	r3, [r3, #24]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d122      	bne.n	8009658 <USB_EPStartXfer+0x9fe>
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	78db      	ldrb	r3, [r3, #3]
 8009616:	2b00      	cmp	r3, #0
 8009618:	d11e      	bne.n	8009658 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800961a:	687a      	ldr	r2, [r7, #4]
 800961c:	683b      	ldr	r3, [r7, #0]
 800961e:	781b      	ldrb	r3, [r3, #0]
 8009620:	009b      	lsls	r3, r3, #2
 8009622:	4413      	add	r3, r2
 8009624:	881b      	ldrh	r3, [r3, #0]
 8009626:	b29b      	uxth	r3, r3
 8009628:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800962c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009630:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8009634:	687a      	ldr	r2, [r7, #4]
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	781b      	ldrb	r3, [r3, #0]
 800963a:	009b      	lsls	r3, r3, #2
 800963c:	441a      	add	r2, r3
 800963e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8009642:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009646:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800964a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800964e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009652:	b29b      	uxth	r3, r3
 8009654:	8013      	strh	r3, [r2, #0]
 8009656:	e01d      	b.n	8009694 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8009658:	687a      	ldr	r2, [r7, #4]
 800965a:	683b      	ldr	r3, [r7, #0]
 800965c:	781b      	ldrb	r3, [r3, #0]
 800965e:	009b      	lsls	r3, r3, #2
 8009660:	4413      	add	r3, r2
 8009662:	881b      	ldrh	r3, [r3, #0]
 8009664:	b29b      	uxth	r3, r3
 8009666:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800966a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800966e:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8009672:	687a      	ldr	r2, [r7, #4]
 8009674:	683b      	ldr	r3, [r7, #0]
 8009676:	781b      	ldrb	r3, [r3, #0]
 8009678:	009b      	lsls	r3, r3, #2
 800967a:	441a      	add	r2, r3
 800967c:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8009680:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009684:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009688:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800968c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009690:	b29b      	uxth	r3, r3
 8009692:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8009694:	683b      	ldr	r3, [r7, #0]
 8009696:	699a      	ldr	r2, [r3, #24]
 8009698:	683b      	ldr	r3, [r7, #0]
 800969a:	691b      	ldr	r3, [r3, #16]
 800969c:	429a      	cmp	r2, r3
 800969e:	d907      	bls.n	80096b0 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	699a      	ldr	r2, [r3, #24]
 80096a4:	683b      	ldr	r3, [r7, #0]
 80096a6:	691b      	ldr	r3, [r3, #16]
 80096a8:	1ad2      	subs	r2, r2, r3
 80096aa:	683b      	ldr	r3, [r7, #0]
 80096ac:	619a      	str	r2, [r3, #24]
 80096ae:	e054      	b.n	800975a <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	2200      	movs	r2, #0
 80096b4:	619a      	str	r2, [r3, #24]
 80096b6:	e050      	b.n	800975a <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80096b8:	683b      	ldr	r3, [r7, #0]
 80096ba:	78db      	ldrb	r3, [r3, #3]
 80096bc:	2b02      	cmp	r3, #2
 80096be:	d142      	bne.n	8009746 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80096c0:	683b      	ldr	r3, [r7, #0]
 80096c2:	69db      	ldr	r3, [r3, #28]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d048      	beq.n	800975a <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80096c8:	687a      	ldr	r2, [r7, #4]
 80096ca:	683b      	ldr	r3, [r7, #0]
 80096cc:	781b      	ldrb	r3, [r3, #0]
 80096ce:	009b      	lsls	r3, r3, #2
 80096d0:	4413      	add	r3, r2
 80096d2:	881b      	ldrh	r3, [r3, #0]
 80096d4:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80096d8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80096dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d005      	beq.n	80096f0 <USB_EPStartXfer+0xa96>
 80096e4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80096e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d10b      	bne.n	8009708 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80096f0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80096f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d12e      	bne.n	800975a <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80096fc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8009700:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009704:	2b00      	cmp	r3, #0
 8009706:	d128      	bne.n	800975a <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8009708:	687a      	ldr	r2, [r7, #4]
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	781b      	ldrb	r3, [r3, #0]
 800970e:	009b      	lsls	r3, r3, #2
 8009710:	4413      	add	r3, r2
 8009712:	881b      	ldrh	r3, [r3, #0]
 8009714:	b29b      	uxth	r3, r3
 8009716:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800971a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800971e:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8009722:	687a      	ldr	r2, [r7, #4]
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	781b      	ldrb	r3, [r3, #0]
 8009728:	009b      	lsls	r3, r3, #2
 800972a:	441a      	add	r2, r3
 800972c:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8009730:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009734:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009738:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800973c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009740:	b29b      	uxth	r3, r3
 8009742:	8013      	strh	r3, [r2, #0]
 8009744:	e009      	b.n	800975a <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	78db      	ldrb	r3, [r3, #3]
 800974a:	2b01      	cmp	r3, #1
 800974c:	d103      	bne.n	8009756 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800974e:	683b      	ldr	r3, [r7, #0]
 8009750:	2200      	movs	r2, #0
 8009752:	619a      	str	r2, [r3, #24]
 8009754:	e001      	b.n	800975a <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8009756:	2301      	movs	r3, #1
 8009758:	e02a      	b.n	80097b0 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800975a:	687a      	ldr	r2, [r7, #4]
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	781b      	ldrb	r3, [r3, #0]
 8009760:	009b      	lsls	r3, r3, #2
 8009762:	4413      	add	r3, r2
 8009764:	881b      	ldrh	r3, [r3, #0]
 8009766:	b29b      	uxth	r3, r3
 8009768:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800976c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009770:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009774:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009778:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800977c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009780:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009784:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009788:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800978c:	687a      	ldr	r2, [r7, #4]
 800978e:	683b      	ldr	r3, [r7, #0]
 8009790:	781b      	ldrb	r3, [r3, #0]
 8009792:	009b      	lsls	r3, r3, #2
 8009794:	441a      	add	r2, r3
 8009796:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800979a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800979e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80097a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80097a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097aa:	b29b      	uxth	r3, r3
 80097ac:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80097ae:	2300      	movs	r3, #0
}
 80097b0:	4618      	mov	r0, r3
 80097b2:	37b0      	adds	r7, #176	@ 0xb0
 80097b4:	46bd      	mov	sp, r7
 80097b6:	bd80      	pop	{r7, pc}

080097b8 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80097b8:	b480      	push	{r7}
 80097ba:	b085      	sub	sp, #20
 80097bc:	af00      	add	r7, sp, #0
 80097be:	6078      	str	r0, [r7, #4]
 80097c0:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	785b      	ldrb	r3, [r3, #1]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d020      	beq.n	800980c <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80097ca:	687a      	ldr	r2, [r7, #4]
 80097cc:	683b      	ldr	r3, [r7, #0]
 80097ce:	781b      	ldrb	r3, [r3, #0]
 80097d0:	009b      	lsls	r3, r3, #2
 80097d2:	4413      	add	r3, r2
 80097d4:	881b      	ldrh	r3, [r3, #0]
 80097d6:	b29b      	uxth	r3, r3
 80097d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80097dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80097e0:	81bb      	strh	r3, [r7, #12]
 80097e2:	89bb      	ldrh	r3, [r7, #12]
 80097e4:	f083 0310 	eor.w	r3, r3, #16
 80097e8:	81bb      	strh	r3, [r7, #12]
 80097ea:	687a      	ldr	r2, [r7, #4]
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	781b      	ldrb	r3, [r3, #0]
 80097f0:	009b      	lsls	r3, r3, #2
 80097f2:	441a      	add	r2, r3
 80097f4:	89bb      	ldrh	r3, [r7, #12]
 80097f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80097fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80097fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009802:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009806:	b29b      	uxth	r3, r3
 8009808:	8013      	strh	r3, [r2, #0]
 800980a:	e01f      	b.n	800984c <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800980c:	687a      	ldr	r2, [r7, #4]
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	781b      	ldrb	r3, [r3, #0]
 8009812:	009b      	lsls	r3, r3, #2
 8009814:	4413      	add	r3, r2
 8009816:	881b      	ldrh	r3, [r3, #0]
 8009818:	b29b      	uxth	r3, r3
 800981a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800981e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009822:	81fb      	strh	r3, [r7, #14]
 8009824:	89fb      	ldrh	r3, [r7, #14]
 8009826:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800982a:	81fb      	strh	r3, [r7, #14]
 800982c:	687a      	ldr	r2, [r7, #4]
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	781b      	ldrb	r3, [r3, #0]
 8009832:	009b      	lsls	r3, r3, #2
 8009834:	441a      	add	r2, r3
 8009836:	89fb      	ldrh	r3, [r7, #14]
 8009838:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800983c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009840:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009844:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009848:	b29b      	uxth	r3, r3
 800984a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800984c:	2300      	movs	r3, #0
}
 800984e:	4618      	mov	r0, r3
 8009850:	3714      	adds	r7, #20
 8009852:	46bd      	mov	sp, r7
 8009854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009858:	4770      	bx	lr

0800985a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800985a:	b480      	push	{r7}
 800985c:	b087      	sub	sp, #28
 800985e:	af00      	add	r7, sp, #0
 8009860:	6078      	str	r0, [r7, #4]
 8009862:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	785b      	ldrb	r3, [r3, #1]
 8009868:	2b00      	cmp	r3, #0
 800986a:	d04c      	beq.n	8009906 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800986c:	687a      	ldr	r2, [r7, #4]
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	781b      	ldrb	r3, [r3, #0]
 8009872:	009b      	lsls	r3, r3, #2
 8009874:	4413      	add	r3, r2
 8009876:	881b      	ldrh	r3, [r3, #0]
 8009878:	823b      	strh	r3, [r7, #16]
 800987a:	8a3b      	ldrh	r3, [r7, #16]
 800987c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009880:	2b00      	cmp	r3, #0
 8009882:	d01b      	beq.n	80098bc <USB_EPClearStall+0x62>
 8009884:	687a      	ldr	r2, [r7, #4]
 8009886:	683b      	ldr	r3, [r7, #0]
 8009888:	781b      	ldrb	r3, [r3, #0]
 800988a:	009b      	lsls	r3, r3, #2
 800988c:	4413      	add	r3, r2
 800988e:	881b      	ldrh	r3, [r3, #0]
 8009890:	b29b      	uxth	r3, r3
 8009892:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009896:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800989a:	81fb      	strh	r3, [r7, #14]
 800989c:	687a      	ldr	r2, [r7, #4]
 800989e:	683b      	ldr	r3, [r7, #0]
 80098a0:	781b      	ldrb	r3, [r3, #0]
 80098a2:	009b      	lsls	r3, r3, #2
 80098a4:	441a      	add	r2, r3
 80098a6:	89fb      	ldrh	r3, [r7, #14]
 80098a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80098ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80098b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80098b4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80098b8:	b29b      	uxth	r3, r3
 80098ba:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 80098bc:	683b      	ldr	r3, [r7, #0]
 80098be:	78db      	ldrb	r3, [r3, #3]
 80098c0:	2b01      	cmp	r3, #1
 80098c2:	d06c      	beq.n	800999e <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80098c4:	687a      	ldr	r2, [r7, #4]
 80098c6:	683b      	ldr	r3, [r7, #0]
 80098c8:	781b      	ldrb	r3, [r3, #0]
 80098ca:	009b      	lsls	r3, r3, #2
 80098cc:	4413      	add	r3, r2
 80098ce:	881b      	ldrh	r3, [r3, #0]
 80098d0:	b29b      	uxth	r3, r3
 80098d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80098d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80098da:	81bb      	strh	r3, [r7, #12]
 80098dc:	89bb      	ldrh	r3, [r7, #12]
 80098de:	f083 0320 	eor.w	r3, r3, #32
 80098e2:	81bb      	strh	r3, [r7, #12]
 80098e4:	687a      	ldr	r2, [r7, #4]
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	781b      	ldrb	r3, [r3, #0]
 80098ea:	009b      	lsls	r3, r3, #2
 80098ec:	441a      	add	r2, r3
 80098ee:	89bb      	ldrh	r3, [r7, #12]
 80098f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80098f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80098f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80098fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009900:	b29b      	uxth	r3, r3
 8009902:	8013      	strh	r3, [r2, #0]
 8009904:	e04b      	b.n	800999e <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009906:	687a      	ldr	r2, [r7, #4]
 8009908:	683b      	ldr	r3, [r7, #0]
 800990a:	781b      	ldrb	r3, [r3, #0]
 800990c:	009b      	lsls	r3, r3, #2
 800990e:	4413      	add	r3, r2
 8009910:	881b      	ldrh	r3, [r3, #0]
 8009912:	82fb      	strh	r3, [r7, #22]
 8009914:	8afb      	ldrh	r3, [r7, #22]
 8009916:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800991a:	2b00      	cmp	r3, #0
 800991c:	d01b      	beq.n	8009956 <USB_EPClearStall+0xfc>
 800991e:	687a      	ldr	r2, [r7, #4]
 8009920:	683b      	ldr	r3, [r7, #0]
 8009922:	781b      	ldrb	r3, [r3, #0]
 8009924:	009b      	lsls	r3, r3, #2
 8009926:	4413      	add	r3, r2
 8009928:	881b      	ldrh	r3, [r3, #0]
 800992a:	b29b      	uxth	r3, r3
 800992c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009930:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009934:	82bb      	strh	r3, [r7, #20]
 8009936:	687a      	ldr	r2, [r7, #4]
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	781b      	ldrb	r3, [r3, #0]
 800993c:	009b      	lsls	r3, r3, #2
 800993e:	441a      	add	r2, r3
 8009940:	8abb      	ldrh	r3, [r7, #20]
 8009942:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009946:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800994a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800994e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009952:	b29b      	uxth	r3, r3
 8009954:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009956:	687a      	ldr	r2, [r7, #4]
 8009958:	683b      	ldr	r3, [r7, #0]
 800995a:	781b      	ldrb	r3, [r3, #0]
 800995c:	009b      	lsls	r3, r3, #2
 800995e:	4413      	add	r3, r2
 8009960:	881b      	ldrh	r3, [r3, #0]
 8009962:	b29b      	uxth	r3, r3
 8009964:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009968:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800996c:	827b      	strh	r3, [r7, #18]
 800996e:	8a7b      	ldrh	r3, [r7, #18]
 8009970:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009974:	827b      	strh	r3, [r7, #18]
 8009976:	8a7b      	ldrh	r3, [r7, #18]
 8009978:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800997c:	827b      	strh	r3, [r7, #18]
 800997e:	687a      	ldr	r2, [r7, #4]
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	781b      	ldrb	r3, [r3, #0]
 8009984:	009b      	lsls	r3, r3, #2
 8009986:	441a      	add	r2, r3
 8009988:	8a7b      	ldrh	r3, [r7, #18]
 800998a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800998e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009992:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009996:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800999a:	b29b      	uxth	r3, r3
 800999c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800999e:	2300      	movs	r3, #0
}
 80099a0:	4618      	mov	r0, r3
 80099a2:	371c      	adds	r7, #28
 80099a4:	46bd      	mov	sp, r7
 80099a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099aa:	4770      	bx	lr

080099ac <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80099ac:	b480      	push	{r7}
 80099ae:	b083      	sub	sp, #12
 80099b0:	af00      	add	r7, sp, #0
 80099b2:	6078      	str	r0, [r7, #4]
 80099b4:	460b      	mov	r3, r1
 80099b6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80099b8:	78fb      	ldrb	r3, [r7, #3]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d103      	bne.n	80099c6 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	2280      	movs	r2, #128	@ 0x80
 80099c2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80099c6:	2300      	movs	r3, #0
}
 80099c8:	4618      	mov	r0, r3
 80099ca:	370c      	adds	r7, #12
 80099cc:	46bd      	mov	sp, r7
 80099ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d2:	4770      	bx	lr

080099d4 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80099d4:	b480      	push	{r7}
 80099d6:	b083      	sub	sp, #12
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80099e2:	b29b      	uxth	r3, r3
 80099e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80099e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80099ec:	b29a      	uxth	r2, r3
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80099f4:	2300      	movs	r3, #0
}
 80099f6:	4618      	mov	r0, r3
 80099f8:	370c      	adds	r7, #12
 80099fa:	46bd      	mov	sp, r7
 80099fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a00:	4770      	bx	lr

08009a02 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8009a02:	b480      	push	{r7}
 8009a04:	b085      	sub	sp, #20
 8009a06:	af00      	add	r7, sp, #0
 8009a08:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009a10:	b29b      	uxth	r3, r3
 8009a12:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009a14:	68fb      	ldr	r3, [r7, #12]
}
 8009a16:	4618      	mov	r0, r3
 8009a18:	3714      	adds	r7, #20
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a20:	4770      	bx	lr

08009a22 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009a22:	b480      	push	{r7}
 8009a24:	b08b      	sub	sp, #44	@ 0x2c
 8009a26:	af00      	add	r7, sp, #0
 8009a28:	60f8      	str	r0, [r7, #12]
 8009a2a:	60b9      	str	r1, [r7, #8]
 8009a2c:	4611      	mov	r1, r2
 8009a2e:	461a      	mov	r2, r3
 8009a30:	460b      	mov	r3, r1
 8009a32:	80fb      	strh	r3, [r7, #6]
 8009a34:	4613      	mov	r3, r2
 8009a36:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8009a38:	88bb      	ldrh	r3, [r7, #4]
 8009a3a:	3301      	adds	r3, #1
 8009a3c:	085b      	lsrs	r3, r3, #1
 8009a3e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009a44:	68bb      	ldr	r3, [r7, #8]
 8009a46:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009a48:	88fa      	ldrh	r2, [r7, #6]
 8009a4a:	697b      	ldr	r3, [r7, #20]
 8009a4c:	4413      	add	r3, r2
 8009a4e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009a52:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009a54:	69bb      	ldr	r3, [r7, #24]
 8009a56:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a58:	e01c      	b.n	8009a94 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8009a5a:	69fb      	ldr	r3, [r7, #28]
 8009a5c:	781b      	ldrb	r3, [r3, #0]
 8009a5e:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8009a60:	69fb      	ldr	r3, [r7, #28]
 8009a62:	3301      	adds	r3, #1
 8009a64:	781b      	ldrb	r3, [r3, #0]
 8009a66:	b21b      	sxth	r3, r3
 8009a68:	021b      	lsls	r3, r3, #8
 8009a6a:	b21a      	sxth	r2, r3
 8009a6c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009a70:	4313      	orrs	r3, r2
 8009a72:	b21b      	sxth	r3, r3
 8009a74:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8009a76:	6a3b      	ldr	r3, [r7, #32]
 8009a78:	8a7a      	ldrh	r2, [r7, #18]
 8009a7a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8009a7c:	6a3b      	ldr	r3, [r7, #32]
 8009a7e:	3302      	adds	r3, #2
 8009a80:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8009a82:	69fb      	ldr	r3, [r7, #28]
 8009a84:	3301      	adds	r3, #1
 8009a86:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8009a88:	69fb      	ldr	r3, [r7, #28]
 8009a8a:	3301      	adds	r3, #1
 8009a8c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8009a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a90:	3b01      	subs	r3, #1
 8009a92:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d1df      	bne.n	8009a5a <USB_WritePMA+0x38>
  }
}
 8009a9a:	bf00      	nop
 8009a9c:	bf00      	nop
 8009a9e:	372c      	adds	r7, #44	@ 0x2c
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa6:	4770      	bx	lr

08009aa8 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009aa8:	b480      	push	{r7}
 8009aaa:	b08b      	sub	sp, #44	@ 0x2c
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	60f8      	str	r0, [r7, #12]
 8009ab0:	60b9      	str	r1, [r7, #8]
 8009ab2:	4611      	mov	r1, r2
 8009ab4:	461a      	mov	r2, r3
 8009ab6:	460b      	mov	r3, r1
 8009ab8:	80fb      	strh	r3, [r7, #6]
 8009aba:	4613      	mov	r3, r2
 8009abc:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8009abe:	88bb      	ldrh	r3, [r7, #4]
 8009ac0:	085b      	lsrs	r3, r3, #1
 8009ac2:	b29b      	uxth	r3, r3
 8009ac4:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009aca:	68bb      	ldr	r3, [r7, #8]
 8009acc:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009ace:	88fa      	ldrh	r2, [r7, #6]
 8009ad0:	697b      	ldr	r3, [r7, #20]
 8009ad2:	4413      	add	r3, r2
 8009ad4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009ad8:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009ada:	69bb      	ldr	r3, [r7, #24]
 8009adc:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ade:	e018      	b.n	8009b12 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8009ae0:	6a3b      	ldr	r3, [r7, #32]
 8009ae2:	881b      	ldrh	r3, [r3, #0]
 8009ae4:	b29b      	uxth	r3, r3
 8009ae6:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8009ae8:	6a3b      	ldr	r3, [r7, #32]
 8009aea:	3302      	adds	r3, #2
 8009aec:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009aee:	693b      	ldr	r3, [r7, #16]
 8009af0:	b2da      	uxtb	r2, r3
 8009af2:	69fb      	ldr	r3, [r7, #28]
 8009af4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009af6:	69fb      	ldr	r3, [r7, #28]
 8009af8:	3301      	adds	r3, #1
 8009afa:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8009afc:	693b      	ldr	r3, [r7, #16]
 8009afe:	0a1b      	lsrs	r3, r3, #8
 8009b00:	b2da      	uxtb	r2, r3
 8009b02:	69fb      	ldr	r3, [r7, #28]
 8009b04:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009b06:	69fb      	ldr	r3, [r7, #28]
 8009b08:	3301      	adds	r3, #1
 8009b0a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8009b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b0e:	3b01      	subs	r3, #1
 8009b10:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d1e3      	bne.n	8009ae0 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8009b18:	88bb      	ldrh	r3, [r7, #4]
 8009b1a:	f003 0301 	and.w	r3, r3, #1
 8009b1e:	b29b      	uxth	r3, r3
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d007      	beq.n	8009b34 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8009b24:	6a3b      	ldr	r3, [r7, #32]
 8009b26:	881b      	ldrh	r3, [r3, #0]
 8009b28:	b29b      	uxth	r3, r3
 8009b2a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009b2c:	693b      	ldr	r3, [r7, #16]
 8009b2e:	b2da      	uxtb	r2, r3
 8009b30:	69fb      	ldr	r3, [r7, #28]
 8009b32:	701a      	strb	r2, [r3, #0]
  }
}
 8009b34:	bf00      	nop
 8009b36:	372c      	adds	r7, #44	@ 0x2c
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3e:	4770      	bx	lr

08009b40 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 8009b40:	b580      	push	{r7, lr}
 8009b42:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 8009b44:	4907      	ldr	r1, [pc, #28]	@ (8009b64 <MX_FATFS_Init+0x24>)
 8009b46:	4808      	ldr	r0, [pc, #32]	@ (8009b68 <MX_FATFS_Init+0x28>)
 8009b48:	f001 fcf8 	bl	800b53c <FATFS_LinkDriver>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d002      	beq.n	8009b58 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 8009b52:	f04f 33ff 	mov.w	r3, #4294967295
 8009b56:	e003      	b.n	8009b60 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 8009b58:	4b04      	ldr	r3, [pc, #16]	@ (8009b6c <MX_FATFS_Init+0x2c>)
 8009b5a:	2201      	movs	r2, #1
 8009b5c:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 8009b5e:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 8009b60:	4618      	mov	r0, r3
 8009b62:	bd80      	pop	{r7, pc}
 8009b64:	200007a0 	.word	0x200007a0
 8009b68:	20000010 	.word	0x20000010
 8009b6c:	200007a4 	.word	0x200007a4

08009b70 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8009b70:	b580      	push	{r7, lr}
 8009b72:	b082      	sub	sp, #8
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	4603      	mov	r3, r0
 8009b78:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv); // ADDED
 8009b7a:	79fb      	ldrb	r3, [r7, #7]
 8009b7c:	4618      	mov	r0, r3
 8009b7e:	f7f7 fe2d 	bl	80017dc <USER_SPI_initialize>
 8009b82:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8009b84:	4618      	mov	r0, r3
 8009b86:	3708      	adds	r7, #8
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	bd80      	pop	{r7, pc}

08009b8c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b082      	sub	sp, #8
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	4603      	mov	r3, r0
 8009b94:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv); // ADDED
 8009b96:	79fb      	ldrb	r3, [r7, #7]
 8009b98:	4618      	mov	r0, r3
 8009b9a:	f7f7 ff09 	bl	80019b0 <USER_SPI_status>
 8009b9e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	3708      	adds	r7, #8
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	bd80      	pop	{r7, pc}

08009ba8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b084      	sub	sp, #16
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	60b9      	str	r1, [r7, #8]
 8009bb0:	607a      	str	r2, [r7, #4]
 8009bb2:	603b      	str	r3, [r7, #0]
 8009bb4:	4603      	mov	r3, r0
 8009bb6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count); // ADDED
 8009bb8:	7bf8      	ldrb	r0, [r7, #15]
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	687a      	ldr	r2, [r7, #4]
 8009bbe:	68b9      	ldr	r1, [r7, #8]
 8009bc0:	f7f7 ff0c 	bl	80019dc <USER_SPI_read>
 8009bc4:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	3710      	adds	r7, #16
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	bd80      	pop	{r7, pc}

08009bce <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8009bce:	b580      	push	{r7, lr}
 8009bd0:	b084      	sub	sp, #16
 8009bd2:	af00      	add	r7, sp, #0
 8009bd4:	60b9      	str	r1, [r7, #8]
 8009bd6:	607a      	str	r2, [r7, #4]
 8009bd8:	603b      	str	r3, [r7, #0]
 8009bda:	4603      	mov	r3, r0
 8009bdc:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return USER_SPI_write(pdrv, buff, sector, count); // ADDED
 8009bde:	7bf8      	ldrb	r0, [r7, #15]
 8009be0:	683b      	ldr	r3, [r7, #0]
 8009be2:	687a      	ldr	r2, [r7, #4]
 8009be4:	68b9      	ldr	r1, [r7, #8]
 8009be6:	f7f7 ff5f 	bl	8001aa8 <USER_SPI_write>
 8009bea:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8009bec:	4618      	mov	r0, r3
 8009bee:	3710      	adds	r7, #16
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	bd80      	pop	{r7, pc}

08009bf4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	b082      	sub	sp, #8
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	4603      	mov	r3, r0
 8009bfc:	603a      	str	r2, [r7, #0]
 8009bfe:	71fb      	strb	r3, [r7, #7]
 8009c00:	460b      	mov	r3, r1
 8009c02:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff); // ADDED
 8009c04:	79b9      	ldrb	r1, [r7, #6]
 8009c06:	79fb      	ldrb	r3, [r7, #7]
 8009c08:	683a      	ldr	r2, [r7, #0]
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	f7f7 ffc8 	bl	8001ba0 <USER_SPI_ioctl>
 8009c10:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8009c12:	4618      	mov	r0, r3
 8009c14:	3708      	adds	r7, #8
 8009c16:	46bd      	mov	sp, r7
 8009c18:	bd80      	pop	{r7, pc}

08009c1a <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009c1a:	b580      	push	{r7, lr}
 8009c1c:	b084      	sub	sp, #16
 8009c1e:	af00      	add	r7, sp, #0
 8009c20:	6078      	str	r0, [r7, #4]
 8009c22:	460b      	mov	r3, r1
 8009c24:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009c26:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8009c2a:	f002 f957 	bl	800bedc <USBD_static_malloc>
 8009c2e:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d105      	bne.n	8009c42 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	2200      	movs	r2, #0
 8009c3a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 8009c3e:	2302      	movs	r3, #2
 8009c40:	e066      	b.n	8009d10 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	68fa      	ldr	r2, [r7, #12]
 8009c46:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	7c1b      	ldrb	r3, [r3, #16]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d119      	bne.n	8009c86 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009c52:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009c56:	2202      	movs	r2, #2
 8009c58:	2181      	movs	r1, #129	@ 0x81
 8009c5a:	6878      	ldr	r0, [r7, #4]
 8009c5c:	f001 ffe5 	bl	800bc2a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2201      	movs	r2, #1
 8009c64:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009c66:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009c6a:	2202      	movs	r2, #2
 8009c6c:	2101      	movs	r1, #1
 8009c6e:	6878      	ldr	r0, [r7, #4]
 8009c70:	f001 ffdb 	bl	800bc2a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2201      	movs	r2, #1
 8009c78:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2210      	movs	r2, #16
 8009c80:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 8009c84:	e016      	b.n	8009cb4 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009c86:	2340      	movs	r3, #64	@ 0x40
 8009c88:	2202      	movs	r2, #2
 8009c8a:	2181      	movs	r1, #129	@ 0x81
 8009c8c:	6878      	ldr	r0, [r7, #4]
 8009c8e:	f001 ffcc 	bl	800bc2a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	2201      	movs	r2, #1
 8009c96:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009c98:	2340      	movs	r3, #64	@ 0x40
 8009c9a:	2202      	movs	r2, #2
 8009c9c:	2101      	movs	r1, #1
 8009c9e:	6878      	ldr	r0, [r7, #4]
 8009ca0:	f001 ffc3 	bl	800bc2a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	2201      	movs	r2, #1
 8009ca8:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2210      	movs	r2, #16
 8009cb0:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009cb4:	2308      	movs	r3, #8
 8009cb6:	2203      	movs	r2, #3
 8009cb8:	2182      	movs	r1, #130	@ 0x82
 8009cba:	6878      	ldr	r0, [r7, #4]
 8009cbc:	f001 ffb5 	bl	800bc2a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2201      	movs	r2, #1
 8009cc4:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	2200      	movs	r2, #0
 8009cde:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	7c1b      	ldrb	r3, [r3, #16]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d109      	bne.n	8009cfe <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009cf0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009cf4:	2101      	movs	r1, #1
 8009cf6:	6878      	ldr	r0, [r7, #4]
 8009cf8:	f002 f886 	bl	800be08 <USBD_LL_PrepareReceive>
 8009cfc:	e007      	b.n	8009d0e <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009d04:	2340      	movs	r3, #64	@ 0x40
 8009d06:	2101      	movs	r1, #1
 8009d08:	6878      	ldr	r0, [r7, #4]
 8009d0a:	f002 f87d 	bl	800be08 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009d0e:	2300      	movs	r3, #0
}
 8009d10:	4618      	mov	r0, r3
 8009d12:	3710      	adds	r7, #16
 8009d14:	46bd      	mov	sp, r7
 8009d16:	bd80      	pop	{r7, pc}

08009d18 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b082      	sub	sp, #8
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
 8009d20:	460b      	mov	r3, r1
 8009d22:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009d24:	2181      	movs	r1, #129	@ 0x81
 8009d26:	6878      	ldr	r0, [r7, #4]
 8009d28:	f001 ffa5 	bl	800bc76 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	2200      	movs	r2, #0
 8009d30:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009d32:	2101      	movs	r1, #1
 8009d34:	6878      	ldr	r0, [r7, #4]
 8009d36:	f001 ff9e 	bl	800bc76 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009d42:	2182      	movs	r1, #130	@ 0x82
 8009d44:	6878      	ldr	r0, [r7, #4]
 8009d46:	f001 ff96 	bl	800bc76 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	2200      	movs	r2, #0
 8009d56:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d00e      	beq.n	8009d82 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009d6a:	685b      	ldr	r3, [r3, #4]
 8009d6c:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009d74:	4618      	mov	r0, r3
 8009d76:	f002 f8bf 	bl	800bef8 <USBD_static_free>
    pdev->pClassData = NULL;
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009d82:	2300      	movs	r3, #0
}
 8009d84:	4618      	mov	r0, r3
 8009d86:	3708      	adds	r7, #8
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	bd80      	pop	{r7, pc}

08009d8c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b086      	sub	sp, #24
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	6078      	str	r0, [r7, #4]
 8009d94:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009d9c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009d9e:	2300      	movs	r3, #0
 8009da0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8009da2:	2300      	movs	r3, #0
 8009da4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009da6:	2300      	movs	r3, #0
 8009da8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009daa:	693b      	ldr	r3, [r7, #16]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d101      	bne.n	8009db4 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8009db0:	2303      	movs	r3, #3
 8009db2:	e0af      	b.n	8009f14 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009db4:	683b      	ldr	r3, [r7, #0]
 8009db6:	781b      	ldrb	r3, [r3, #0]
 8009db8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d03f      	beq.n	8009e40 <USBD_CDC_Setup+0xb4>
 8009dc0:	2b20      	cmp	r3, #32
 8009dc2:	f040 809f 	bne.w	8009f04 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	88db      	ldrh	r3, [r3, #6]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d02e      	beq.n	8009e2c <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8009dce:	683b      	ldr	r3, [r7, #0]
 8009dd0:	781b      	ldrb	r3, [r3, #0]
 8009dd2:	b25b      	sxtb	r3, r3
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	da16      	bge.n	8009e06 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009dde:	689b      	ldr	r3, [r3, #8]
 8009de0:	683a      	ldr	r2, [r7, #0]
 8009de2:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8009de4:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009de6:	683a      	ldr	r2, [r7, #0]
 8009de8:	88d2      	ldrh	r2, [r2, #6]
 8009dea:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	88db      	ldrh	r3, [r3, #6]
 8009df0:	2b07      	cmp	r3, #7
 8009df2:	bf28      	it	cs
 8009df4:	2307      	movcs	r3, #7
 8009df6:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009df8:	693b      	ldr	r3, [r7, #16]
 8009dfa:	89fa      	ldrh	r2, [r7, #14]
 8009dfc:	4619      	mov	r1, r3
 8009dfe:	6878      	ldr	r0, [r7, #4]
 8009e00:	f001 facf 	bl	800b3a2 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8009e04:	e085      	b.n	8009f12 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8009e06:	683b      	ldr	r3, [r7, #0]
 8009e08:	785a      	ldrb	r2, [r3, #1]
 8009e0a:	693b      	ldr	r3, [r7, #16]
 8009e0c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	88db      	ldrh	r3, [r3, #6]
 8009e14:	b2da      	uxtb	r2, r3
 8009e16:	693b      	ldr	r3, [r7, #16]
 8009e18:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8009e1c:	6939      	ldr	r1, [r7, #16]
 8009e1e:	683b      	ldr	r3, [r7, #0]
 8009e20:	88db      	ldrh	r3, [r3, #6]
 8009e22:	461a      	mov	r2, r3
 8009e24:	6878      	ldr	r0, [r7, #4]
 8009e26:	f001 fae8 	bl	800b3fa <USBD_CtlPrepareRx>
      break;
 8009e2a:	e072      	b.n	8009f12 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009e32:	689b      	ldr	r3, [r3, #8]
 8009e34:	683a      	ldr	r2, [r7, #0]
 8009e36:	7850      	ldrb	r0, [r2, #1]
 8009e38:	2200      	movs	r2, #0
 8009e3a:	6839      	ldr	r1, [r7, #0]
 8009e3c:	4798      	blx	r3
      break;
 8009e3e:	e068      	b.n	8009f12 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009e40:	683b      	ldr	r3, [r7, #0]
 8009e42:	785b      	ldrb	r3, [r3, #1]
 8009e44:	2b0b      	cmp	r3, #11
 8009e46:	d852      	bhi.n	8009eee <USBD_CDC_Setup+0x162>
 8009e48:	a201      	add	r2, pc, #4	@ (adr r2, 8009e50 <USBD_CDC_Setup+0xc4>)
 8009e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e4e:	bf00      	nop
 8009e50:	08009e81 	.word	0x08009e81
 8009e54:	08009efd 	.word	0x08009efd
 8009e58:	08009eef 	.word	0x08009eef
 8009e5c:	08009eef 	.word	0x08009eef
 8009e60:	08009eef 	.word	0x08009eef
 8009e64:	08009eef 	.word	0x08009eef
 8009e68:	08009eef 	.word	0x08009eef
 8009e6c:	08009eef 	.word	0x08009eef
 8009e70:	08009eef 	.word	0x08009eef
 8009e74:	08009eef 	.word	0x08009eef
 8009e78:	08009eab 	.word	0x08009eab
 8009e7c:	08009ed5 	.word	0x08009ed5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e86:	b2db      	uxtb	r3, r3
 8009e88:	2b03      	cmp	r3, #3
 8009e8a:	d107      	bne.n	8009e9c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009e8c:	f107 030a 	add.w	r3, r7, #10
 8009e90:	2202      	movs	r2, #2
 8009e92:	4619      	mov	r1, r3
 8009e94:	6878      	ldr	r0, [r7, #4]
 8009e96:	f001 fa84 	bl	800b3a2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009e9a:	e032      	b.n	8009f02 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8009e9c:	6839      	ldr	r1, [r7, #0]
 8009e9e:	6878      	ldr	r0, [r7, #4]
 8009ea0:	f001 fa0e 	bl	800b2c0 <USBD_CtlError>
            ret = USBD_FAIL;
 8009ea4:	2303      	movs	r3, #3
 8009ea6:	75fb      	strb	r3, [r7, #23]
          break;
 8009ea8:	e02b      	b.n	8009f02 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009eb0:	b2db      	uxtb	r3, r3
 8009eb2:	2b03      	cmp	r3, #3
 8009eb4:	d107      	bne.n	8009ec6 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009eb6:	f107 030d 	add.w	r3, r7, #13
 8009eba:	2201      	movs	r2, #1
 8009ebc:	4619      	mov	r1, r3
 8009ebe:	6878      	ldr	r0, [r7, #4]
 8009ec0:	f001 fa6f 	bl	800b3a2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009ec4:	e01d      	b.n	8009f02 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8009ec6:	6839      	ldr	r1, [r7, #0]
 8009ec8:	6878      	ldr	r0, [r7, #4]
 8009eca:	f001 f9f9 	bl	800b2c0 <USBD_CtlError>
            ret = USBD_FAIL;
 8009ece:	2303      	movs	r3, #3
 8009ed0:	75fb      	strb	r3, [r7, #23]
          break;
 8009ed2:	e016      	b.n	8009f02 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009eda:	b2db      	uxtb	r3, r3
 8009edc:	2b03      	cmp	r3, #3
 8009ede:	d00f      	beq.n	8009f00 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8009ee0:	6839      	ldr	r1, [r7, #0]
 8009ee2:	6878      	ldr	r0, [r7, #4]
 8009ee4:	f001 f9ec 	bl	800b2c0 <USBD_CtlError>
            ret = USBD_FAIL;
 8009ee8:	2303      	movs	r3, #3
 8009eea:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009eec:	e008      	b.n	8009f00 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009eee:	6839      	ldr	r1, [r7, #0]
 8009ef0:	6878      	ldr	r0, [r7, #4]
 8009ef2:	f001 f9e5 	bl	800b2c0 <USBD_CtlError>
          ret = USBD_FAIL;
 8009ef6:	2303      	movs	r3, #3
 8009ef8:	75fb      	strb	r3, [r7, #23]
          break;
 8009efa:	e002      	b.n	8009f02 <USBD_CDC_Setup+0x176>
          break;
 8009efc:	bf00      	nop
 8009efe:	e008      	b.n	8009f12 <USBD_CDC_Setup+0x186>
          break;
 8009f00:	bf00      	nop
      }
      break;
 8009f02:	e006      	b.n	8009f12 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8009f04:	6839      	ldr	r1, [r7, #0]
 8009f06:	6878      	ldr	r0, [r7, #4]
 8009f08:	f001 f9da 	bl	800b2c0 <USBD_CtlError>
      ret = USBD_FAIL;
 8009f0c:	2303      	movs	r3, #3
 8009f0e:	75fb      	strb	r3, [r7, #23]
      break;
 8009f10:	bf00      	nop
  }

  return (uint8_t)ret;
 8009f12:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f14:	4618      	mov	r0, r3
 8009f16:	3718      	adds	r7, #24
 8009f18:	46bd      	mov	sp, r7
 8009f1a:	bd80      	pop	{r7, pc}

08009f1c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b084      	sub	sp, #16
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
 8009f24:	460b      	mov	r3, r1
 8009f26:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009f2e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d101      	bne.n	8009f3e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009f3a:	2303      	movs	r3, #3
 8009f3c:	e04f      	b.n	8009fde <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009f44:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8009f46:	78fa      	ldrb	r2, [r7, #3]
 8009f48:	6879      	ldr	r1, [r7, #4]
 8009f4a:	4613      	mov	r3, r2
 8009f4c:	009b      	lsls	r3, r3, #2
 8009f4e:	4413      	add	r3, r2
 8009f50:	009b      	lsls	r3, r3, #2
 8009f52:	440b      	add	r3, r1
 8009f54:	3318      	adds	r3, #24
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d029      	beq.n	8009fb0 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8009f5c:	78fa      	ldrb	r2, [r7, #3]
 8009f5e:	6879      	ldr	r1, [r7, #4]
 8009f60:	4613      	mov	r3, r2
 8009f62:	009b      	lsls	r3, r3, #2
 8009f64:	4413      	add	r3, r2
 8009f66:	009b      	lsls	r3, r3, #2
 8009f68:	440b      	add	r3, r1
 8009f6a:	3318      	adds	r3, #24
 8009f6c:	681a      	ldr	r2, [r3, #0]
 8009f6e:	78f9      	ldrb	r1, [r7, #3]
 8009f70:	68f8      	ldr	r0, [r7, #12]
 8009f72:	460b      	mov	r3, r1
 8009f74:	009b      	lsls	r3, r3, #2
 8009f76:	440b      	add	r3, r1
 8009f78:	00db      	lsls	r3, r3, #3
 8009f7a:	4403      	add	r3, r0
 8009f7c:	3320      	adds	r3, #32
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	fbb2 f1f3 	udiv	r1, r2, r3
 8009f84:	fb01 f303 	mul.w	r3, r1, r3
 8009f88:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d110      	bne.n	8009fb0 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8009f8e:	78fa      	ldrb	r2, [r7, #3]
 8009f90:	6879      	ldr	r1, [r7, #4]
 8009f92:	4613      	mov	r3, r2
 8009f94:	009b      	lsls	r3, r3, #2
 8009f96:	4413      	add	r3, r2
 8009f98:	009b      	lsls	r3, r3, #2
 8009f9a:	440b      	add	r3, r1
 8009f9c:	3318      	adds	r3, #24
 8009f9e:	2200      	movs	r2, #0
 8009fa0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009fa2:	78f9      	ldrb	r1, [r7, #3]
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	2200      	movs	r2, #0
 8009fa8:	6878      	ldr	r0, [r7, #4]
 8009faa:	f001 ff0c 	bl	800bdc6 <USBD_LL_Transmit>
 8009fae:	e015      	b.n	8009fdc <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8009fb0:	68bb      	ldr	r3, [r7, #8]
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009fbe:	691b      	ldr	r3, [r3, #16]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d00b      	beq.n	8009fdc <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009fca:	691b      	ldr	r3, [r3, #16]
 8009fcc:	68ba      	ldr	r2, [r7, #8]
 8009fce:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8009fd2:	68ba      	ldr	r2, [r7, #8]
 8009fd4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8009fd8:	78fa      	ldrb	r2, [r7, #3]
 8009fda:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009fdc:	2300      	movs	r3, #0
}
 8009fde:	4618      	mov	r0, r3
 8009fe0:	3710      	adds	r7, #16
 8009fe2:	46bd      	mov	sp, r7
 8009fe4:	bd80      	pop	{r7, pc}

08009fe6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009fe6:	b580      	push	{r7, lr}
 8009fe8:	b084      	sub	sp, #16
 8009fea:	af00      	add	r7, sp, #0
 8009fec:	6078      	str	r0, [r7, #4]
 8009fee:	460b      	mov	r3, r1
 8009ff0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009ff8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a000:	2b00      	cmp	r3, #0
 800a002:	d101      	bne.n	800a008 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a004:	2303      	movs	r3, #3
 800a006:	e015      	b.n	800a034 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a008:	78fb      	ldrb	r3, [r7, #3]
 800a00a:	4619      	mov	r1, r3
 800a00c:	6878      	ldr	r0, [r7, #4]
 800a00e:	f001 ff1c 	bl	800be4a <USBD_LL_GetRxDataSize>
 800a012:	4602      	mov	r2, r0
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a020:	68db      	ldr	r3, [r3, #12]
 800a022:	68fa      	ldr	r2, [r7, #12]
 800a024:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a028:	68fa      	ldr	r2, [r7, #12]
 800a02a:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a02e:	4611      	mov	r1, r2
 800a030:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a032:	2300      	movs	r3, #0
}
 800a034:	4618      	mov	r0, r3
 800a036:	3710      	adds	r7, #16
 800a038:	46bd      	mov	sp, r7
 800a03a:	bd80      	pop	{r7, pc}

0800a03c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b084      	sub	sp, #16
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a04a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d101      	bne.n	800a056 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800a052:	2303      	movs	r3, #3
 800a054:	e01a      	b.n	800a08c <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d014      	beq.n	800a08a <USBD_CDC_EP0_RxReady+0x4e>
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a066:	2bff      	cmp	r3, #255	@ 0xff
 800a068:	d00f      	beq.n	800a08a <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a070:	689b      	ldr	r3, [r3, #8]
 800a072:	68fa      	ldr	r2, [r7, #12]
 800a074:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800a078:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a07a:	68fa      	ldr	r2, [r7, #12]
 800a07c:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a080:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	22ff      	movs	r2, #255	@ 0xff
 800a086:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800a08a:	2300      	movs	r3, #0
}
 800a08c:	4618      	mov	r0, r3
 800a08e:	3710      	adds	r7, #16
 800a090:	46bd      	mov	sp, r7
 800a092:	bd80      	pop	{r7, pc}

0800a094 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a094:	b480      	push	{r7}
 800a096:	b083      	sub	sp, #12
 800a098:	af00      	add	r7, sp, #0
 800a09a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2243      	movs	r2, #67	@ 0x43
 800a0a0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800a0a2:	4b03      	ldr	r3, [pc, #12]	@ (800a0b0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	370c      	adds	r7, #12
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ae:	4770      	bx	lr
 800a0b0:	200000ac 	.word	0x200000ac

0800a0b4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a0b4:	b480      	push	{r7}
 800a0b6:	b083      	sub	sp, #12
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	2243      	movs	r2, #67	@ 0x43
 800a0c0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800a0c2:	4b03      	ldr	r3, [pc, #12]	@ (800a0d0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	370c      	adds	r7, #12
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ce:	4770      	bx	lr
 800a0d0:	20000068 	.word	0x20000068

0800a0d4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a0d4:	b480      	push	{r7}
 800a0d6:	b083      	sub	sp, #12
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	2243      	movs	r2, #67	@ 0x43
 800a0e0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800a0e2:	4b03      	ldr	r3, [pc, #12]	@ (800a0f0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800a0e4:	4618      	mov	r0, r3
 800a0e6:	370c      	adds	r7, #12
 800a0e8:	46bd      	mov	sp, r7
 800a0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ee:	4770      	bx	lr
 800a0f0:	200000f0 	.word	0x200000f0

0800a0f4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a0f4:	b480      	push	{r7}
 800a0f6:	b083      	sub	sp, #12
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	220a      	movs	r2, #10
 800a100:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a102:	4b03      	ldr	r3, [pc, #12]	@ (800a110 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a104:	4618      	mov	r0, r3
 800a106:	370c      	adds	r7, #12
 800a108:	46bd      	mov	sp, r7
 800a10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10e:	4770      	bx	lr
 800a110:	20000024 	.word	0x20000024

0800a114 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a114:	b480      	push	{r7}
 800a116:	b083      	sub	sp, #12
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
 800a11c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a11e:	683b      	ldr	r3, [r7, #0]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d101      	bne.n	800a128 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a124:	2303      	movs	r3, #3
 800a126:	e004      	b.n	800a132 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	683a      	ldr	r2, [r7, #0]
 800a12c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800a130:	2300      	movs	r3, #0
}
 800a132:	4618      	mov	r0, r3
 800a134:	370c      	adds	r7, #12
 800a136:	46bd      	mov	sp, r7
 800a138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13c:	4770      	bx	lr

0800a13e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a13e:	b480      	push	{r7}
 800a140:	b087      	sub	sp, #28
 800a142:	af00      	add	r7, sp, #0
 800a144:	60f8      	str	r0, [r7, #12]
 800a146:	60b9      	str	r1, [r7, #8]
 800a148:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a150:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800a152:	697b      	ldr	r3, [r7, #20]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d101      	bne.n	800a15c <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800a158:	2303      	movs	r3, #3
 800a15a:	e008      	b.n	800a16e <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800a15c:	697b      	ldr	r3, [r7, #20]
 800a15e:	68ba      	ldr	r2, [r7, #8]
 800a160:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800a164:	697b      	ldr	r3, [r7, #20]
 800a166:	687a      	ldr	r2, [r7, #4]
 800a168:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800a16c:	2300      	movs	r3, #0
}
 800a16e:	4618      	mov	r0, r3
 800a170:	371c      	adds	r7, #28
 800a172:	46bd      	mov	sp, r7
 800a174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a178:	4770      	bx	lr

0800a17a <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a17a:	b480      	push	{r7}
 800a17c:	b085      	sub	sp, #20
 800a17e:	af00      	add	r7, sp, #0
 800a180:	6078      	str	r0, [r7, #4]
 800a182:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a18a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d101      	bne.n	800a196 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800a192:	2303      	movs	r3, #3
 800a194:	e004      	b.n	800a1a0 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	683a      	ldr	r2, [r7, #0]
 800a19a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800a19e:	2300      	movs	r3, #0
}
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	3714      	adds	r7, #20
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1aa:	4770      	bx	lr

0800a1ac <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b084      	sub	sp, #16
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a1ba:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800a1bc:	2301      	movs	r3, #1
 800a1be:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d101      	bne.n	800a1ce <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a1ca:	2303      	movs	r3, #3
 800a1cc:	e01a      	b.n	800a204 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800a1ce:	68bb      	ldr	r3, [r7, #8]
 800a1d0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d114      	bne.n	800a202 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a1d8:	68bb      	ldr	r3, [r7, #8]
 800a1da:	2201      	movs	r2, #1
 800a1dc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a1e0:	68bb      	ldr	r3, [r7, #8]
 800a1e2:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800a1ea:	68bb      	ldr	r3, [r7, #8]
 800a1ec:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800a1f0:	68bb      	ldr	r3, [r7, #8]
 800a1f2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800a1f6:	2181      	movs	r1, #129	@ 0x81
 800a1f8:	6878      	ldr	r0, [r7, #4]
 800a1fa:	f001 fde4 	bl	800bdc6 <USBD_LL_Transmit>

    ret = USBD_OK;
 800a1fe:	2300      	movs	r3, #0
 800a200:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800a202:	7bfb      	ldrb	r3, [r7, #15]
}
 800a204:	4618      	mov	r0, r3
 800a206:	3710      	adds	r7, #16
 800a208:	46bd      	mov	sp, r7
 800a20a:	bd80      	pop	{r7, pc}

0800a20c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a20c:	b580      	push	{r7, lr}
 800a20e:	b084      	sub	sp, #16
 800a210:	af00      	add	r7, sp, #0
 800a212:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a21a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a222:	2b00      	cmp	r3, #0
 800a224:	d101      	bne.n	800a22a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800a226:	2303      	movs	r3, #3
 800a228:	e016      	b.n	800a258 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	7c1b      	ldrb	r3, [r3, #16]
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d109      	bne.n	800a246 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a238:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a23c:	2101      	movs	r1, #1
 800a23e:	6878      	ldr	r0, [r7, #4]
 800a240:	f001 fde2 	bl	800be08 <USBD_LL_PrepareReceive>
 800a244:	e007      	b.n	800a256 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a24c:	2340      	movs	r3, #64	@ 0x40
 800a24e:	2101      	movs	r1, #1
 800a250:	6878      	ldr	r0, [r7, #4]
 800a252:	f001 fdd9 	bl	800be08 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a256:	2300      	movs	r3, #0
}
 800a258:	4618      	mov	r0, r3
 800a25a:	3710      	adds	r7, #16
 800a25c:	46bd      	mov	sp, r7
 800a25e:	bd80      	pop	{r7, pc}

0800a260 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b086      	sub	sp, #24
 800a264:	af00      	add	r7, sp, #0
 800a266:	60f8      	str	r0, [r7, #12]
 800a268:	60b9      	str	r1, [r7, #8]
 800a26a:	4613      	mov	r3, r2
 800a26c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	2b00      	cmp	r3, #0
 800a272:	d101      	bne.n	800a278 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a274:	2303      	movs	r3, #3
 800a276:	e01f      	b.n	800a2b8 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	2200      	movs	r2, #0
 800a27c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	2200      	movs	r2, #0
 800a284:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	2200      	movs	r2, #0
 800a28c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a290:	68bb      	ldr	r3, [r7, #8]
 800a292:	2b00      	cmp	r3, #0
 800a294:	d003      	beq.n	800a29e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	68ba      	ldr	r2, [r7, #8]
 800a29a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	2201      	movs	r2, #1
 800a2a2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	79fa      	ldrb	r2, [r7, #7]
 800a2aa:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a2ac:	68f8      	ldr	r0, [r7, #12]
 800a2ae:	f001 fc41 	bl	800bb34 <USBD_LL_Init>
 800a2b2:	4603      	mov	r3, r0
 800a2b4:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a2b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2b8:	4618      	mov	r0, r3
 800a2ba:	3718      	adds	r7, #24
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	bd80      	pop	{r7, pc}

0800a2c0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a2c0:	b580      	push	{r7, lr}
 800a2c2:	b084      	sub	sp, #16
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
 800a2c8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d101      	bne.n	800a2d8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800a2d4:	2303      	movs	r3, #3
 800a2d6:	e016      	b.n	800a306 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	683a      	ldr	r2, [r7, #0]
 800a2dc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a2e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d00b      	beq.n	800a304 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a2f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2f4:	f107 020e 	add.w	r2, r7, #14
 800a2f8:	4610      	mov	r0, r2
 800a2fa:	4798      	blx	r3
 800a2fc:	4602      	mov	r2, r0
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800a304:	2300      	movs	r3, #0
}
 800a306:	4618      	mov	r0, r3
 800a308:	3710      	adds	r7, #16
 800a30a:	46bd      	mov	sp, r7
 800a30c:	bd80      	pop	{r7, pc}

0800a30e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a30e:	b580      	push	{r7, lr}
 800a310:	b082      	sub	sp, #8
 800a312:	af00      	add	r7, sp, #0
 800a314:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a316:	6878      	ldr	r0, [r7, #4]
 800a318:	f001 fc6c 	bl	800bbf4 <USBD_LL_Start>
 800a31c:	4603      	mov	r3, r0
}
 800a31e:	4618      	mov	r0, r3
 800a320:	3708      	adds	r7, #8
 800a322:	46bd      	mov	sp, r7
 800a324:	bd80      	pop	{r7, pc}

0800a326 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a326:	b480      	push	{r7}
 800a328:	b083      	sub	sp, #12
 800a32a:	af00      	add	r7, sp, #0
 800a32c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a32e:	2300      	movs	r3, #0
}
 800a330:	4618      	mov	r0, r3
 800a332:	370c      	adds	r7, #12
 800a334:	46bd      	mov	sp, r7
 800a336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33a:	4770      	bx	lr

0800a33c <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b084      	sub	sp, #16
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
 800a344:	460b      	mov	r3, r1
 800a346:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a348:	2303      	movs	r3, #3
 800a34a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a352:	2b00      	cmp	r3, #0
 800a354:	d009      	beq.n	800a36a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	78fa      	ldrb	r2, [r7, #3]
 800a360:	4611      	mov	r1, r2
 800a362:	6878      	ldr	r0, [r7, #4]
 800a364:	4798      	blx	r3
 800a366:	4603      	mov	r3, r0
 800a368:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a36a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a36c:	4618      	mov	r0, r3
 800a36e:	3710      	adds	r7, #16
 800a370:	46bd      	mov	sp, r7
 800a372:	bd80      	pop	{r7, pc}

0800a374 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a374:	b580      	push	{r7, lr}
 800a376:	b082      	sub	sp, #8
 800a378:	af00      	add	r7, sp, #0
 800a37a:	6078      	str	r0, [r7, #4]
 800a37c:	460b      	mov	r3, r1
 800a37e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a386:	2b00      	cmp	r3, #0
 800a388:	d007      	beq.n	800a39a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a390:	685b      	ldr	r3, [r3, #4]
 800a392:	78fa      	ldrb	r2, [r7, #3]
 800a394:	4611      	mov	r1, r2
 800a396:	6878      	ldr	r0, [r7, #4]
 800a398:	4798      	blx	r3
  }

  return USBD_OK;
 800a39a:	2300      	movs	r3, #0
}
 800a39c:	4618      	mov	r0, r3
 800a39e:	3708      	adds	r7, #8
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	bd80      	pop	{r7, pc}

0800a3a4 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b084      	sub	sp, #16
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
 800a3ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a3b4:	6839      	ldr	r1, [r7, #0]
 800a3b6:	4618      	mov	r0, r3
 800a3b8:	f000 ff48 	bl	800b24c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	2201      	movs	r2, #1
 800a3c0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800a3ca:	461a      	mov	r2, r3
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a3d8:	f003 031f 	and.w	r3, r3, #31
 800a3dc:	2b02      	cmp	r3, #2
 800a3de:	d01a      	beq.n	800a416 <USBD_LL_SetupStage+0x72>
 800a3e0:	2b02      	cmp	r3, #2
 800a3e2:	d822      	bhi.n	800a42a <USBD_LL_SetupStage+0x86>
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d002      	beq.n	800a3ee <USBD_LL_SetupStage+0x4a>
 800a3e8:	2b01      	cmp	r3, #1
 800a3ea:	d00a      	beq.n	800a402 <USBD_LL_SetupStage+0x5e>
 800a3ec:	e01d      	b.n	800a42a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a3f4:	4619      	mov	r1, r3
 800a3f6:	6878      	ldr	r0, [r7, #4]
 800a3f8:	f000 f9f0 	bl	800a7dc <USBD_StdDevReq>
 800a3fc:	4603      	mov	r3, r0
 800a3fe:	73fb      	strb	r3, [r7, #15]
      break;
 800a400:	e020      	b.n	800a444 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a408:	4619      	mov	r1, r3
 800a40a:	6878      	ldr	r0, [r7, #4]
 800a40c:	f000 fa54 	bl	800a8b8 <USBD_StdItfReq>
 800a410:	4603      	mov	r3, r0
 800a412:	73fb      	strb	r3, [r7, #15]
      break;
 800a414:	e016      	b.n	800a444 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a41c:	4619      	mov	r1, r3
 800a41e:	6878      	ldr	r0, [r7, #4]
 800a420:	f000 fa93 	bl	800a94a <USBD_StdEPReq>
 800a424:	4603      	mov	r3, r0
 800a426:	73fb      	strb	r3, [r7, #15]
      break;
 800a428:	e00c      	b.n	800a444 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a430:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a434:	b2db      	uxtb	r3, r3
 800a436:	4619      	mov	r1, r3
 800a438:	6878      	ldr	r0, [r7, #4]
 800a43a:	f001 fc3b 	bl	800bcb4 <USBD_LL_StallEP>
 800a43e:	4603      	mov	r3, r0
 800a440:	73fb      	strb	r3, [r7, #15]
      break;
 800a442:	bf00      	nop
  }

  return ret;
 800a444:	7bfb      	ldrb	r3, [r7, #15]
}
 800a446:	4618      	mov	r0, r3
 800a448:	3710      	adds	r7, #16
 800a44a:	46bd      	mov	sp, r7
 800a44c:	bd80      	pop	{r7, pc}

0800a44e <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a44e:	b580      	push	{r7, lr}
 800a450:	b086      	sub	sp, #24
 800a452:	af00      	add	r7, sp, #0
 800a454:	60f8      	str	r0, [r7, #12]
 800a456:	460b      	mov	r3, r1
 800a458:	607a      	str	r2, [r7, #4]
 800a45a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a45c:	7afb      	ldrb	r3, [r7, #11]
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d138      	bne.n	800a4d4 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a468:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a470:	2b03      	cmp	r3, #3
 800a472:	d14a      	bne.n	800a50a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800a474:	693b      	ldr	r3, [r7, #16]
 800a476:	689a      	ldr	r2, [r3, #8]
 800a478:	693b      	ldr	r3, [r7, #16]
 800a47a:	68db      	ldr	r3, [r3, #12]
 800a47c:	429a      	cmp	r2, r3
 800a47e:	d913      	bls.n	800a4a8 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a480:	693b      	ldr	r3, [r7, #16]
 800a482:	689a      	ldr	r2, [r3, #8]
 800a484:	693b      	ldr	r3, [r7, #16]
 800a486:	68db      	ldr	r3, [r3, #12]
 800a488:	1ad2      	subs	r2, r2, r3
 800a48a:	693b      	ldr	r3, [r7, #16]
 800a48c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a48e:	693b      	ldr	r3, [r7, #16]
 800a490:	68da      	ldr	r2, [r3, #12]
 800a492:	693b      	ldr	r3, [r7, #16]
 800a494:	689b      	ldr	r3, [r3, #8]
 800a496:	4293      	cmp	r3, r2
 800a498:	bf28      	it	cs
 800a49a:	4613      	movcs	r3, r2
 800a49c:	461a      	mov	r2, r3
 800a49e:	6879      	ldr	r1, [r7, #4]
 800a4a0:	68f8      	ldr	r0, [r7, #12]
 800a4a2:	f000 ffc7 	bl	800b434 <USBD_CtlContinueRx>
 800a4a6:	e030      	b.n	800a50a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a4ae:	b2db      	uxtb	r3, r3
 800a4b0:	2b03      	cmp	r3, #3
 800a4b2:	d10b      	bne.n	800a4cc <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4ba:	691b      	ldr	r3, [r3, #16]
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d005      	beq.n	800a4cc <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4c6:	691b      	ldr	r3, [r3, #16]
 800a4c8:	68f8      	ldr	r0, [r7, #12]
 800a4ca:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a4cc:	68f8      	ldr	r0, [r7, #12]
 800a4ce:	f000 ffc2 	bl	800b456 <USBD_CtlSendStatus>
 800a4d2:	e01a      	b.n	800a50a <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a4da:	b2db      	uxtb	r3, r3
 800a4dc:	2b03      	cmp	r3, #3
 800a4de:	d114      	bne.n	800a50a <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4e6:	699b      	ldr	r3, [r3, #24]
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d00e      	beq.n	800a50a <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4f2:	699b      	ldr	r3, [r3, #24]
 800a4f4:	7afa      	ldrb	r2, [r7, #11]
 800a4f6:	4611      	mov	r1, r2
 800a4f8:	68f8      	ldr	r0, [r7, #12]
 800a4fa:	4798      	blx	r3
 800a4fc:	4603      	mov	r3, r0
 800a4fe:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800a500:	7dfb      	ldrb	r3, [r7, #23]
 800a502:	2b00      	cmp	r3, #0
 800a504:	d001      	beq.n	800a50a <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800a506:	7dfb      	ldrb	r3, [r7, #23]
 800a508:	e000      	b.n	800a50c <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800a50a:	2300      	movs	r3, #0
}
 800a50c:	4618      	mov	r0, r3
 800a50e:	3718      	adds	r7, #24
 800a510:	46bd      	mov	sp, r7
 800a512:	bd80      	pop	{r7, pc}

0800a514 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a514:	b580      	push	{r7, lr}
 800a516:	b086      	sub	sp, #24
 800a518:	af00      	add	r7, sp, #0
 800a51a:	60f8      	str	r0, [r7, #12]
 800a51c:	460b      	mov	r3, r1
 800a51e:	607a      	str	r2, [r7, #4]
 800a520:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a522:	7afb      	ldrb	r3, [r7, #11]
 800a524:	2b00      	cmp	r3, #0
 800a526:	d16b      	bne.n	800a600 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	3314      	adds	r3, #20
 800a52c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a534:	2b02      	cmp	r3, #2
 800a536:	d156      	bne.n	800a5e6 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800a538:	693b      	ldr	r3, [r7, #16]
 800a53a:	689a      	ldr	r2, [r3, #8]
 800a53c:	693b      	ldr	r3, [r7, #16]
 800a53e:	68db      	ldr	r3, [r3, #12]
 800a540:	429a      	cmp	r2, r3
 800a542:	d914      	bls.n	800a56e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a544:	693b      	ldr	r3, [r7, #16]
 800a546:	689a      	ldr	r2, [r3, #8]
 800a548:	693b      	ldr	r3, [r7, #16]
 800a54a:	68db      	ldr	r3, [r3, #12]
 800a54c:	1ad2      	subs	r2, r2, r3
 800a54e:	693b      	ldr	r3, [r7, #16]
 800a550:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a552:	693b      	ldr	r3, [r7, #16]
 800a554:	689b      	ldr	r3, [r3, #8]
 800a556:	461a      	mov	r2, r3
 800a558:	6879      	ldr	r1, [r7, #4]
 800a55a:	68f8      	ldr	r0, [r7, #12]
 800a55c:	f000 ff3c 	bl	800b3d8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a560:	2300      	movs	r3, #0
 800a562:	2200      	movs	r2, #0
 800a564:	2100      	movs	r1, #0
 800a566:	68f8      	ldr	r0, [r7, #12]
 800a568:	f001 fc4e 	bl	800be08 <USBD_LL_PrepareReceive>
 800a56c:	e03b      	b.n	800a5e6 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a56e:	693b      	ldr	r3, [r7, #16]
 800a570:	68da      	ldr	r2, [r3, #12]
 800a572:	693b      	ldr	r3, [r7, #16]
 800a574:	689b      	ldr	r3, [r3, #8]
 800a576:	429a      	cmp	r2, r3
 800a578:	d11c      	bne.n	800a5b4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a57a:	693b      	ldr	r3, [r7, #16]
 800a57c:	685a      	ldr	r2, [r3, #4]
 800a57e:	693b      	ldr	r3, [r7, #16]
 800a580:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a582:	429a      	cmp	r2, r3
 800a584:	d316      	bcc.n	800a5b4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a586:	693b      	ldr	r3, [r7, #16]
 800a588:	685a      	ldr	r2, [r3, #4]
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a590:	429a      	cmp	r2, r3
 800a592:	d20f      	bcs.n	800a5b4 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a594:	2200      	movs	r2, #0
 800a596:	2100      	movs	r1, #0
 800a598:	68f8      	ldr	r0, [r7, #12]
 800a59a:	f000 ff1d 	bl	800b3d8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	2200      	movs	r2, #0
 800a5aa:	2100      	movs	r1, #0
 800a5ac:	68f8      	ldr	r0, [r7, #12]
 800a5ae:	f001 fc2b 	bl	800be08 <USBD_LL_PrepareReceive>
 800a5b2:	e018      	b.n	800a5e6 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5ba:	b2db      	uxtb	r3, r3
 800a5bc:	2b03      	cmp	r3, #3
 800a5be:	d10b      	bne.n	800a5d8 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5c6:	68db      	ldr	r3, [r3, #12]
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d005      	beq.n	800a5d8 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5d2:	68db      	ldr	r3, [r3, #12]
 800a5d4:	68f8      	ldr	r0, [r7, #12]
 800a5d6:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a5d8:	2180      	movs	r1, #128	@ 0x80
 800a5da:	68f8      	ldr	r0, [r7, #12]
 800a5dc:	f001 fb6a 	bl	800bcb4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a5e0:	68f8      	ldr	r0, [r7, #12]
 800a5e2:	f000 ff4b 	bl	800b47c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a5ec:	2b01      	cmp	r3, #1
 800a5ee:	d122      	bne.n	800a636 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800a5f0:	68f8      	ldr	r0, [r7, #12]
 800a5f2:	f7ff fe98 	bl	800a326 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a5fe:	e01a      	b.n	800a636 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a606:	b2db      	uxtb	r3, r3
 800a608:	2b03      	cmp	r3, #3
 800a60a:	d114      	bne.n	800a636 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a612:	695b      	ldr	r3, [r3, #20]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d00e      	beq.n	800a636 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a61e:	695b      	ldr	r3, [r3, #20]
 800a620:	7afa      	ldrb	r2, [r7, #11]
 800a622:	4611      	mov	r1, r2
 800a624:	68f8      	ldr	r0, [r7, #12]
 800a626:	4798      	blx	r3
 800a628:	4603      	mov	r3, r0
 800a62a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800a62c:	7dfb      	ldrb	r3, [r7, #23]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d001      	beq.n	800a636 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800a632:	7dfb      	ldrb	r3, [r7, #23]
 800a634:	e000      	b.n	800a638 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800a636:	2300      	movs	r3, #0
}
 800a638:	4618      	mov	r0, r3
 800a63a:	3718      	adds	r7, #24
 800a63c:	46bd      	mov	sp, r7
 800a63e:	bd80      	pop	{r7, pc}

0800a640 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a640:	b580      	push	{r7, lr}
 800a642:	b082      	sub	sp, #8
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2201      	movs	r2, #1
 800a64c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	2200      	movs	r2, #0
 800a654:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	2200      	movs	r2, #0
 800a65c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	2200      	movs	r2, #0
 800a662:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d101      	bne.n	800a674 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800a670:	2303      	movs	r3, #3
 800a672:	e02f      	b.n	800a6d4 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d00f      	beq.n	800a69e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a684:	685b      	ldr	r3, [r3, #4]
 800a686:	2b00      	cmp	r3, #0
 800a688:	d009      	beq.n	800a69e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a690:	685b      	ldr	r3, [r3, #4]
 800a692:	687a      	ldr	r2, [r7, #4]
 800a694:	6852      	ldr	r2, [r2, #4]
 800a696:	b2d2      	uxtb	r2, r2
 800a698:	4611      	mov	r1, r2
 800a69a:	6878      	ldr	r0, [r7, #4]
 800a69c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a69e:	2340      	movs	r3, #64	@ 0x40
 800a6a0:	2200      	movs	r2, #0
 800a6a2:	2100      	movs	r1, #0
 800a6a4:	6878      	ldr	r0, [r7, #4]
 800a6a6:	f001 fac0 	bl	800bc2a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2201      	movs	r2, #1
 800a6ae:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	2240      	movs	r2, #64	@ 0x40
 800a6b6:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a6ba:	2340      	movs	r3, #64	@ 0x40
 800a6bc:	2200      	movs	r2, #0
 800a6be:	2180      	movs	r1, #128	@ 0x80
 800a6c0:	6878      	ldr	r0, [r7, #4]
 800a6c2:	f001 fab2 	bl	800bc2a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	2201      	movs	r2, #1
 800a6ca:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2240      	movs	r2, #64	@ 0x40
 800a6d0:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800a6d2:	2300      	movs	r3, #0
}
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	3708      	adds	r7, #8
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	bd80      	pop	{r7, pc}

0800a6dc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a6dc:	b480      	push	{r7}
 800a6de:	b083      	sub	sp, #12
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
 800a6e4:	460b      	mov	r3, r1
 800a6e6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	78fa      	ldrb	r2, [r7, #3]
 800a6ec:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a6ee:	2300      	movs	r3, #0
}
 800a6f0:	4618      	mov	r0, r3
 800a6f2:	370c      	adds	r7, #12
 800a6f4:	46bd      	mov	sp, r7
 800a6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fa:	4770      	bx	lr

0800a6fc <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a6fc:	b480      	push	{r7}
 800a6fe:	b083      	sub	sp, #12
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a70a:	b2da      	uxtb	r2, r3
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	2204      	movs	r2, #4
 800a716:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a71a:	2300      	movs	r3, #0
}
 800a71c:	4618      	mov	r0, r3
 800a71e:	370c      	adds	r7, #12
 800a720:	46bd      	mov	sp, r7
 800a722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a726:	4770      	bx	lr

0800a728 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a728:	b480      	push	{r7}
 800a72a:	b083      	sub	sp, #12
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a736:	b2db      	uxtb	r3, r3
 800a738:	2b04      	cmp	r3, #4
 800a73a:	d106      	bne.n	800a74a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a742:	b2da      	uxtb	r2, r3
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a74a:	2300      	movs	r3, #0
}
 800a74c:	4618      	mov	r0, r3
 800a74e:	370c      	adds	r7, #12
 800a750:	46bd      	mov	sp, r7
 800a752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a756:	4770      	bx	lr

0800a758 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	b082      	sub	sp, #8
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a766:	2b00      	cmp	r3, #0
 800a768:	d101      	bne.n	800a76e <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800a76a:	2303      	movs	r3, #3
 800a76c:	e012      	b.n	800a794 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a774:	b2db      	uxtb	r3, r3
 800a776:	2b03      	cmp	r3, #3
 800a778:	d10b      	bne.n	800a792 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a780:	69db      	ldr	r3, [r3, #28]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d005      	beq.n	800a792 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a78c:	69db      	ldr	r3, [r3, #28]
 800a78e:	6878      	ldr	r0, [r7, #4]
 800a790:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a792:	2300      	movs	r3, #0
}
 800a794:	4618      	mov	r0, r3
 800a796:	3708      	adds	r7, #8
 800a798:	46bd      	mov	sp, r7
 800a79a:	bd80      	pop	{r7, pc}

0800a79c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a79c:	b480      	push	{r7}
 800a79e:	b087      	sub	sp, #28
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a7a8:	697b      	ldr	r3, [r7, #20]
 800a7aa:	781b      	ldrb	r3, [r3, #0]
 800a7ac:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a7ae:	697b      	ldr	r3, [r7, #20]
 800a7b0:	3301      	adds	r3, #1
 800a7b2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a7b4:	697b      	ldr	r3, [r7, #20]
 800a7b6:	781b      	ldrb	r3, [r3, #0]
 800a7b8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a7ba:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800a7be:	021b      	lsls	r3, r3, #8
 800a7c0:	b21a      	sxth	r2, r3
 800a7c2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a7c6:	4313      	orrs	r3, r2
 800a7c8:	b21b      	sxth	r3, r3
 800a7ca:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a7cc:	89fb      	ldrh	r3, [r7, #14]
}
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	371c      	adds	r7, #28
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d8:	4770      	bx	lr
	...

0800a7dc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b084      	sub	sp, #16
 800a7e0:	af00      	add	r7, sp, #0
 800a7e2:	6078      	str	r0, [r7, #4]
 800a7e4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	781b      	ldrb	r3, [r3, #0]
 800a7ee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a7f2:	2b40      	cmp	r3, #64	@ 0x40
 800a7f4:	d005      	beq.n	800a802 <USBD_StdDevReq+0x26>
 800a7f6:	2b40      	cmp	r3, #64	@ 0x40
 800a7f8:	d853      	bhi.n	800a8a2 <USBD_StdDevReq+0xc6>
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d00b      	beq.n	800a816 <USBD_StdDevReq+0x3a>
 800a7fe:	2b20      	cmp	r3, #32
 800a800:	d14f      	bne.n	800a8a2 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a808:	689b      	ldr	r3, [r3, #8]
 800a80a:	6839      	ldr	r1, [r7, #0]
 800a80c:	6878      	ldr	r0, [r7, #4]
 800a80e:	4798      	blx	r3
 800a810:	4603      	mov	r3, r0
 800a812:	73fb      	strb	r3, [r7, #15]
      break;
 800a814:	e04a      	b.n	800a8ac <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a816:	683b      	ldr	r3, [r7, #0]
 800a818:	785b      	ldrb	r3, [r3, #1]
 800a81a:	2b09      	cmp	r3, #9
 800a81c:	d83b      	bhi.n	800a896 <USBD_StdDevReq+0xba>
 800a81e:	a201      	add	r2, pc, #4	@ (adr r2, 800a824 <USBD_StdDevReq+0x48>)
 800a820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a824:	0800a879 	.word	0x0800a879
 800a828:	0800a88d 	.word	0x0800a88d
 800a82c:	0800a897 	.word	0x0800a897
 800a830:	0800a883 	.word	0x0800a883
 800a834:	0800a897 	.word	0x0800a897
 800a838:	0800a857 	.word	0x0800a857
 800a83c:	0800a84d 	.word	0x0800a84d
 800a840:	0800a897 	.word	0x0800a897
 800a844:	0800a86f 	.word	0x0800a86f
 800a848:	0800a861 	.word	0x0800a861
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a84c:	6839      	ldr	r1, [r7, #0]
 800a84e:	6878      	ldr	r0, [r7, #4]
 800a850:	f000 f9de 	bl	800ac10 <USBD_GetDescriptor>
          break;
 800a854:	e024      	b.n	800a8a0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a856:	6839      	ldr	r1, [r7, #0]
 800a858:	6878      	ldr	r0, [r7, #4]
 800a85a:	f000 fb6d 	bl	800af38 <USBD_SetAddress>
          break;
 800a85e:	e01f      	b.n	800a8a0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a860:	6839      	ldr	r1, [r7, #0]
 800a862:	6878      	ldr	r0, [r7, #4]
 800a864:	f000 fbac 	bl	800afc0 <USBD_SetConfig>
 800a868:	4603      	mov	r3, r0
 800a86a:	73fb      	strb	r3, [r7, #15]
          break;
 800a86c:	e018      	b.n	800a8a0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a86e:	6839      	ldr	r1, [r7, #0]
 800a870:	6878      	ldr	r0, [r7, #4]
 800a872:	f000 fc4b 	bl	800b10c <USBD_GetConfig>
          break;
 800a876:	e013      	b.n	800a8a0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a878:	6839      	ldr	r1, [r7, #0]
 800a87a:	6878      	ldr	r0, [r7, #4]
 800a87c:	f000 fc7c 	bl	800b178 <USBD_GetStatus>
          break;
 800a880:	e00e      	b.n	800a8a0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a882:	6839      	ldr	r1, [r7, #0]
 800a884:	6878      	ldr	r0, [r7, #4]
 800a886:	f000 fcab 	bl	800b1e0 <USBD_SetFeature>
          break;
 800a88a:	e009      	b.n	800a8a0 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a88c:	6839      	ldr	r1, [r7, #0]
 800a88e:	6878      	ldr	r0, [r7, #4]
 800a890:	f000 fcba 	bl	800b208 <USBD_ClrFeature>
          break;
 800a894:	e004      	b.n	800a8a0 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800a896:	6839      	ldr	r1, [r7, #0]
 800a898:	6878      	ldr	r0, [r7, #4]
 800a89a:	f000 fd11 	bl	800b2c0 <USBD_CtlError>
          break;
 800a89e:	bf00      	nop
      }
      break;
 800a8a0:	e004      	b.n	800a8ac <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800a8a2:	6839      	ldr	r1, [r7, #0]
 800a8a4:	6878      	ldr	r0, [r7, #4]
 800a8a6:	f000 fd0b 	bl	800b2c0 <USBD_CtlError>
      break;
 800a8aa:	bf00      	nop
  }

  return ret;
 800a8ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	3710      	adds	r7, #16
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	bd80      	pop	{r7, pc}
 800a8b6:	bf00      	nop

0800a8b8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b084      	sub	sp, #16
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
 800a8c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a8c6:	683b      	ldr	r3, [r7, #0]
 800a8c8:	781b      	ldrb	r3, [r3, #0]
 800a8ca:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a8ce:	2b40      	cmp	r3, #64	@ 0x40
 800a8d0:	d005      	beq.n	800a8de <USBD_StdItfReq+0x26>
 800a8d2:	2b40      	cmp	r3, #64	@ 0x40
 800a8d4:	d82f      	bhi.n	800a936 <USBD_StdItfReq+0x7e>
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d001      	beq.n	800a8de <USBD_StdItfReq+0x26>
 800a8da:	2b20      	cmp	r3, #32
 800a8dc:	d12b      	bne.n	800a936 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a8e4:	b2db      	uxtb	r3, r3
 800a8e6:	3b01      	subs	r3, #1
 800a8e8:	2b02      	cmp	r3, #2
 800a8ea:	d81d      	bhi.n	800a928 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	889b      	ldrh	r3, [r3, #4]
 800a8f0:	b2db      	uxtb	r3, r3
 800a8f2:	2b01      	cmp	r3, #1
 800a8f4:	d813      	bhi.n	800a91e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a8fc:	689b      	ldr	r3, [r3, #8]
 800a8fe:	6839      	ldr	r1, [r7, #0]
 800a900:	6878      	ldr	r0, [r7, #4]
 800a902:	4798      	blx	r3
 800a904:	4603      	mov	r3, r0
 800a906:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a908:	683b      	ldr	r3, [r7, #0]
 800a90a:	88db      	ldrh	r3, [r3, #6]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d110      	bne.n	800a932 <USBD_StdItfReq+0x7a>
 800a910:	7bfb      	ldrb	r3, [r7, #15]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d10d      	bne.n	800a932 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a916:	6878      	ldr	r0, [r7, #4]
 800a918:	f000 fd9d 	bl	800b456 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a91c:	e009      	b.n	800a932 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800a91e:	6839      	ldr	r1, [r7, #0]
 800a920:	6878      	ldr	r0, [r7, #4]
 800a922:	f000 fccd 	bl	800b2c0 <USBD_CtlError>
          break;
 800a926:	e004      	b.n	800a932 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800a928:	6839      	ldr	r1, [r7, #0]
 800a92a:	6878      	ldr	r0, [r7, #4]
 800a92c:	f000 fcc8 	bl	800b2c0 <USBD_CtlError>
          break;
 800a930:	e000      	b.n	800a934 <USBD_StdItfReq+0x7c>
          break;
 800a932:	bf00      	nop
      }
      break;
 800a934:	e004      	b.n	800a940 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800a936:	6839      	ldr	r1, [r7, #0]
 800a938:	6878      	ldr	r0, [r7, #4]
 800a93a:	f000 fcc1 	bl	800b2c0 <USBD_CtlError>
      break;
 800a93e:	bf00      	nop
  }

  return ret;
 800a940:	7bfb      	ldrb	r3, [r7, #15]
}
 800a942:	4618      	mov	r0, r3
 800a944:	3710      	adds	r7, #16
 800a946:	46bd      	mov	sp, r7
 800a948:	bd80      	pop	{r7, pc}

0800a94a <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a94a:	b580      	push	{r7, lr}
 800a94c:	b084      	sub	sp, #16
 800a94e:	af00      	add	r7, sp, #0
 800a950:	6078      	str	r0, [r7, #4]
 800a952:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800a954:	2300      	movs	r3, #0
 800a956:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800a958:	683b      	ldr	r3, [r7, #0]
 800a95a:	889b      	ldrh	r3, [r3, #4]
 800a95c:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	781b      	ldrb	r3, [r3, #0]
 800a962:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a966:	2b40      	cmp	r3, #64	@ 0x40
 800a968:	d007      	beq.n	800a97a <USBD_StdEPReq+0x30>
 800a96a:	2b40      	cmp	r3, #64	@ 0x40
 800a96c:	f200 8145 	bhi.w	800abfa <USBD_StdEPReq+0x2b0>
 800a970:	2b00      	cmp	r3, #0
 800a972:	d00c      	beq.n	800a98e <USBD_StdEPReq+0x44>
 800a974:	2b20      	cmp	r3, #32
 800a976:	f040 8140 	bne.w	800abfa <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a980:	689b      	ldr	r3, [r3, #8]
 800a982:	6839      	ldr	r1, [r7, #0]
 800a984:	6878      	ldr	r0, [r7, #4]
 800a986:	4798      	blx	r3
 800a988:	4603      	mov	r3, r0
 800a98a:	73fb      	strb	r3, [r7, #15]
      break;
 800a98c:	e13a      	b.n	800ac04 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a98e:	683b      	ldr	r3, [r7, #0]
 800a990:	785b      	ldrb	r3, [r3, #1]
 800a992:	2b03      	cmp	r3, #3
 800a994:	d007      	beq.n	800a9a6 <USBD_StdEPReq+0x5c>
 800a996:	2b03      	cmp	r3, #3
 800a998:	f300 8129 	bgt.w	800abee <USBD_StdEPReq+0x2a4>
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d07f      	beq.n	800aaa0 <USBD_StdEPReq+0x156>
 800a9a0:	2b01      	cmp	r3, #1
 800a9a2:	d03c      	beq.n	800aa1e <USBD_StdEPReq+0xd4>
 800a9a4:	e123      	b.n	800abee <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a9ac:	b2db      	uxtb	r3, r3
 800a9ae:	2b02      	cmp	r3, #2
 800a9b0:	d002      	beq.n	800a9b8 <USBD_StdEPReq+0x6e>
 800a9b2:	2b03      	cmp	r3, #3
 800a9b4:	d016      	beq.n	800a9e4 <USBD_StdEPReq+0x9a>
 800a9b6:	e02c      	b.n	800aa12 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a9b8:	7bbb      	ldrb	r3, [r7, #14]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d00d      	beq.n	800a9da <USBD_StdEPReq+0x90>
 800a9be:	7bbb      	ldrb	r3, [r7, #14]
 800a9c0:	2b80      	cmp	r3, #128	@ 0x80
 800a9c2:	d00a      	beq.n	800a9da <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a9c4:	7bbb      	ldrb	r3, [r7, #14]
 800a9c6:	4619      	mov	r1, r3
 800a9c8:	6878      	ldr	r0, [r7, #4]
 800a9ca:	f001 f973 	bl	800bcb4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a9ce:	2180      	movs	r1, #128	@ 0x80
 800a9d0:	6878      	ldr	r0, [r7, #4]
 800a9d2:	f001 f96f 	bl	800bcb4 <USBD_LL_StallEP>
 800a9d6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a9d8:	e020      	b.n	800aa1c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800a9da:	6839      	ldr	r1, [r7, #0]
 800a9dc:	6878      	ldr	r0, [r7, #4]
 800a9de:	f000 fc6f 	bl	800b2c0 <USBD_CtlError>
              break;
 800a9e2:	e01b      	b.n	800aa1c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a9e4:	683b      	ldr	r3, [r7, #0]
 800a9e6:	885b      	ldrh	r3, [r3, #2]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d10e      	bne.n	800aa0a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a9ec:	7bbb      	ldrb	r3, [r7, #14]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d00b      	beq.n	800aa0a <USBD_StdEPReq+0xc0>
 800a9f2:	7bbb      	ldrb	r3, [r7, #14]
 800a9f4:	2b80      	cmp	r3, #128	@ 0x80
 800a9f6:	d008      	beq.n	800aa0a <USBD_StdEPReq+0xc0>
 800a9f8:	683b      	ldr	r3, [r7, #0]
 800a9fa:	88db      	ldrh	r3, [r3, #6]
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d104      	bne.n	800aa0a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800aa00:	7bbb      	ldrb	r3, [r7, #14]
 800aa02:	4619      	mov	r1, r3
 800aa04:	6878      	ldr	r0, [r7, #4]
 800aa06:	f001 f955 	bl	800bcb4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800aa0a:	6878      	ldr	r0, [r7, #4]
 800aa0c:	f000 fd23 	bl	800b456 <USBD_CtlSendStatus>

              break;
 800aa10:	e004      	b.n	800aa1c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800aa12:	6839      	ldr	r1, [r7, #0]
 800aa14:	6878      	ldr	r0, [r7, #4]
 800aa16:	f000 fc53 	bl	800b2c0 <USBD_CtlError>
              break;
 800aa1a:	bf00      	nop
          }
          break;
 800aa1c:	e0ec      	b.n	800abf8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aa24:	b2db      	uxtb	r3, r3
 800aa26:	2b02      	cmp	r3, #2
 800aa28:	d002      	beq.n	800aa30 <USBD_StdEPReq+0xe6>
 800aa2a:	2b03      	cmp	r3, #3
 800aa2c:	d016      	beq.n	800aa5c <USBD_StdEPReq+0x112>
 800aa2e:	e030      	b.n	800aa92 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aa30:	7bbb      	ldrb	r3, [r7, #14]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d00d      	beq.n	800aa52 <USBD_StdEPReq+0x108>
 800aa36:	7bbb      	ldrb	r3, [r7, #14]
 800aa38:	2b80      	cmp	r3, #128	@ 0x80
 800aa3a:	d00a      	beq.n	800aa52 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800aa3c:	7bbb      	ldrb	r3, [r7, #14]
 800aa3e:	4619      	mov	r1, r3
 800aa40:	6878      	ldr	r0, [r7, #4]
 800aa42:	f001 f937 	bl	800bcb4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800aa46:	2180      	movs	r1, #128	@ 0x80
 800aa48:	6878      	ldr	r0, [r7, #4]
 800aa4a:	f001 f933 	bl	800bcb4 <USBD_LL_StallEP>
 800aa4e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800aa50:	e025      	b.n	800aa9e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800aa52:	6839      	ldr	r1, [r7, #0]
 800aa54:	6878      	ldr	r0, [r7, #4]
 800aa56:	f000 fc33 	bl	800b2c0 <USBD_CtlError>
              break;
 800aa5a:	e020      	b.n	800aa9e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800aa5c:	683b      	ldr	r3, [r7, #0]
 800aa5e:	885b      	ldrh	r3, [r3, #2]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d11b      	bne.n	800aa9c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800aa64:	7bbb      	ldrb	r3, [r7, #14]
 800aa66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d004      	beq.n	800aa78 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800aa6e:	7bbb      	ldrb	r3, [r7, #14]
 800aa70:	4619      	mov	r1, r3
 800aa72:	6878      	ldr	r0, [r7, #4]
 800aa74:	f001 f93d 	bl	800bcf2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800aa78:	6878      	ldr	r0, [r7, #4]
 800aa7a:	f000 fcec 	bl	800b456 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa84:	689b      	ldr	r3, [r3, #8]
 800aa86:	6839      	ldr	r1, [r7, #0]
 800aa88:	6878      	ldr	r0, [r7, #4]
 800aa8a:	4798      	blx	r3
 800aa8c:	4603      	mov	r3, r0
 800aa8e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800aa90:	e004      	b.n	800aa9c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800aa92:	6839      	ldr	r1, [r7, #0]
 800aa94:	6878      	ldr	r0, [r7, #4]
 800aa96:	f000 fc13 	bl	800b2c0 <USBD_CtlError>
              break;
 800aa9a:	e000      	b.n	800aa9e <USBD_StdEPReq+0x154>
              break;
 800aa9c:	bf00      	nop
          }
          break;
 800aa9e:	e0ab      	b.n	800abf8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aaa6:	b2db      	uxtb	r3, r3
 800aaa8:	2b02      	cmp	r3, #2
 800aaaa:	d002      	beq.n	800aab2 <USBD_StdEPReq+0x168>
 800aaac:	2b03      	cmp	r3, #3
 800aaae:	d032      	beq.n	800ab16 <USBD_StdEPReq+0x1cc>
 800aab0:	e097      	b.n	800abe2 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aab2:	7bbb      	ldrb	r3, [r7, #14]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d007      	beq.n	800aac8 <USBD_StdEPReq+0x17e>
 800aab8:	7bbb      	ldrb	r3, [r7, #14]
 800aaba:	2b80      	cmp	r3, #128	@ 0x80
 800aabc:	d004      	beq.n	800aac8 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800aabe:	6839      	ldr	r1, [r7, #0]
 800aac0:	6878      	ldr	r0, [r7, #4]
 800aac2:	f000 fbfd 	bl	800b2c0 <USBD_CtlError>
                break;
 800aac6:	e091      	b.n	800abec <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aac8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	da0b      	bge.n	800aae8 <USBD_StdEPReq+0x19e>
 800aad0:	7bbb      	ldrb	r3, [r7, #14]
 800aad2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aad6:	4613      	mov	r3, r2
 800aad8:	009b      	lsls	r3, r3, #2
 800aada:	4413      	add	r3, r2
 800aadc:	009b      	lsls	r3, r3, #2
 800aade:	3310      	adds	r3, #16
 800aae0:	687a      	ldr	r2, [r7, #4]
 800aae2:	4413      	add	r3, r2
 800aae4:	3304      	adds	r3, #4
 800aae6:	e00b      	b.n	800ab00 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800aae8:	7bbb      	ldrb	r3, [r7, #14]
 800aaea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aaee:	4613      	mov	r3, r2
 800aaf0:	009b      	lsls	r3, r3, #2
 800aaf2:	4413      	add	r3, r2
 800aaf4:	009b      	lsls	r3, r3, #2
 800aaf6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800aafa:	687a      	ldr	r2, [r7, #4]
 800aafc:	4413      	add	r3, r2
 800aafe:	3304      	adds	r3, #4
 800ab00:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ab02:	68bb      	ldr	r3, [r7, #8]
 800ab04:	2200      	movs	r2, #0
 800ab06:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ab08:	68bb      	ldr	r3, [r7, #8]
 800ab0a:	2202      	movs	r2, #2
 800ab0c:	4619      	mov	r1, r3
 800ab0e:	6878      	ldr	r0, [r7, #4]
 800ab10:	f000 fc47 	bl	800b3a2 <USBD_CtlSendData>
              break;
 800ab14:	e06a      	b.n	800abec <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ab16:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	da11      	bge.n	800ab42 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ab1e:	7bbb      	ldrb	r3, [r7, #14]
 800ab20:	f003 020f 	and.w	r2, r3, #15
 800ab24:	6879      	ldr	r1, [r7, #4]
 800ab26:	4613      	mov	r3, r2
 800ab28:	009b      	lsls	r3, r3, #2
 800ab2a:	4413      	add	r3, r2
 800ab2c:	009b      	lsls	r3, r3, #2
 800ab2e:	440b      	add	r3, r1
 800ab30:	3324      	adds	r3, #36	@ 0x24
 800ab32:	881b      	ldrh	r3, [r3, #0]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d117      	bne.n	800ab68 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800ab38:	6839      	ldr	r1, [r7, #0]
 800ab3a:	6878      	ldr	r0, [r7, #4]
 800ab3c:	f000 fbc0 	bl	800b2c0 <USBD_CtlError>
                  break;
 800ab40:	e054      	b.n	800abec <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ab42:	7bbb      	ldrb	r3, [r7, #14]
 800ab44:	f003 020f 	and.w	r2, r3, #15
 800ab48:	6879      	ldr	r1, [r7, #4]
 800ab4a:	4613      	mov	r3, r2
 800ab4c:	009b      	lsls	r3, r3, #2
 800ab4e:	4413      	add	r3, r2
 800ab50:	009b      	lsls	r3, r3, #2
 800ab52:	440b      	add	r3, r1
 800ab54:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ab58:	881b      	ldrh	r3, [r3, #0]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d104      	bne.n	800ab68 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800ab5e:	6839      	ldr	r1, [r7, #0]
 800ab60:	6878      	ldr	r0, [r7, #4]
 800ab62:	f000 fbad 	bl	800b2c0 <USBD_CtlError>
                  break;
 800ab66:	e041      	b.n	800abec <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ab68:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	da0b      	bge.n	800ab88 <USBD_StdEPReq+0x23e>
 800ab70:	7bbb      	ldrb	r3, [r7, #14]
 800ab72:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ab76:	4613      	mov	r3, r2
 800ab78:	009b      	lsls	r3, r3, #2
 800ab7a:	4413      	add	r3, r2
 800ab7c:	009b      	lsls	r3, r3, #2
 800ab7e:	3310      	adds	r3, #16
 800ab80:	687a      	ldr	r2, [r7, #4]
 800ab82:	4413      	add	r3, r2
 800ab84:	3304      	adds	r3, #4
 800ab86:	e00b      	b.n	800aba0 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ab88:	7bbb      	ldrb	r3, [r7, #14]
 800ab8a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ab8e:	4613      	mov	r3, r2
 800ab90:	009b      	lsls	r3, r3, #2
 800ab92:	4413      	add	r3, r2
 800ab94:	009b      	lsls	r3, r3, #2
 800ab96:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ab9a:	687a      	ldr	r2, [r7, #4]
 800ab9c:	4413      	add	r3, r2
 800ab9e:	3304      	adds	r3, #4
 800aba0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800aba2:	7bbb      	ldrb	r3, [r7, #14]
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d002      	beq.n	800abae <USBD_StdEPReq+0x264>
 800aba8:	7bbb      	ldrb	r3, [r7, #14]
 800abaa:	2b80      	cmp	r3, #128	@ 0x80
 800abac:	d103      	bne.n	800abb6 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800abae:	68bb      	ldr	r3, [r7, #8]
 800abb0:	2200      	movs	r2, #0
 800abb2:	601a      	str	r2, [r3, #0]
 800abb4:	e00e      	b.n	800abd4 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800abb6:	7bbb      	ldrb	r3, [r7, #14]
 800abb8:	4619      	mov	r1, r3
 800abba:	6878      	ldr	r0, [r7, #4]
 800abbc:	f001 f8b8 	bl	800bd30 <USBD_LL_IsStallEP>
 800abc0:	4603      	mov	r3, r0
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d003      	beq.n	800abce <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800abc6:	68bb      	ldr	r3, [r7, #8]
 800abc8:	2201      	movs	r2, #1
 800abca:	601a      	str	r2, [r3, #0]
 800abcc:	e002      	b.n	800abd4 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800abce:	68bb      	ldr	r3, [r7, #8]
 800abd0:	2200      	movs	r2, #0
 800abd2:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800abd4:	68bb      	ldr	r3, [r7, #8]
 800abd6:	2202      	movs	r2, #2
 800abd8:	4619      	mov	r1, r3
 800abda:	6878      	ldr	r0, [r7, #4]
 800abdc:	f000 fbe1 	bl	800b3a2 <USBD_CtlSendData>
              break;
 800abe0:	e004      	b.n	800abec <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800abe2:	6839      	ldr	r1, [r7, #0]
 800abe4:	6878      	ldr	r0, [r7, #4]
 800abe6:	f000 fb6b 	bl	800b2c0 <USBD_CtlError>
              break;
 800abea:	bf00      	nop
          }
          break;
 800abec:	e004      	b.n	800abf8 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800abee:	6839      	ldr	r1, [r7, #0]
 800abf0:	6878      	ldr	r0, [r7, #4]
 800abf2:	f000 fb65 	bl	800b2c0 <USBD_CtlError>
          break;
 800abf6:	bf00      	nop
      }
      break;
 800abf8:	e004      	b.n	800ac04 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800abfa:	6839      	ldr	r1, [r7, #0]
 800abfc:	6878      	ldr	r0, [r7, #4]
 800abfe:	f000 fb5f 	bl	800b2c0 <USBD_CtlError>
      break;
 800ac02:	bf00      	nop
  }

  return ret;
 800ac04:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac06:	4618      	mov	r0, r3
 800ac08:	3710      	adds	r7, #16
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	bd80      	pop	{r7, pc}
	...

0800ac10 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac10:	b580      	push	{r7, lr}
 800ac12:	b084      	sub	sp, #16
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	6078      	str	r0, [r7, #4]
 800ac18:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ac1e:	2300      	movs	r3, #0
 800ac20:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ac22:	2300      	movs	r3, #0
 800ac24:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ac26:	683b      	ldr	r3, [r7, #0]
 800ac28:	885b      	ldrh	r3, [r3, #2]
 800ac2a:	0a1b      	lsrs	r3, r3, #8
 800ac2c:	b29b      	uxth	r3, r3
 800ac2e:	3b01      	subs	r3, #1
 800ac30:	2b0e      	cmp	r3, #14
 800ac32:	f200 8152 	bhi.w	800aeda <USBD_GetDescriptor+0x2ca>
 800ac36:	a201      	add	r2, pc, #4	@ (adr r2, 800ac3c <USBD_GetDescriptor+0x2c>)
 800ac38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac3c:	0800acad 	.word	0x0800acad
 800ac40:	0800acc5 	.word	0x0800acc5
 800ac44:	0800ad05 	.word	0x0800ad05
 800ac48:	0800aedb 	.word	0x0800aedb
 800ac4c:	0800aedb 	.word	0x0800aedb
 800ac50:	0800ae7b 	.word	0x0800ae7b
 800ac54:	0800aea7 	.word	0x0800aea7
 800ac58:	0800aedb 	.word	0x0800aedb
 800ac5c:	0800aedb 	.word	0x0800aedb
 800ac60:	0800aedb 	.word	0x0800aedb
 800ac64:	0800aedb 	.word	0x0800aedb
 800ac68:	0800aedb 	.word	0x0800aedb
 800ac6c:	0800aedb 	.word	0x0800aedb
 800ac70:	0800aedb 	.word	0x0800aedb
 800ac74:	0800ac79 	.word	0x0800ac79
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac7e:	69db      	ldr	r3, [r3, #28]
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d00b      	beq.n	800ac9c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac8a:	69db      	ldr	r3, [r3, #28]
 800ac8c:	687a      	ldr	r2, [r7, #4]
 800ac8e:	7c12      	ldrb	r2, [r2, #16]
 800ac90:	f107 0108 	add.w	r1, r7, #8
 800ac94:	4610      	mov	r0, r2
 800ac96:	4798      	blx	r3
 800ac98:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ac9a:	e126      	b.n	800aeea <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ac9c:	6839      	ldr	r1, [r7, #0]
 800ac9e:	6878      	ldr	r0, [r7, #4]
 800aca0:	f000 fb0e 	bl	800b2c0 <USBD_CtlError>
        err++;
 800aca4:	7afb      	ldrb	r3, [r7, #11]
 800aca6:	3301      	adds	r3, #1
 800aca8:	72fb      	strb	r3, [r7, #11]
      break;
 800acaa:	e11e      	b.n	800aeea <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	687a      	ldr	r2, [r7, #4]
 800acb6:	7c12      	ldrb	r2, [r2, #16]
 800acb8:	f107 0108 	add.w	r1, r7, #8
 800acbc:	4610      	mov	r0, r2
 800acbe:	4798      	blx	r3
 800acc0:	60f8      	str	r0, [r7, #12]
      break;
 800acc2:	e112      	b.n	800aeea <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	7c1b      	ldrb	r3, [r3, #16]
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d10d      	bne.n	800ace8 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800acd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acd4:	f107 0208 	add.w	r2, r7, #8
 800acd8:	4610      	mov	r0, r2
 800acda:	4798      	blx	r3
 800acdc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	3301      	adds	r3, #1
 800ace2:	2202      	movs	r2, #2
 800ace4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ace6:	e100      	b.n	800aeea <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800acee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acf0:	f107 0208 	add.w	r2, r7, #8
 800acf4:	4610      	mov	r0, r2
 800acf6:	4798      	blx	r3
 800acf8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	3301      	adds	r3, #1
 800acfe:	2202      	movs	r2, #2
 800ad00:	701a      	strb	r2, [r3, #0]
      break;
 800ad02:	e0f2      	b.n	800aeea <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	885b      	ldrh	r3, [r3, #2]
 800ad08:	b2db      	uxtb	r3, r3
 800ad0a:	2b05      	cmp	r3, #5
 800ad0c:	f200 80ac 	bhi.w	800ae68 <USBD_GetDescriptor+0x258>
 800ad10:	a201      	add	r2, pc, #4	@ (adr r2, 800ad18 <USBD_GetDescriptor+0x108>)
 800ad12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad16:	bf00      	nop
 800ad18:	0800ad31 	.word	0x0800ad31
 800ad1c:	0800ad65 	.word	0x0800ad65
 800ad20:	0800ad99 	.word	0x0800ad99
 800ad24:	0800adcd 	.word	0x0800adcd
 800ad28:	0800ae01 	.word	0x0800ae01
 800ad2c:	0800ae35 	.word	0x0800ae35
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad36:	685b      	ldr	r3, [r3, #4]
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d00b      	beq.n	800ad54 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad42:	685b      	ldr	r3, [r3, #4]
 800ad44:	687a      	ldr	r2, [r7, #4]
 800ad46:	7c12      	ldrb	r2, [r2, #16]
 800ad48:	f107 0108 	add.w	r1, r7, #8
 800ad4c:	4610      	mov	r0, r2
 800ad4e:	4798      	blx	r3
 800ad50:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ad52:	e091      	b.n	800ae78 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ad54:	6839      	ldr	r1, [r7, #0]
 800ad56:	6878      	ldr	r0, [r7, #4]
 800ad58:	f000 fab2 	bl	800b2c0 <USBD_CtlError>
            err++;
 800ad5c:	7afb      	ldrb	r3, [r7, #11]
 800ad5e:	3301      	adds	r3, #1
 800ad60:	72fb      	strb	r3, [r7, #11]
          break;
 800ad62:	e089      	b.n	800ae78 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad6a:	689b      	ldr	r3, [r3, #8]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d00b      	beq.n	800ad88 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad76:	689b      	ldr	r3, [r3, #8]
 800ad78:	687a      	ldr	r2, [r7, #4]
 800ad7a:	7c12      	ldrb	r2, [r2, #16]
 800ad7c:	f107 0108 	add.w	r1, r7, #8
 800ad80:	4610      	mov	r0, r2
 800ad82:	4798      	blx	r3
 800ad84:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ad86:	e077      	b.n	800ae78 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ad88:	6839      	ldr	r1, [r7, #0]
 800ad8a:	6878      	ldr	r0, [r7, #4]
 800ad8c:	f000 fa98 	bl	800b2c0 <USBD_CtlError>
            err++;
 800ad90:	7afb      	ldrb	r3, [r7, #11]
 800ad92:	3301      	adds	r3, #1
 800ad94:	72fb      	strb	r3, [r7, #11]
          break;
 800ad96:	e06f      	b.n	800ae78 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ad9e:	68db      	ldr	r3, [r3, #12]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d00b      	beq.n	800adbc <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800adaa:	68db      	ldr	r3, [r3, #12]
 800adac:	687a      	ldr	r2, [r7, #4]
 800adae:	7c12      	ldrb	r2, [r2, #16]
 800adb0:	f107 0108 	add.w	r1, r7, #8
 800adb4:	4610      	mov	r0, r2
 800adb6:	4798      	blx	r3
 800adb8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800adba:	e05d      	b.n	800ae78 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800adbc:	6839      	ldr	r1, [r7, #0]
 800adbe:	6878      	ldr	r0, [r7, #4]
 800adc0:	f000 fa7e 	bl	800b2c0 <USBD_CtlError>
            err++;
 800adc4:	7afb      	ldrb	r3, [r7, #11]
 800adc6:	3301      	adds	r3, #1
 800adc8:	72fb      	strb	r3, [r7, #11]
          break;
 800adca:	e055      	b.n	800ae78 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800add2:	691b      	ldr	r3, [r3, #16]
 800add4:	2b00      	cmp	r3, #0
 800add6:	d00b      	beq.n	800adf0 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800adde:	691b      	ldr	r3, [r3, #16]
 800ade0:	687a      	ldr	r2, [r7, #4]
 800ade2:	7c12      	ldrb	r2, [r2, #16]
 800ade4:	f107 0108 	add.w	r1, r7, #8
 800ade8:	4610      	mov	r0, r2
 800adea:	4798      	blx	r3
 800adec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800adee:	e043      	b.n	800ae78 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800adf0:	6839      	ldr	r1, [r7, #0]
 800adf2:	6878      	ldr	r0, [r7, #4]
 800adf4:	f000 fa64 	bl	800b2c0 <USBD_CtlError>
            err++;
 800adf8:	7afb      	ldrb	r3, [r7, #11]
 800adfa:	3301      	adds	r3, #1
 800adfc:	72fb      	strb	r3, [r7, #11]
          break;
 800adfe:	e03b      	b.n	800ae78 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae06:	695b      	ldr	r3, [r3, #20]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d00b      	beq.n	800ae24 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae12:	695b      	ldr	r3, [r3, #20]
 800ae14:	687a      	ldr	r2, [r7, #4]
 800ae16:	7c12      	ldrb	r2, [r2, #16]
 800ae18:	f107 0108 	add.w	r1, r7, #8
 800ae1c:	4610      	mov	r0, r2
 800ae1e:	4798      	blx	r3
 800ae20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae22:	e029      	b.n	800ae78 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ae24:	6839      	ldr	r1, [r7, #0]
 800ae26:	6878      	ldr	r0, [r7, #4]
 800ae28:	f000 fa4a 	bl	800b2c0 <USBD_CtlError>
            err++;
 800ae2c:	7afb      	ldrb	r3, [r7, #11]
 800ae2e:	3301      	adds	r3, #1
 800ae30:	72fb      	strb	r3, [r7, #11]
          break;
 800ae32:	e021      	b.n	800ae78 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae3a:	699b      	ldr	r3, [r3, #24]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d00b      	beq.n	800ae58 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ae46:	699b      	ldr	r3, [r3, #24]
 800ae48:	687a      	ldr	r2, [r7, #4]
 800ae4a:	7c12      	ldrb	r2, [r2, #16]
 800ae4c:	f107 0108 	add.w	r1, r7, #8
 800ae50:	4610      	mov	r0, r2
 800ae52:	4798      	blx	r3
 800ae54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae56:	e00f      	b.n	800ae78 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ae58:	6839      	ldr	r1, [r7, #0]
 800ae5a:	6878      	ldr	r0, [r7, #4]
 800ae5c:	f000 fa30 	bl	800b2c0 <USBD_CtlError>
            err++;
 800ae60:	7afb      	ldrb	r3, [r7, #11]
 800ae62:	3301      	adds	r3, #1
 800ae64:	72fb      	strb	r3, [r7, #11]
          break;
 800ae66:	e007      	b.n	800ae78 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800ae68:	6839      	ldr	r1, [r7, #0]
 800ae6a:	6878      	ldr	r0, [r7, #4]
 800ae6c:	f000 fa28 	bl	800b2c0 <USBD_CtlError>
          err++;
 800ae70:	7afb      	ldrb	r3, [r7, #11]
 800ae72:	3301      	adds	r3, #1
 800ae74:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800ae76:	bf00      	nop
      }
      break;
 800ae78:	e037      	b.n	800aeea <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	7c1b      	ldrb	r3, [r3, #16]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d109      	bne.n	800ae96 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ae88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae8a:	f107 0208 	add.w	r2, r7, #8
 800ae8e:	4610      	mov	r0, r2
 800ae90:	4798      	blx	r3
 800ae92:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ae94:	e029      	b.n	800aeea <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ae96:	6839      	ldr	r1, [r7, #0]
 800ae98:	6878      	ldr	r0, [r7, #4]
 800ae9a:	f000 fa11 	bl	800b2c0 <USBD_CtlError>
        err++;
 800ae9e:	7afb      	ldrb	r3, [r7, #11]
 800aea0:	3301      	adds	r3, #1
 800aea2:	72fb      	strb	r3, [r7, #11]
      break;
 800aea4:	e021      	b.n	800aeea <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	7c1b      	ldrb	r3, [r3, #16]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d10d      	bne.n	800aeca <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aeb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aeb6:	f107 0208 	add.w	r2, r7, #8
 800aeba:	4610      	mov	r0, r2
 800aebc:	4798      	blx	r3
 800aebe:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	3301      	adds	r3, #1
 800aec4:	2207      	movs	r2, #7
 800aec6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800aec8:	e00f      	b.n	800aeea <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800aeca:	6839      	ldr	r1, [r7, #0]
 800aecc:	6878      	ldr	r0, [r7, #4]
 800aece:	f000 f9f7 	bl	800b2c0 <USBD_CtlError>
        err++;
 800aed2:	7afb      	ldrb	r3, [r7, #11]
 800aed4:	3301      	adds	r3, #1
 800aed6:	72fb      	strb	r3, [r7, #11]
      break;
 800aed8:	e007      	b.n	800aeea <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800aeda:	6839      	ldr	r1, [r7, #0]
 800aedc:	6878      	ldr	r0, [r7, #4]
 800aede:	f000 f9ef 	bl	800b2c0 <USBD_CtlError>
      err++;
 800aee2:	7afb      	ldrb	r3, [r7, #11]
 800aee4:	3301      	adds	r3, #1
 800aee6:	72fb      	strb	r3, [r7, #11]
      break;
 800aee8:	bf00      	nop
  }

  if (err != 0U)
 800aeea:	7afb      	ldrb	r3, [r7, #11]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d11e      	bne.n	800af2e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800aef0:	683b      	ldr	r3, [r7, #0]
 800aef2:	88db      	ldrh	r3, [r3, #6]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d016      	beq.n	800af26 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800aef8:	893b      	ldrh	r3, [r7, #8]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d00e      	beq.n	800af1c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800aefe:	683b      	ldr	r3, [r7, #0]
 800af00:	88da      	ldrh	r2, [r3, #6]
 800af02:	893b      	ldrh	r3, [r7, #8]
 800af04:	4293      	cmp	r3, r2
 800af06:	bf28      	it	cs
 800af08:	4613      	movcs	r3, r2
 800af0a:	b29b      	uxth	r3, r3
 800af0c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800af0e:	893b      	ldrh	r3, [r7, #8]
 800af10:	461a      	mov	r2, r3
 800af12:	68f9      	ldr	r1, [r7, #12]
 800af14:	6878      	ldr	r0, [r7, #4]
 800af16:	f000 fa44 	bl	800b3a2 <USBD_CtlSendData>
 800af1a:	e009      	b.n	800af30 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800af1c:	6839      	ldr	r1, [r7, #0]
 800af1e:	6878      	ldr	r0, [r7, #4]
 800af20:	f000 f9ce 	bl	800b2c0 <USBD_CtlError>
 800af24:	e004      	b.n	800af30 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800af26:	6878      	ldr	r0, [r7, #4]
 800af28:	f000 fa95 	bl	800b456 <USBD_CtlSendStatus>
 800af2c:	e000      	b.n	800af30 <USBD_GetDescriptor+0x320>
    return;
 800af2e:	bf00      	nop
  }
}
 800af30:	3710      	adds	r7, #16
 800af32:	46bd      	mov	sp, r7
 800af34:	bd80      	pop	{r7, pc}
 800af36:	bf00      	nop

0800af38 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af38:	b580      	push	{r7, lr}
 800af3a:	b084      	sub	sp, #16
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
 800af40:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800af42:	683b      	ldr	r3, [r7, #0]
 800af44:	889b      	ldrh	r3, [r3, #4]
 800af46:	2b00      	cmp	r3, #0
 800af48:	d131      	bne.n	800afae <USBD_SetAddress+0x76>
 800af4a:	683b      	ldr	r3, [r7, #0]
 800af4c:	88db      	ldrh	r3, [r3, #6]
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d12d      	bne.n	800afae <USBD_SetAddress+0x76>
 800af52:	683b      	ldr	r3, [r7, #0]
 800af54:	885b      	ldrh	r3, [r3, #2]
 800af56:	2b7f      	cmp	r3, #127	@ 0x7f
 800af58:	d829      	bhi.n	800afae <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800af5a:	683b      	ldr	r3, [r7, #0]
 800af5c:	885b      	ldrh	r3, [r3, #2]
 800af5e:	b2db      	uxtb	r3, r3
 800af60:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800af64:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af6c:	b2db      	uxtb	r3, r3
 800af6e:	2b03      	cmp	r3, #3
 800af70:	d104      	bne.n	800af7c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800af72:	6839      	ldr	r1, [r7, #0]
 800af74:	6878      	ldr	r0, [r7, #4]
 800af76:	f000 f9a3 	bl	800b2c0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af7a:	e01d      	b.n	800afb8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	7bfa      	ldrb	r2, [r7, #15]
 800af80:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800af84:	7bfb      	ldrb	r3, [r7, #15]
 800af86:	4619      	mov	r1, r3
 800af88:	6878      	ldr	r0, [r7, #4]
 800af8a:	f000 fefd 	bl	800bd88 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800af8e:	6878      	ldr	r0, [r7, #4]
 800af90:	f000 fa61 	bl	800b456 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800af94:	7bfb      	ldrb	r3, [r7, #15]
 800af96:	2b00      	cmp	r3, #0
 800af98:	d004      	beq.n	800afa4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	2202      	movs	r2, #2
 800af9e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800afa2:	e009      	b.n	800afb8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2201      	movs	r2, #1
 800afa8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800afac:	e004      	b.n	800afb8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800afae:	6839      	ldr	r1, [r7, #0]
 800afb0:	6878      	ldr	r0, [r7, #4]
 800afb2:	f000 f985 	bl	800b2c0 <USBD_CtlError>
  }
}
 800afb6:	bf00      	nop
 800afb8:	bf00      	nop
 800afba:	3710      	adds	r7, #16
 800afbc:	46bd      	mov	sp, r7
 800afbe:	bd80      	pop	{r7, pc}

0800afc0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800afc0:	b580      	push	{r7, lr}
 800afc2:	b084      	sub	sp, #16
 800afc4:	af00      	add	r7, sp, #0
 800afc6:	6078      	str	r0, [r7, #4]
 800afc8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800afca:	2300      	movs	r3, #0
 800afcc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800afce:	683b      	ldr	r3, [r7, #0]
 800afd0:	885b      	ldrh	r3, [r3, #2]
 800afd2:	b2da      	uxtb	r2, r3
 800afd4:	4b4c      	ldr	r3, [pc, #304]	@ (800b108 <USBD_SetConfig+0x148>)
 800afd6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800afd8:	4b4b      	ldr	r3, [pc, #300]	@ (800b108 <USBD_SetConfig+0x148>)
 800afda:	781b      	ldrb	r3, [r3, #0]
 800afdc:	2b01      	cmp	r3, #1
 800afde:	d905      	bls.n	800afec <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800afe0:	6839      	ldr	r1, [r7, #0]
 800afe2:	6878      	ldr	r0, [r7, #4]
 800afe4:	f000 f96c 	bl	800b2c0 <USBD_CtlError>
    return USBD_FAIL;
 800afe8:	2303      	movs	r3, #3
 800afea:	e088      	b.n	800b0fe <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aff2:	b2db      	uxtb	r3, r3
 800aff4:	2b02      	cmp	r3, #2
 800aff6:	d002      	beq.n	800affe <USBD_SetConfig+0x3e>
 800aff8:	2b03      	cmp	r3, #3
 800affa:	d025      	beq.n	800b048 <USBD_SetConfig+0x88>
 800affc:	e071      	b.n	800b0e2 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800affe:	4b42      	ldr	r3, [pc, #264]	@ (800b108 <USBD_SetConfig+0x148>)
 800b000:	781b      	ldrb	r3, [r3, #0]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d01c      	beq.n	800b040 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800b006:	4b40      	ldr	r3, [pc, #256]	@ (800b108 <USBD_SetConfig+0x148>)
 800b008:	781b      	ldrb	r3, [r3, #0]
 800b00a:	461a      	mov	r2, r3
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b010:	4b3d      	ldr	r3, [pc, #244]	@ (800b108 <USBD_SetConfig+0x148>)
 800b012:	781b      	ldrb	r3, [r3, #0]
 800b014:	4619      	mov	r1, r3
 800b016:	6878      	ldr	r0, [r7, #4]
 800b018:	f7ff f990 	bl	800a33c <USBD_SetClassConfig>
 800b01c:	4603      	mov	r3, r0
 800b01e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b020:	7bfb      	ldrb	r3, [r7, #15]
 800b022:	2b00      	cmp	r3, #0
 800b024:	d004      	beq.n	800b030 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800b026:	6839      	ldr	r1, [r7, #0]
 800b028:	6878      	ldr	r0, [r7, #4]
 800b02a:	f000 f949 	bl	800b2c0 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b02e:	e065      	b.n	800b0fc <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800b030:	6878      	ldr	r0, [r7, #4]
 800b032:	f000 fa10 	bl	800b456 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	2203      	movs	r2, #3
 800b03a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b03e:	e05d      	b.n	800b0fc <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800b040:	6878      	ldr	r0, [r7, #4]
 800b042:	f000 fa08 	bl	800b456 <USBD_CtlSendStatus>
      break;
 800b046:	e059      	b.n	800b0fc <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b048:	4b2f      	ldr	r3, [pc, #188]	@ (800b108 <USBD_SetConfig+0x148>)
 800b04a:	781b      	ldrb	r3, [r3, #0]
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d112      	bne.n	800b076 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	2202      	movs	r2, #2
 800b054:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800b058:	4b2b      	ldr	r3, [pc, #172]	@ (800b108 <USBD_SetConfig+0x148>)
 800b05a:	781b      	ldrb	r3, [r3, #0]
 800b05c:	461a      	mov	r2, r3
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b062:	4b29      	ldr	r3, [pc, #164]	@ (800b108 <USBD_SetConfig+0x148>)
 800b064:	781b      	ldrb	r3, [r3, #0]
 800b066:	4619      	mov	r1, r3
 800b068:	6878      	ldr	r0, [r7, #4]
 800b06a:	f7ff f983 	bl	800a374 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b06e:	6878      	ldr	r0, [r7, #4]
 800b070:	f000 f9f1 	bl	800b456 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b074:	e042      	b.n	800b0fc <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800b076:	4b24      	ldr	r3, [pc, #144]	@ (800b108 <USBD_SetConfig+0x148>)
 800b078:	781b      	ldrb	r3, [r3, #0]
 800b07a:	461a      	mov	r2, r3
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	685b      	ldr	r3, [r3, #4]
 800b080:	429a      	cmp	r2, r3
 800b082:	d02a      	beq.n	800b0da <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	685b      	ldr	r3, [r3, #4]
 800b088:	b2db      	uxtb	r3, r3
 800b08a:	4619      	mov	r1, r3
 800b08c:	6878      	ldr	r0, [r7, #4]
 800b08e:	f7ff f971 	bl	800a374 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b092:	4b1d      	ldr	r3, [pc, #116]	@ (800b108 <USBD_SetConfig+0x148>)
 800b094:	781b      	ldrb	r3, [r3, #0]
 800b096:	461a      	mov	r2, r3
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b09c:	4b1a      	ldr	r3, [pc, #104]	@ (800b108 <USBD_SetConfig+0x148>)
 800b09e:	781b      	ldrb	r3, [r3, #0]
 800b0a0:	4619      	mov	r1, r3
 800b0a2:	6878      	ldr	r0, [r7, #4]
 800b0a4:	f7ff f94a 	bl	800a33c <USBD_SetClassConfig>
 800b0a8:	4603      	mov	r3, r0
 800b0aa:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b0ac:	7bfb      	ldrb	r3, [r7, #15]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d00f      	beq.n	800b0d2 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800b0b2:	6839      	ldr	r1, [r7, #0]
 800b0b4:	6878      	ldr	r0, [r7, #4]
 800b0b6:	f000 f903 	bl	800b2c0 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	685b      	ldr	r3, [r3, #4]
 800b0be:	b2db      	uxtb	r3, r3
 800b0c0:	4619      	mov	r1, r3
 800b0c2:	6878      	ldr	r0, [r7, #4]
 800b0c4:	f7ff f956 	bl	800a374 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	2202      	movs	r2, #2
 800b0cc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b0d0:	e014      	b.n	800b0fc <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800b0d2:	6878      	ldr	r0, [r7, #4]
 800b0d4:	f000 f9bf 	bl	800b456 <USBD_CtlSendStatus>
      break;
 800b0d8:	e010      	b.n	800b0fc <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800b0da:	6878      	ldr	r0, [r7, #4]
 800b0dc:	f000 f9bb 	bl	800b456 <USBD_CtlSendStatus>
      break;
 800b0e0:	e00c      	b.n	800b0fc <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800b0e2:	6839      	ldr	r1, [r7, #0]
 800b0e4:	6878      	ldr	r0, [r7, #4]
 800b0e6:	f000 f8eb 	bl	800b2c0 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b0ea:	4b07      	ldr	r3, [pc, #28]	@ (800b108 <USBD_SetConfig+0x148>)
 800b0ec:	781b      	ldrb	r3, [r3, #0]
 800b0ee:	4619      	mov	r1, r3
 800b0f0:	6878      	ldr	r0, [r7, #4]
 800b0f2:	f7ff f93f 	bl	800a374 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b0f6:	2303      	movs	r3, #3
 800b0f8:	73fb      	strb	r3, [r7, #15]
      break;
 800b0fa:	bf00      	nop
  }

  return ret;
 800b0fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0fe:	4618      	mov	r0, r3
 800b100:	3710      	adds	r7, #16
 800b102:	46bd      	mov	sp, r7
 800b104:	bd80      	pop	{r7, pc}
 800b106:	bf00      	nop
 800b108:	200007a5 	.word	0x200007a5

0800b10c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b10c:	b580      	push	{r7, lr}
 800b10e:	b082      	sub	sp, #8
 800b110:	af00      	add	r7, sp, #0
 800b112:	6078      	str	r0, [r7, #4]
 800b114:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b116:	683b      	ldr	r3, [r7, #0]
 800b118:	88db      	ldrh	r3, [r3, #6]
 800b11a:	2b01      	cmp	r3, #1
 800b11c:	d004      	beq.n	800b128 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b11e:	6839      	ldr	r1, [r7, #0]
 800b120:	6878      	ldr	r0, [r7, #4]
 800b122:	f000 f8cd 	bl	800b2c0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b126:	e023      	b.n	800b170 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b12e:	b2db      	uxtb	r3, r3
 800b130:	2b02      	cmp	r3, #2
 800b132:	dc02      	bgt.n	800b13a <USBD_GetConfig+0x2e>
 800b134:	2b00      	cmp	r3, #0
 800b136:	dc03      	bgt.n	800b140 <USBD_GetConfig+0x34>
 800b138:	e015      	b.n	800b166 <USBD_GetConfig+0x5a>
 800b13a:	2b03      	cmp	r3, #3
 800b13c:	d00b      	beq.n	800b156 <USBD_GetConfig+0x4a>
 800b13e:	e012      	b.n	800b166 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	2200      	movs	r2, #0
 800b144:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	3308      	adds	r3, #8
 800b14a:	2201      	movs	r2, #1
 800b14c:	4619      	mov	r1, r3
 800b14e:	6878      	ldr	r0, [r7, #4]
 800b150:	f000 f927 	bl	800b3a2 <USBD_CtlSendData>
        break;
 800b154:	e00c      	b.n	800b170 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	3304      	adds	r3, #4
 800b15a:	2201      	movs	r2, #1
 800b15c:	4619      	mov	r1, r3
 800b15e:	6878      	ldr	r0, [r7, #4]
 800b160:	f000 f91f 	bl	800b3a2 <USBD_CtlSendData>
        break;
 800b164:	e004      	b.n	800b170 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b166:	6839      	ldr	r1, [r7, #0]
 800b168:	6878      	ldr	r0, [r7, #4]
 800b16a:	f000 f8a9 	bl	800b2c0 <USBD_CtlError>
        break;
 800b16e:	bf00      	nop
}
 800b170:	bf00      	nop
 800b172:	3708      	adds	r7, #8
 800b174:	46bd      	mov	sp, r7
 800b176:	bd80      	pop	{r7, pc}

0800b178 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b178:	b580      	push	{r7, lr}
 800b17a:	b082      	sub	sp, #8
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	6078      	str	r0, [r7, #4]
 800b180:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b188:	b2db      	uxtb	r3, r3
 800b18a:	3b01      	subs	r3, #1
 800b18c:	2b02      	cmp	r3, #2
 800b18e:	d81e      	bhi.n	800b1ce <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b190:	683b      	ldr	r3, [r7, #0]
 800b192:	88db      	ldrh	r3, [r3, #6]
 800b194:	2b02      	cmp	r3, #2
 800b196:	d004      	beq.n	800b1a2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b198:	6839      	ldr	r1, [r7, #0]
 800b19a:	6878      	ldr	r0, [r7, #4]
 800b19c:	f000 f890 	bl	800b2c0 <USBD_CtlError>
        break;
 800b1a0:	e01a      	b.n	800b1d8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	2201      	movs	r2, #1
 800b1a6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d005      	beq.n	800b1be <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	68db      	ldr	r3, [r3, #12]
 800b1b6:	f043 0202 	orr.w	r2, r3, #2
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	330c      	adds	r3, #12
 800b1c2:	2202      	movs	r2, #2
 800b1c4:	4619      	mov	r1, r3
 800b1c6:	6878      	ldr	r0, [r7, #4]
 800b1c8:	f000 f8eb 	bl	800b3a2 <USBD_CtlSendData>
      break;
 800b1cc:	e004      	b.n	800b1d8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b1ce:	6839      	ldr	r1, [r7, #0]
 800b1d0:	6878      	ldr	r0, [r7, #4]
 800b1d2:	f000 f875 	bl	800b2c0 <USBD_CtlError>
      break;
 800b1d6:	bf00      	nop
  }
}
 800b1d8:	bf00      	nop
 800b1da:	3708      	adds	r7, #8
 800b1dc:	46bd      	mov	sp, r7
 800b1de:	bd80      	pop	{r7, pc}

0800b1e0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b1e0:	b580      	push	{r7, lr}
 800b1e2:	b082      	sub	sp, #8
 800b1e4:	af00      	add	r7, sp, #0
 800b1e6:	6078      	str	r0, [r7, #4]
 800b1e8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b1ea:	683b      	ldr	r3, [r7, #0]
 800b1ec:	885b      	ldrh	r3, [r3, #2]
 800b1ee:	2b01      	cmp	r3, #1
 800b1f0:	d106      	bne.n	800b200 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	2201      	movs	r2, #1
 800b1f6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b1fa:	6878      	ldr	r0, [r7, #4]
 800b1fc:	f000 f92b 	bl	800b456 <USBD_CtlSendStatus>
  }
}
 800b200:	bf00      	nop
 800b202:	3708      	adds	r7, #8
 800b204:	46bd      	mov	sp, r7
 800b206:	bd80      	pop	{r7, pc}

0800b208 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b208:	b580      	push	{r7, lr}
 800b20a:	b082      	sub	sp, #8
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	6078      	str	r0, [r7, #4]
 800b210:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b218:	b2db      	uxtb	r3, r3
 800b21a:	3b01      	subs	r3, #1
 800b21c:	2b02      	cmp	r3, #2
 800b21e:	d80b      	bhi.n	800b238 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b220:	683b      	ldr	r3, [r7, #0]
 800b222:	885b      	ldrh	r3, [r3, #2]
 800b224:	2b01      	cmp	r3, #1
 800b226:	d10c      	bne.n	800b242 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	2200      	movs	r2, #0
 800b22c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b230:	6878      	ldr	r0, [r7, #4]
 800b232:	f000 f910 	bl	800b456 <USBD_CtlSendStatus>
      }
      break;
 800b236:	e004      	b.n	800b242 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b238:	6839      	ldr	r1, [r7, #0]
 800b23a:	6878      	ldr	r0, [r7, #4]
 800b23c:	f000 f840 	bl	800b2c0 <USBD_CtlError>
      break;
 800b240:	e000      	b.n	800b244 <USBD_ClrFeature+0x3c>
      break;
 800b242:	bf00      	nop
  }
}
 800b244:	bf00      	nop
 800b246:	3708      	adds	r7, #8
 800b248:	46bd      	mov	sp, r7
 800b24a:	bd80      	pop	{r7, pc}

0800b24c <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b24c:	b580      	push	{r7, lr}
 800b24e:	b084      	sub	sp, #16
 800b250:	af00      	add	r7, sp, #0
 800b252:	6078      	str	r0, [r7, #4]
 800b254:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b256:	683b      	ldr	r3, [r7, #0]
 800b258:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	781a      	ldrb	r2, [r3, #0]
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	3301      	adds	r3, #1
 800b266:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	781a      	ldrb	r2, [r3, #0]
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	3301      	adds	r3, #1
 800b274:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b276:	68f8      	ldr	r0, [r7, #12]
 800b278:	f7ff fa90 	bl	800a79c <SWAPBYTE>
 800b27c:	4603      	mov	r3, r0
 800b27e:	461a      	mov	r2, r3
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	3301      	adds	r3, #1
 800b288:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	3301      	adds	r3, #1
 800b28e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b290:	68f8      	ldr	r0, [r7, #12]
 800b292:	f7ff fa83 	bl	800a79c <SWAPBYTE>
 800b296:	4603      	mov	r3, r0
 800b298:	461a      	mov	r2, r3
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	3301      	adds	r3, #1
 800b2a2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	3301      	adds	r3, #1
 800b2a8:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b2aa:	68f8      	ldr	r0, [r7, #12]
 800b2ac:	f7ff fa76 	bl	800a79c <SWAPBYTE>
 800b2b0:	4603      	mov	r3, r0
 800b2b2:	461a      	mov	r2, r3
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	80da      	strh	r2, [r3, #6]
}
 800b2b8:	bf00      	nop
 800b2ba:	3710      	adds	r7, #16
 800b2bc:	46bd      	mov	sp, r7
 800b2be:	bd80      	pop	{r7, pc}

0800b2c0 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b2c0:	b580      	push	{r7, lr}
 800b2c2:	b082      	sub	sp, #8
 800b2c4:	af00      	add	r7, sp, #0
 800b2c6:	6078      	str	r0, [r7, #4]
 800b2c8:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b2ca:	2180      	movs	r1, #128	@ 0x80
 800b2cc:	6878      	ldr	r0, [r7, #4]
 800b2ce:	f000 fcf1 	bl	800bcb4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b2d2:	2100      	movs	r1, #0
 800b2d4:	6878      	ldr	r0, [r7, #4]
 800b2d6:	f000 fced 	bl	800bcb4 <USBD_LL_StallEP>
}
 800b2da:	bf00      	nop
 800b2dc:	3708      	adds	r7, #8
 800b2de:	46bd      	mov	sp, r7
 800b2e0:	bd80      	pop	{r7, pc}

0800b2e2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b2e2:	b580      	push	{r7, lr}
 800b2e4:	b086      	sub	sp, #24
 800b2e6:	af00      	add	r7, sp, #0
 800b2e8:	60f8      	str	r0, [r7, #12]
 800b2ea:	60b9      	str	r1, [r7, #8]
 800b2ec:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d036      	beq.n	800b366 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b2fc:	6938      	ldr	r0, [r7, #16]
 800b2fe:	f000 f836 	bl	800b36e <USBD_GetLen>
 800b302:	4603      	mov	r3, r0
 800b304:	3301      	adds	r3, #1
 800b306:	b29b      	uxth	r3, r3
 800b308:	005b      	lsls	r3, r3, #1
 800b30a:	b29a      	uxth	r2, r3
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b310:	7dfb      	ldrb	r3, [r7, #23]
 800b312:	68ba      	ldr	r2, [r7, #8]
 800b314:	4413      	add	r3, r2
 800b316:	687a      	ldr	r2, [r7, #4]
 800b318:	7812      	ldrb	r2, [r2, #0]
 800b31a:	701a      	strb	r2, [r3, #0]
  idx++;
 800b31c:	7dfb      	ldrb	r3, [r7, #23]
 800b31e:	3301      	adds	r3, #1
 800b320:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b322:	7dfb      	ldrb	r3, [r7, #23]
 800b324:	68ba      	ldr	r2, [r7, #8]
 800b326:	4413      	add	r3, r2
 800b328:	2203      	movs	r2, #3
 800b32a:	701a      	strb	r2, [r3, #0]
  idx++;
 800b32c:	7dfb      	ldrb	r3, [r7, #23]
 800b32e:	3301      	adds	r3, #1
 800b330:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b332:	e013      	b.n	800b35c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800b334:	7dfb      	ldrb	r3, [r7, #23]
 800b336:	68ba      	ldr	r2, [r7, #8]
 800b338:	4413      	add	r3, r2
 800b33a:	693a      	ldr	r2, [r7, #16]
 800b33c:	7812      	ldrb	r2, [r2, #0]
 800b33e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b340:	693b      	ldr	r3, [r7, #16]
 800b342:	3301      	adds	r3, #1
 800b344:	613b      	str	r3, [r7, #16]
    idx++;
 800b346:	7dfb      	ldrb	r3, [r7, #23]
 800b348:	3301      	adds	r3, #1
 800b34a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b34c:	7dfb      	ldrb	r3, [r7, #23]
 800b34e:	68ba      	ldr	r2, [r7, #8]
 800b350:	4413      	add	r3, r2
 800b352:	2200      	movs	r2, #0
 800b354:	701a      	strb	r2, [r3, #0]
    idx++;
 800b356:	7dfb      	ldrb	r3, [r7, #23]
 800b358:	3301      	adds	r3, #1
 800b35a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b35c:	693b      	ldr	r3, [r7, #16]
 800b35e:	781b      	ldrb	r3, [r3, #0]
 800b360:	2b00      	cmp	r3, #0
 800b362:	d1e7      	bne.n	800b334 <USBD_GetString+0x52>
 800b364:	e000      	b.n	800b368 <USBD_GetString+0x86>
    return;
 800b366:	bf00      	nop
  }
}
 800b368:	3718      	adds	r7, #24
 800b36a:	46bd      	mov	sp, r7
 800b36c:	bd80      	pop	{r7, pc}

0800b36e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b36e:	b480      	push	{r7}
 800b370:	b085      	sub	sp, #20
 800b372:	af00      	add	r7, sp, #0
 800b374:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b376:	2300      	movs	r3, #0
 800b378:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b37e:	e005      	b.n	800b38c <USBD_GetLen+0x1e>
  {
    len++;
 800b380:	7bfb      	ldrb	r3, [r7, #15]
 800b382:	3301      	adds	r3, #1
 800b384:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b386:	68bb      	ldr	r3, [r7, #8]
 800b388:	3301      	adds	r3, #1
 800b38a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b38c:	68bb      	ldr	r3, [r7, #8]
 800b38e:	781b      	ldrb	r3, [r3, #0]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d1f5      	bne.n	800b380 <USBD_GetLen+0x12>
  }

  return len;
 800b394:	7bfb      	ldrb	r3, [r7, #15]
}
 800b396:	4618      	mov	r0, r3
 800b398:	3714      	adds	r7, #20
 800b39a:	46bd      	mov	sp, r7
 800b39c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a0:	4770      	bx	lr

0800b3a2 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b3a2:	b580      	push	{r7, lr}
 800b3a4:	b084      	sub	sp, #16
 800b3a6:	af00      	add	r7, sp, #0
 800b3a8:	60f8      	str	r0, [r7, #12]
 800b3aa:	60b9      	str	r1, [r7, #8]
 800b3ac:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	2202      	movs	r2, #2
 800b3b2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	687a      	ldr	r2, [r7, #4]
 800b3ba:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	687a      	ldr	r2, [r7, #4]
 800b3c0:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	68ba      	ldr	r2, [r7, #8]
 800b3c6:	2100      	movs	r1, #0
 800b3c8:	68f8      	ldr	r0, [r7, #12]
 800b3ca:	f000 fcfc 	bl	800bdc6 <USBD_LL_Transmit>

  return USBD_OK;
 800b3ce:	2300      	movs	r3, #0
}
 800b3d0:	4618      	mov	r0, r3
 800b3d2:	3710      	adds	r7, #16
 800b3d4:	46bd      	mov	sp, r7
 800b3d6:	bd80      	pop	{r7, pc}

0800b3d8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b3d8:	b580      	push	{r7, lr}
 800b3da:	b084      	sub	sp, #16
 800b3dc:	af00      	add	r7, sp, #0
 800b3de:	60f8      	str	r0, [r7, #12]
 800b3e0:	60b9      	str	r1, [r7, #8]
 800b3e2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	68ba      	ldr	r2, [r7, #8]
 800b3e8:	2100      	movs	r1, #0
 800b3ea:	68f8      	ldr	r0, [r7, #12]
 800b3ec:	f000 fceb 	bl	800bdc6 <USBD_LL_Transmit>

  return USBD_OK;
 800b3f0:	2300      	movs	r3, #0
}
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	3710      	adds	r7, #16
 800b3f6:	46bd      	mov	sp, r7
 800b3f8:	bd80      	pop	{r7, pc}

0800b3fa <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b3fa:	b580      	push	{r7, lr}
 800b3fc:	b084      	sub	sp, #16
 800b3fe:	af00      	add	r7, sp, #0
 800b400:	60f8      	str	r0, [r7, #12]
 800b402:	60b9      	str	r1, [r7, #8]
 800b404:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	2203      	movs	r2, #3
 800b40a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	687a      	ldr	r2, [r7, #4]
 800b412:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	687a      	ldr	r2, [r7, #4]
 800b41a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	68ba      	ldr	r2, [r7, #8]
 800b422:	2100      	movs	r1, #0
 800b424:	68f8      	ldr	r0, [r7, #12]
 800b426:	f000 fcef 	bl	800be08 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b42a:	2300      	movs	r3, #0
}
 800b42c:	4618      	mov	r0, r3
 800b42e:	3710      	adds	r7, #16
 800b430:	46bd      	mov	sp, r7
 800b432:	bd80      	pop	{r7, pc}

0800b434 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b434:	b580      	push	{r7, lr}
 800b436:	b084      	sub	sp, #16
 800b438:	af00      	add	r7, sp, #0
 800b43a:	60f8      	str	r0, [r7, #12]
 800b43c:	60b9      	str	r1, [r7, #8]
 800b43e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	68ba      	ldr	r2, [r7, #8]
 800b444:	2100      	movs	r1, #0
 800b446:	68f8      	ldr	r0, [r7, #12]
 800b448:	f000 fcde 	bl	800be08 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b44c:	2300      	movs	r3, #0
}
 800b44e:	4618      	mov	r0, r3
 800b450:	3710      	adds	r7, #16
 800b452:	46bd      	mov	sp, r7
 800b454:	bd80      	pop	{r7, pc}

0800b456 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b456:	b580      	push	{r7, lr}
 800b458:	b082      	sub	sp, #8
 800b45a:	af00      	add	r7, sp, #0
 800b45c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	2204      	movs	r2, #4
 800b462:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b466:	2300      	movs	r3, #0
 800b468:	2200      	movs	r2, #0
 800b46a:	2100      	movs	r1, #0
 800b46c:	6878      	ldr	r0, [r7, #4]
 800b46e:	f000 fcaa 	bl	800bdc6 <USBD_LL_Transmit>

  return USBD_OK;
 800b472:	2300      	movs	r3, #0
}
 800b474:	4618      	mov	r0, r3
 800b476:	3708      	adds	r7, #8
 800b478:	46bd      	mov	sp, r7
 800b47a:	bd80      	pop	{r7, pc}

0800b47c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b47c:	b580      	push	{r7, lr}
 800b47e:	b082      	sub	sp, #8
 800b480:	af00      	add	r7, sp, #0
 800b482:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	2205      	movs	r2, #5
 800b488:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b48c:	2300      	movs	r3, #0
 800b48e:	2200      	movs	r2, #0
 800b490:	2100      	movs	r1, #0
 800b492:	6878      	ldr	r0, [r7, #4]
 800b494:	f000 fcb8 	bl	800be08 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b498:	2300      	movs	r3, #0
}
 800b49a:	4618      	mov	r0, r3
 800b49c:	3708      	adds	r7, #8
 800b49e:	46bd      	mov	sp, r7
 800b4a0:	bd80      	pop	{r7, pc}
	...

0800b4a4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b4a4:	b480      	push	{r7}
 800b4a6:	b087      	sub	sp, #28
 800b4a8:	af00      	add	r7, sp, #0
 800b4aa:	60f8      	str	r0, [r7, #12]
 800b4ac:	60b9      	str	r1, [r7, #8]
 800b4ae:	4613      	mov	r3, r2
 800b4b0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b4b2:	2301      	movs	r3, #1
 800b4b4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b4ba:	4b1f      	ldr	r3, [pc, #124]	@ (800b538 <FATFS_LinkDriverEx+0x94>)
 800b4bc:	7a5b      	ldrb	r3, [r3, #9]
 800b4be:	b2db      	uxtb	r3, r3
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d131      	bne.n	800b528 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b4c4:	4b1c      	ldr	r3, [pc, #112]	@ (800b538 <FATFS_LinkDriverEx+0x94>)
 800b4c6:	7a5b      	ldrb	r3, [r3, #9]
 800b4c8:	b2db      	uxtb	r3, r3
 800b4ca:	461a      	mov	r2, r3
 800b4cc:	4b1a      	ldr	r3, [pc, #104]	@ (800b538 <FATFS_LinkDriverEx+0x94>)
 800b4ce:	2100      	movs	r1, #0
 800b4d0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b4d2:	4b19      	ldr	r3, [pc, #100]	@ (800b538 <FATFS_LinkDriverEx+0x94>)
 800b4d4:	7a5b      	ldrb	r3, [r3, #9]
 800b4d6:	b2db      	uxtb	r3, r3
 800b4d8:	4a17      	ldr	r2, [pc, #92]	@ (800b538 <FATFS_LinkDriverEx+0x94>)
 800b4da:	009b      	lsls	r3, r3, #2
 800b4dc:	4413      	add	r3, r2
 800b4de:	68fa      	ldr	r2, [r7, #12]
 800b4e0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b4e2:	4b15      	ldr	r3, [pc, #84]	@ (800b538 <FATFS_LinkDriverEx+0x94>)
 800b4e4:	7a5b      	ldrb	r3, [r3, #9]
 800b4e6:	b2db      	uxtb	r3, r3
 800b4e8:	461a      	mov	r2, r3
 800b4ea:	4b13      	ldr	r3, [pc, #76]	@ (800b538 <FATFS_LinkDriverEx+0x94>)
 800b4ec:	4413      	add	r3, r2
 800b4ee:	79fa      	ldrb	r2, [r7, #7]
 800b4f0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b4f2:	4b11      	ldr	r3, [pc, #68]	@ (800b538 <FATFS_LinkDriverEx+0x94>)
 800b4f4:	7a5b      	ldrb	r3, [r3, #9]
 800b4f6:	b2db      	uxtb	r3, r3
 800b4f8:	1c5a      	adds	r2, r3, #1
 800b4fa:	b2d1      	uxtb	r1, r2
 800b4fc:	4a0e      	ldr	r2, [pc, #56]	@ (800b538 <FATFS_LinkDriverEx+0x94>)
 800b4fe:	7251      	strb	r1, [r2, #9]
 800b500:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b502:	7dbb      	ldrb	r3, [r7, #22]
 800b504:	3330      	adds	r3, #48	@ 0x30
 800b506:	b2da      	uxtb	r2, r3
 800b508:	68bb      	ldr	r3, [r7, #8]
 800b50a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b50c:	68bb      	ldr	r3, [r7, #8]
 800b50e:	3301      	adds	r3, #1
 800b510:	223a      	movs	r2, #58	@ 0x3a
 800b512:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b514:	68bb      	ldr	r3, [r7, #8]
 800b516:	3302      	adds	r3, #2
 800b518:	222f      	movs	r2, #47	@ 0x2f
 800b51a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b51c:	68bb      	ldr	r3, [r7, #8]
 800b51e:	3303      	adds	r3, #3
 800b520:	2200      	movs	r2, #0
 800b522:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b524:	2300      	movs	r3, #0
 800b526:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b528:	7dfb      	ldrb	r3, [r7, #23]
}
 800b52a:	4618      	mov	r0, r3
 800b52c:	371c      	adds	r7, #28
 800b52e:	46bd      	mov	sp, r7
 800b530:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b534:	4770      	bx	lr
 800b536:	bf00      	nop
 800b538:	200007a8 	.word	0x200007a8

0800b53c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b53c:	b580      	push	{r7, lr}
 800b53e:	b082      	sub	sp, #8
 800b540:	af00      	add	r7, sp, #0
 800b542:	6078      	str	r0, [r7, #4]
 800b544:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b546:	2200      	movs	r2, #0
 800b548:	6839      	ldr	r1, [r7, #0]
 800b54a:	6878      	ldr	r0, [r7, #4]
 800b54c:	f7ff ffaa 	bl	800b4a4 <FATFS_LinkDriverEx>
 800b550:	4603      	mov	r3, r0
}
 800b552:	4618      	mov	r0, r3
 800b554:	3708      	adds	r7, #8
 800b556:	46bd      	mov	sp, r7
 800b558:	bd80      	pop	{r7, pc}
	...

0800b55c <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800b55c:	b580      	push	{r7, lr}
 800b55e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800b560:	2200      	movs	r2, #0
 800b562:	4912      	ldr	r1, [pc, #72]	@ (800b5ac <MX_USB_Device_Init+0x50>)
 800b564:	4812      	ldr	r0, [pc, #72]	@ (800b5b0 <MX_USB_Device_Init+0x54>)
 800b566:	f7fe fe7b 	bl	800a260 <USBD_Init>
 800b56a:	4603      	mov	r3, r0
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d001      	beq.n	800b574 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800b570:	f7f5 fa4c 	bl	8000a0c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800b574:	490f      	ldr	r1, [pc, #60]	@ (800b5b4 <MX_USB_Device_Init+0x58>)
 800b576:	480e      	ldr	r0, [pc, #56]	@ (800b5b0 <MX_USB_Device_Init+0x54>)
 800b578:	f7fe fea2 	bl	800a2c0 <USBD_RegisterClass>
 800b57c:	4603      	mov	r3, r0
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d001      	beq.n	800b586 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800b582:	f7f5 fa43 	bl	8000a0c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800b586:	490c      	ldr	r1, [pc, #48]	@ (800b5b8 <MX_USB_Device_Init+0x5c>)
 800b588:	4809      	ldr	r0, [pc, #36]	@ (800b5b0 <MX_USB_Device_Init+0x54>)
 800b58a:	f7fe fdc3 	bl	800a114 <USBD_CDC_RegisterInterface>
 800b58e:	4603      	mov	r3, r0
 800b590:	2b00      	cmp	r3, #0
 800b592:	d001      	beq.n	800b598 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800b594:	f7f5 fa3a 	bl	8000a0c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800b598:	4805      	ldr	r0, [pc, #20]	@ (800b5b0 <MX_USB_Device_Init+0x54>)
 800b59a:	f7fe feb8 	bl	800a30e <USBD_Start>
 800b59e:	4603      	mov	r3, r0
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d001      	beq.n	800b5a8 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800b5a4:	f7f5 fa32 	bl	8000a0c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800b5a8:	bf00      	nop
 800b5aa:	bd80      	pop	{r7, pc}
 800b5ac:	20000148 	.word	0x20000148
 800b5b0:	200007b4 	.word	0x200007b4
 800b5b4:	20000030 	.word	0x20000030
 800b5b8:	20000134 	.word	0x20000134

0800b5bc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b5c0:	2200      	movs	r2, #0
 800b5c2:	4905      	ldr	r1, [pc, #20]	@ (800b5d8 <CDC_Init_FS+0x1c>)
 800b5c4:	4805      	ldr	r0, [pc, #20]	@ (800b5dc <CDC_Init_FS+0x20>)
 800b5c6:	f7fe fdba 	bl	800a13e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b5ca:	4905      	ldr	r1, [pc, #20]	@ (800b5e0 <CDC_Init_FS+0x24>)
 800b5cc:	4803      	ldr	r0, [pc, #12]	@ (800b5dc <CDC_Init_FS+0x20>)
 800b5ce:	f7fe fdd4 	bl	800a17a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b5d2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b5d4:	4618      	mov	r0, r3
 800b5d6:	bd80      	pop	{r7, pc}
 800b5d8:	20001284 	.word	0x20001284
 800b5dc:	200007b4 	.word	0x200007b4
 800b5e0:	20000a84 	.word	0x20000a84

0800b5e4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b5e4:	b480      	push	{r7}
 800b5e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b5e8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f2:	4770      	bx	lr

0800b5f4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b5f4:	b480      	push	{r7}
 800b5f6:	b083      	sub	sp, #12
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	4603      	mov	r3, r0
 800b5fc:	6039      	str	r1, [r7, #0]
 800b5fe:	71fb      	strb	r3, [r7, #7]
 800b600:	4613      	mov	r3, r2
 800b602:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b604:	79fb      	ldrb	r3, [r7, #7]
 800b606:	2b23      	cmp	r3, #35	@ 0x23
 800b608:	d84a      	bhi.n	800b6a0 <CDC_Control_FS+0xac>
 800b60a:	a201      	add	r2, pc, #4	@ (adr r2, 800b610 <CDC_Control_FS+0x1c>)
 800b60c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b610:	0800b6a1 	.word	0x0800b6a1
 800b614:	0800b6a1 	.word	0x0800b6a1
 800b618:	0800b6a1 	.word	0x0800b6a1
 800b61c:	0800b6a1 	.word	0x0800b6a1
 800b620:	0800b6a1 	.word	0x0800b6a1
 800b624:	0800b6a1 	.word	0x0800b6a1
 800b628:	0800b6a1 	.word	0x0800b6a1
 800b62c:	0800b6a1 	.word	0x0800b6a1
 800b630:	0800b6a1 	.word	0x0800b6a1
 800b634:	0800b6a1 	.word	0x0800b6a1
 800b638:	0800b6a1 	.word	0x0800b6a1
 800b63c:	0800b6a1 	.word	0x0800b6a1
 800b640:	0800b6a1 	.word	0x0800b6a1
 800b644:	0800b6a1 	.word	0x0800b6a1
 800b648:	0800b6a1 	.word	0x0800b6a1
 800b64c:	0800b6a1 	.word	0x0800b6a1
 800b650:	0800b6a1 	.word	0x0800b6a1
 800b654:	0800b6a1 	.word	0x0800b6a1
 800b658:	0800b6a1 	.word	0x0800b6a1
 800b65c:	0800b6a1 	.word	0x0800b6a1
 800b660:	0800b6a1 	.word	0x0800b6a1
 800b664:	0800b6a1 	.word	0x0800b6a1
 800b668:	0800b6a1 	.word	0x0800b6a1
 800b66c:	0800b6a1 	.word	0x0800b6a1
 800b670:	0800b6a1 	.word	0x0800b6a1
 800b674:	0800b6a1 	.word	0x0800b6a1
 800b678:	0800b6a1 	.word	0x0800b6a1
 800b67c:	0800b6a1 	.word	0x0800b6a1
 800b680:	0800b6a1 	.word	0x0800b6a1
 800b684:	0800b6a1 	.word	0x0800b6a1
 800b688:	0800b6a1 	.word	0x0800b6a1
 800b68c:	0800b6a1 	.word	0x0800b6a1
 800b690:	0800b6a1 	.word	0x0800b6a1
 800b694:	0800b6a1 	.word	0x0800b6a1
 800b698:	0800b6a1 	.word	0x0800b6a1
 800b69c:	0800b6a1 	.word	0x0800b6a1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b6a0:	bf00      	nop
  }

  return (USBD_OK);
 800b6a2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	370c      	adds	r7, #12
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ae:	4770      	bx	lr

0800b6b0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b6b0:	b580      	push	{r7, lr}
 800b6b2:	b082      	sub	sp, #8
 800b6b4:	af00      	add	r7, sp, #0
 800b6b6:	6078      	str	r0, [r7, #4]
 800b6b8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b6ba:	6879      	ldr	r1, [r7, #4]
 800b6bc:	4805      	ldr	r0, [pc, #20]	@ (800b6d4 <CDC_Receive_FS+0x24>)
 800b6be:	f7fe fd5c 	bl	800a17a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b6c2:	4804      	ldr	r0, [pc, #16]	@ (800b6d4 <CDC_Receive_FS+0x24>)
 800b6c4:	f7fe fda2 	bl	800a20c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b6c8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	3708      	adds	r7, #8
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	bd80      	pop	{r7, pc}
 800b6d2:	bf00      	nop
 800b6d4:	200007b4 	.word	0x200007b4

0800b6d8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b6d8:	b580      	push	{r7, lr}
 800b6da:	b084      	sub	sp, #16
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	6078      	str	r0, [r7, #4]
 800b6e0:	460b      	mov	r3, r1
 800b6e2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b6e4:	2300      	movs	r3, #0
 800b6e6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b6e8:	4b0d      	ldr	r3, [pc, #52]	@ (800b720 <CDC_Transmit_FS+0x48>)
 800b6ea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800b6ee:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b6f0:	68bb      	ldr	r3, [r7, #8]
 800b6f2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d001      	beq.n	800b6fe <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b6fa:	2301      	movs	r3, #1
 800b6fc:	e00b      	b.n	800b716 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b6fe:	887b      	ldrh	r3, [r7, #2]
 800b700:	461a      	mov	r2, r3
 800b702:	6879      	ldr	r1, [r7, #4]
 800b704:	4806      	ldr	r0, [pc, #24]	@ (800b720 <CDC_Transmit_FS+0x48>)
 800b706:	f7fe fd1a 	bl	800a13e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b70a:	4805      	ldr	r0, [pc, #20]	@ (800b720 <CDC_Transmit_FS+0x48>)
 800b70c:	f7fe fd4e 	bl	800a1ac <USBD_CDC_TransmitPacket>
 800b710:	4603      	mov	r3, r0
 800b712:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b714:	7bfb      	ldrb	r3, [r7, #15]
}
 800b716:	4618      	mov	r0, r3
 800b718:	3710      	adds	r7, #16
 800b71a:	46bd      	mov	sp, r7
 800b71c:	bd80      	pop	{r7, pc}
 800b71e:	bf00      	nop
 800b720:	200007b4 	.word	0x200007b4

0800b724 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b724:	b480      	push	{r7}
 800b726:	b087      	sub	sp, #28
 800b728:	af00      	add	r7, sp, #0
 800b72a:	60f8      	str	r0, [r7, #12]
 800b72c:	60b9      	str	r1, [r7, #8]
 800b72e:	4613      	mov	r3, r2
 800b730:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b732:	2300      	movs	r3, #0
 800b734:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b736:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b73a:	4618      	mov	r0, r3
 800b73c:	371c      	adds	r7, #28
 800b73e:	46bd      	mov	sp, r7
 800b740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b744:	4770      	bx	lr
	...

0800b748 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b748:	b480      	push	{r7}
 800b74a:	b083      	sub	sp, #12
 800b74c:	af00      	add	r7, sp, #0
 800b74e:	4603      	mov	r3, r0
 800b750:	6039      	str	r1, [r7, #0]
 800b752:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800b754:	683b      	ldr	r3, [r7, #0]
 800b756:	2212      	movs	r2, #18
 800b758:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800b75a:	4b03      	ldr	r3, [pc, #12]	@ (800b768 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800b75c:	4618      	mov	r0, r3
 800b75e:	370c      	adds	r7, #12
 800b760:	46bd      	mov	sp, r7
 800b762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b766:	4770      	bx	lr
 800b768:	20000168 	.word	0x20000168

0800b76c <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b76c:	b480      	push	{r7}
 800b76e:	b083      	sub	sp, #12
 800b770:	af00      	add	r7, sp, #0
 800b772:	4603      	mov	r3, r0
 800b774:	6039      	str	r1, [r7, #0]
 800b776:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b778:	683b      	ldr	r3, [r7, #0]
 800b77a:	2204      	movs	r2, #4
 800b77c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b77e:	4b03      	ldr	r3, [pc, #12]	@ (800b78c <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800b780:	4618      	mov	r0, r3
 800b782:	370c      	adds	r7, #12
 800b784:	46bd      	mov	sp, r7
 800b786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b78a:	4770      	bx	lr
 800b78c:	2000017c 	.word	0x2000017c

0800b790 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b790:	b580      	push	{r7, lr}
 800b792:	b082      	sub	sp, #8
 800b794:	af00      	add	r7, sp, #0
 800b796:	4603      	mov	r3, r0
 800b798:	6039      	str	r1, [r7, #0]
 800b79a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b79c:	79fb      	ldrb	r3, [r7, #7]
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d105      	bne.n	800b7ae <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800b7a2:	683a      	ldr	r2, [r7, #0]
 800b7a4:	4907      	ldr	r1, [pc, #28]	@ (800b7c4 <USBD_CDC_ProductStrDescriptor+0x34>)
 800b7a6:	4808      	ldr	r0, [pc, #32]	@ (800b7c8 <USBD_CDC_ProductStrDescriptor+0x38>)
 800b7a8:	f7ff fd9b 	bl	800b2e2 <USBD_GetString>
 800b7ac:	e004      	b.n	800b7b8 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800b7ae:	683a      	ldr	r2, [r7, #0]
 800b7b0:	4904      	ldr	r1, [pc, #16]	@ (800b7c4 <USBD_CDC_ProductStrDescriptor+0x34>)
 800b7b2:	4805      	ldr	r0, [pc, #20]	@ (800b7c8 <USBD_CDC_ProductStrDescriptor+0x38>)
 800b7b4:	f7ff fd95 	bl	800b2e2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b7b8:	4b02      	ldr	r3, [pc, #8]	@ (800b7c4 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	3708      	adds	r7, #8
 800b7be:	46bd      	mov	sp, r7
 800b7c0:	bd80      	pop	{r7, pc}
 800b7c2:	bf00      	nop
 800b7c4:	20001a84 	.word	0x20001a84
 800b7c8:	0800c984 	.word	0x0800c984

0800b7cc <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b7cc:	b580      	push	{r7, lr}
 800b7ce:	b082      	sub	sp, #8
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	4603      	mov	r3, r0
 800b7d4:	6039      	str	r1, [r7, #0]
 800b7d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b7d8:	683a      	ldr	r2, [r7, #0]
 800b7da:	4904      	ldr	r1, [pc, #16]	@ (800b7ec <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800b7dc:	4804      	ldr	r0, [pc, #16]	@ (800b7f0 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800b7de:	f7ff fd80 	bl	800b2e2 <USBD_GetString>
  return USBD_StrDesc;
 800b7e2:	4b02      	ldr	r3, [pc, #8]	@ (800b7ec <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800b7e4:	4618      	mov	r0, r3
 800b7e6:	3708      	adds	r7, #8
 800b7e8:	46bd      	mov	sp, r7
 800b7ea:	bd80      	pop	{r7, pc}
 800b7ec:	20001a84 	.word	0x20001a84
 800b7f0:	0800c99c 	.word	0x0800c99c

0800b7f4 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b7f4:	b580      	push	{r7, lr}
 800b7f6:	b082      	sub	sp, #8
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	4603      	mov	r3, r0
 800b7fc:	6039      	str	r1, [r7, #0]
 800b7fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b800:	683b      	ldr	r3, [r7, #0]
 800b802:	221a      	movs	r2, #26
 800b804:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b806:	f000 f843 	bl	800b890 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800b80a:	4b02      	ldr	r3, [pc, #8]	@ (800b814 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800b80c:	4618      	mov	r0, r3
 800b80e:	3708      	adds	r7, #8
 800b810:	46bd      	mov	sp, r7
 800b812:	bd80      	pop	{r7, pc}
 800b814:	20000180 	.word	0x20000180

0800b818 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b818:	b580      	push	{r7, lr}
 800b81a:	b082      	sub	sp, #8
 800b81c:	af00      	add	r7, sp, #0
 800b81e:	4603      	mov	r3, r0
 800b820:	6039      	str	r1, [r7, #0]
 800b822:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b824:	79fb      	ldrb	r3, [r7, #7]
 800b826:	2b00      	cmp	r3, #0
 800b828:	d105      	bne.n	800b836 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800b82a:	683a      	ldr	r2, [r7, #0]
 800b82c:	4907      	ldr	r1, [pc, #28]	@ (800b84c <USBD_CDC_ConfigStrDescriptor+0x34>)
 800b82e:	4808      	ldr	r0, [pc, #32]	@ (800b850 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800b830:	f7ff fd57 	bl	800b2e2 <USBD_GetString>
 800b834:	e004      	b.n	800b840 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800b836:	683a      	ldr	r2, [r7, #0]
 800b838:	4904      	ldr	r1, [pc, #16]	@ (800b84c <USBD_CDC_ConfigStrDescriptor+0x34>)
 800b83a:	4805      	ldr	r0, [pc, #20]	@ (800b850 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800b83c:	f7ff fd51 	bl	800b2e2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b840:	4b02      	ldr	r3, [pc, #8]	@ (800b84c <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800b842:	4618      	mov	r0, r3
 800b844:	3708      	adds	r7, #8
 800b846:	46bd      	mov	sp, r7
 800b848:	bd80      	pop	{r7, pc}
 800b84a:	bf00      	nop
 800b84c:	20001a84 	.word	0x20001a84
 800b850:	0800c9b0 	.word	0x0800c9b0

0800b854 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b854:	b580      	push	{r7, lr}
 800b856:	b082      	sub	sp, #8
 800b858:	af00      	add	r7, sp, #0
 800b85a:	4603      	mov	r3, r0
 800b85c:	6039      	str	r1, [r7, #0]
 800b85e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b860:	79fb      	ldrb	r3, [r7, #7]
 800b862:	2b00      	cmp	r3, #0
 800b864:	d105      	bne.n	800b872 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800b866:	683a      	ldr	r2, [r7, #0]
 800b868:	4907      	ldr	r1, [pc, #28]	@ (800b888 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800b86a:	4808      	ldr	r0, [pc, #32]	@ (800b88c <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800b86c:	f7ff fd39 	bl	800b2e2 <USBD_GetString>
 800b870:	e004      	b.n	800b87c <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800b872:	683a      	ldr	r2, [r7, #0]
 800b874:	4904      	ldr	r1, [pc, #16]	@ (800b888 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800b876:	4805      	ldr	r0, [pc, #20]	@ (800b88c <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800b878:	f7ff fd33 	bl	800b2e2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b87c:	4b02      	ldr	r3, [pc, #8]	@ (800b888 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800b87e:	4618      	mov	r0, r3
 800b880:	3708      	adds	r7, #8
 800b882:	46bd      	mov	sp, r7
 800b884:	bd80      	pop	{r7, pc}
 800b886:	bf00      	nop
 800b888:	20001a84 	.word	0x20001a84
 800b88c:	0800c9bc 	.word	0x0800c9bc

0800b890 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b890:	b580      	push	{r7, lr}
 800b892:	b084      	sub	sp, #16
 800b894:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b896:	4b0f      	ldr	r3, [pc, #60]	@ (800b8d4 <Get_SerialNum+0x44>)
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b89c:	4b0e      	ldr	r3, [pc, #56]	@ (800b8d8 <Get_SerialNum+0x48>)
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b8a2:	4b0e      	ldr	r3, [pc, #56]	@ (800b8dc <Get_SerialNum+0x4c>)
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b8a8:	68fa      	ldr	r2, [r7, #12]
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	4413      	add	r3, r2
 800b8ae:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d009      	beq.n	800b8ca <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b8b6:	2208      	movs	r2, #8
 800b8b8:	4909      	ldr	r1, [pc, #36]	@ (800b8e0 <Get_SerialNum+0x50>)
 800b8ba:	68f8      	ldr	r0, [r7, #12]
 800b8bc:	f000 f814 	bl	800b8e8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b8c0:	2204      	movs	r2, #4
 800b8c2:	4908      	ldr	r1, [pc, #32]	@ (800b8e4 <Get_SerialNum+0x54>)
 800b8c4:	68b8      	ldr	r0, [r7, #8]
 800b8c6:	f000 f80f 	bl	800b8e8 <IntToUnicode>
  }
}
 800b8ca:	bf00      	nop
 800b8cc:	3710      	adds	r7, #16
 800b8ce:	46bd      	mov	sp, r7
 800b8d0:	bd80      	pop	{r7, pc}
 800b8d2:	bf00      	nop
 800b8d4:	1fff7590 	.word	0x1fff7590
 800b8d8:	1fff7594 	.word	0x1fff7594
 800b8dc:	1fff7598 	.word	0x1fff7598
 800b8e0:	20000182 	.word	0x20000182
 800b8e4:	20000192 	.word	0x20000192

0800b8e8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b8e8:	b480      	push	{r7}
 800b8ea:	b087      	sub	sp, #28
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	60f8      	str	r0, [r7, #12]
 800b8f0:	60b9      	str	r1, [r7, #8]
 800b8f2:	4613      	mov	r3, r2
 800b8f4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b8f6:	2300      	movs	r3, #0
 800b8f8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	75fb      	strb	r3, [r7, #23]
 800b8fe:	e027      	b.n	800b950 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	0f1b      	lsrs	r3, r3, #28
 800b904:	2b09      	cmp	r3, #9
 800b906:	d80b      	bhi.n	800b920 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	0f1b      	lsrs	r3, r3, #28
 800b90c:	b2da      	uxtb	r2, r3
 800b90e:	7dfb      	ldrb	r3, [r7, #23]
 800b910:	005b      	lsls	r3, r3, #1
 800b912:	4619      	mov	r1, r3
 800b914:	68bb      	ldr	r3, [r7, #8]
 800b916:	440b      	add	r3, r1
 800b918:	3230      	adds	r2, #48	@ 0x30
 800b91a:	b2d2      	uxtb	r2, r2
 800b91c:	701a      	strb	r2, [r3, #0]
 800b91e:	e00a      	b.n	800b936 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	0f1b      	lsrs	r3, r3, #28
 800b924:	b2da      	uxtb	r2, r3
 800b926:	7dfb      	ldrb	r3, [r7, #23]
 800b928:	005b      	lsls	r3, r3, #1
 800b92a:	4619      	mov	r1, r3
 800b92c:	68bb      	ldr	r3, [r7, #8]
 800b92e:	440b      	add	r3, r1
 800b930:	3237      	adds	r2, #55	@ 0x37
 800b932:	b2d2      	uxtb	r2, r2
 800b934:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	011b      	lsls	r3, r3, #4
 800b93a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b93c:	7dfb      	ldrb	r3, [r7, #23]
 800b93e:	005b      	lsls	r3, r3, #1
 800b940:	3301      	adds	r3, #1
 800b942:	68ba      	ldr	r2, [r7, #8]
 800b944:	4413      	add	r3, r2
 800b946:	2200      	movs	r2, #0
 800b948:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b94a:	7dfb      	ldrb	r3, [r7, #23]
 800b94c:	3301      	adds	r3, #1
 800b94e:	75fb      	strb	r3, [r7, #23]
 800b950:	7dfa      	ldrb	r2, [r7, #23]
 800b952:	79fb      	ldrb	r3, [r7, #7]
 800b954:	429a      	cmp	r2, r3
 800b956:	d3d3      	bcc.n	800b900 <IntToUnicode+0x18>
  }
}
 800b958:	bf00      	nop
 800b95a:	bf00      	nop
 800b95c:	371c      	adds	r7, #28
 800b95e:	46bd      	mov	sp, r7
 800b960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b964:	4770      	bx	lr
	...

0800b968 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b968:	b580      	push	{r7, lr}
 800b96a:	b098      	sub	sp, #96	@ 0x60
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800b970:	f107 030c 	add.w	r3, r7, #12
 800b974:	2254      	movs	r2, #84	@ 0x54
 800b976:	2100      	movs	r1, #0
 800b978:	4618      	mov	r0, r3
 800b97a:	f000 fb2f 	bl	800bfdc <memset>
  if(pcdHandle->Instance==USB)
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	4a15      	ldr	r2, [pc, #84]	@ (800b9d8 <HAL_PCD_MspInit+0x70>)
 800b984:	4293      	cmp	r3, r2
 800b986:	d123      	bne.n	800b9d0 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800b988:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b98c:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800b98e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b992:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800b994:	f107 030c 	add.w	r3, r7, #12
 800b998:	4618      	mov	r0, r3
 800b99a:	f7f9 fbf9 	bl	8005190 <HAL_RCCEx_PeriphCLKConfig>
 800b99e:	4603      	mov	r3, r0
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d001      	beq.n	800b9a8 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800b9a4:	f7f5 f832 	bl	8000a0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800b9a8:	4b0c      	ldr	r3, [pc, #48]	@ (800b9dc <HAL_PCD_MspInit+0x74>)
 800b9aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9ac:	4a0b      	ldr	r2, [pc, #44]	@ (800b9dc <HAL_PCD_MspInit+0x74>)
 800b9ae:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b9b2:	6593      	str	r3, [r2, #88]	@ 0x58
 800b9b4:	4b09      	ldr	r3, [pc, #36]	@ (800b9dc <HAL_PCD_MspInit+0x74>)
 800b9b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b9bc:	60bb      	str	r3, [r7, #8]
 800b9be:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800b9c0:	2200      	movs	r2, #0
 800b9c2:	2100      	movs	r1, #0
 800b9c4:	2014      	movs	r0, #20
 800b9c6:	f7f6 fbf2 	bl	80021ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800b9ca:	2014      	movs	r0, #20
 800b9cc:	f7f6 fc09 	bl	80021e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800b9d0:	bf00      	nop
 800b9d2:	3760      	adds	r7, #96	@ 0x60
 800b9d4:	46bd      	mov	sp, r7
 800b9d6:	bd80      	pop	{r7, pc}
 800b9d8:	40005c00 	.word	0x40005c00
 800b9dc:	40021000 	.word	0x40021000

0800b9e0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b9e0:	b580      	push	{r7, lr}
 800b9e2:	b082      	sub	sp, #8
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800b9f4:	4619      	mov	r1, r3
 800b9f6:	4610      	mov	r0, r2
 800b9f8:	f7fe fcd4 	bl	800a3a4 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800b9fc:	bf00      	nop
 800b9fe:	3708      	adds	r7, #8
 800ba00:	46bd      	mov	sp, r7
 800ba02:	bd80      	pop	{r7, pc}

0800ba04 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b082      	sub	sp, #8
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	6078      	str	r0, [r7, #4]
 800ba0c:	460b      	mov	r3, r1
 800ba0e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800ba16:	78fa      	ldrb	r2, [r7, #3]
 800ba18:	6879      	ldr	r1, [r7, #4]
 800ba1a:	4613      	mov	r3, r2
 800ba1c:	009b      	lsls	r3, r3, #2
 800ba1e:	4413      	add	r3, r2
 800ba20:	00db      	lsls	r3, r3, #3
 800ba22:	440b      	add	r3, r1
 800ba24:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ba28:	681a      	ldr	r2, [r3, #0]
 800ba2a:	78fb      	ldrb	r3, [r7, #3]
 800ba2c:	4619      	mov	r1, r3
 800ba2e:	f7fe fd0e 	bl	800a44e <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800ba32:	bf00      	nop
 800ba34:	3708      	adds	r7, #8
 800ba36:	46bd      	mov	sp, r7
 800ba38:	bd80      	pop	{r7, pc}

0800ba3a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba3a:	b580      	push	{r7, lr}
 800ba3c:	b082      	sub	sp, #8
 800ba3e:	af00      	add	r7, sp, #0
 800ba40:	6078      	str	r0, [r7, #4]
 800ba42:	460b      	mov	r3, r1
 800ba44:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800ba4c:	78fa      	ldrb	r2, [r7, #3]
 800ba4e:	6879      	ldr	r1, [r7, #4]
 800ba50:	4613      	mov	r3, r2
 800ba52:	009b      	lsls	r3, r3, #2
 800ba54:	4413      	add	r3, r2
 800ba56:	00db      	lsls	r3, r3, #3
 800ba58:	440b      	add	r3, r1
 800ba5a:	3324      	adds	r3, #36	@ 0x24
 800ba5c:	681a      	ldr	r2, [r3, #0]
 800ba5e:	78fb      	ldrb	r3, [r7, #3]
 800ba60:	4619      	mov	r1, r3
 800ba62:	f7fe fd57 	bl	800a514 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800ba66:	bf00      	nop
 800ba68:	3708      	adds	r7, #8
 800ba6a:	46bd      	mov	sp, r7
 800ba6c:	bd80      	pop	{r7, pc}

0800ba6e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba6e:	b580      	push	{r7, lr}
 800ba70:	b082      	sub	sp, #8
 800ba72:	af00      	add	r7, sp, #0
 800ba74:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ba7c:	4618      	mov	r0, r3
 800ba7e:	f7fe fe6b 	bl	800a758 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800ba82:	bf00      	nop
 800ba84:	3708      	adds	r7, #8
 800ba86:	46bd      	mov	sp, r7
 800ba88:	bd80      	pop	{r7, pc}

0800ba8a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba8a:	b580      	push	{r7, lr}
 800ba8c:	b084      	sub	sp, #16
 800ba8e:	af00      	add	r7, sp, #0
 800ba90:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ba92:	2301      	movs	r3, #1
 800ba94:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	795b      	ldrb	r3, [r3, #5]
 800ba9a:	2b02      	cmp	r3, #2
 800ba9c:	d001      	beq.n	800baa2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800ba9e:	f7f4 ffb5 	bl	8000a0c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800baa8:	7bfa      	ldrb	r2, [r7, #15]
 800baaa:	4611      	mov	r1, r2
 800baac:	4618      	mov	r0, r3
 800baae:	f7fe fe15 	bl	800a6dc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800bab8:	4618      	mov	r0, r3
 800baba:	f7fe fdc1 	bl	800a640 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800babe:	bf00      	nop
 800bac0:	3710      	adds	r7, #16
 800bac2:	46bd      	mov	sp, r7
 800bac4:	bd80      	pop	{r7, pc}
	...

0800bac8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bac8:	b580      	push	{r7, lr}
 800baca:	b082      	sub	sp, #8
 800bacc:	af00      	add	r7, sp, #0
 800bace:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800bad6:	4618      	mov	r0, r3
 800bad8:	f7fe fe10 	bl	800a6fc <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	7a5b      	ldrb	r3, [r3, #9]
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d005      	beq.n	800baf0 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bae4:	4b04      	ldr	r3, [pc, #16]	@ (800baf8 <HAL_PCD_SuspendCallback+0x30>)
 800bae6:	691b      	ldr	r3, [r3, #16]
 800bae8:	4a03      	ldr	r2, [pc, #12]	@ (800baf8 <HAL_PCD_SuspendCallback+0x30>)
 800baea:	f043 0306 	orr.w	r3, r3, #6
 800baee:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800baf0:	bf00      	nop
 800baf2:	3708      	adds	r7, #8
 800baf4:	46bd      	mov	sp, r7
 800baf6:	bd80      	pop	{r7, pc}
 800baf8:	e000ed00 	.word	0xe000ed00

0800bafc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bafc:	b580      	push	{r7, lr}
 800bafe:	b082      	sub	sp, #8
 800bb00:	af00      	add	r7, sp, #0
 800bb02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	7a5b      	ldrb	r3, [r3, #9]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d007      	beq.n	800bb1c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bb0c:	4b08      	ldr	r3, [pc, #32]	@ (800bb30 <HAL_PCD_ResumeCallback+0x34>)
 800bb0e:	691b      	ldr	r3, [r3, #16]
 800bb10:	4a07      	ldr	r2, [pc, #28]	@ (800bb30 <HAL_PCD_ResumeCallback+0x34>)
 800bb12:	f023 0306 	bic.w	r3, r3, #6
 800bb16:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800bb18:	f000 f9f8 	bl	800bf0c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800bb22:	4618      	mov	r0, r3
 800bb24:	f7fe fe00 	bl	800a728 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800bb28:	bf00      	nop
 800bb2a:	3708      	adds	r7, #8
 800bb2c:	46bd      	mov	sp, r7
 800bb2e:	bd80      	pop	{r7, pc}
 800bb30:	e000ed00 	.word	0xe000ed00

0800bb34 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800bb34:	b580      	push	{r7, lr}
 800bb36:	b082      	sub	sp, #8
 800bb38:	af00      	add	r7, sp, #0
 800bb3a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800bb3c:	4a2b      	ldr	r2, [pc, #172]	@ (800bbec <USBD_LL_Init+0xb8>)
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	4a29      	ldr	r2, [pc, #164]	@ (800bbec <USBD_LL_Init+0xb8>)
 800bb48:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800bb4c:	4b27      	ldr	r3, [pc, #156]	@ (800bbec <USBD_LL_Init+0xb8>)
 800bb4e:	4a28      	ldr	r2, [pc, #160]	@ (800bbf0 <USBD_LL_Init+0xbc>)
 800bb50:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800bb52:	4b26      	ldr	r3, [pc, #152]	@ (800bbec <USBD_LL_Init+0xb8>)
 800bb54:	2208      	movs	r2, #8
 800bb56:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800bb58:	4b24      	ldr	r3, [pc, #144]	@ (800bbec <USBD_LL_Init+0xb8>)
 800bb5a:	2202      	movs	r2, #2
 800bb5c:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bb5e:	4b23      	ldr	r3, [pc, #140]	@ (800bbec <USBD_LL_Init+0xb8>)
 800bb60:	2202      	movs	r2, #2
 800bb62:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800bb64:	4b21      	ldr	r3, [pc, #132]	@ (800bbec <USBD_LL_Init+0xb8>)
 800bb66:	2200      	movs	r2, #0
 800bb68:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800bb6a:	4b20      	ldr	r3, [pc, #128]	@ (800bbec <USBD_LL_Init+0xb8>)
 800bb6c:	2200      	movs	r2, #0
 800bb6e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800bb70:	4b1e      	ldr	r3, [pc, #120]	@ (800bbec <USBD_LL_Init+0xb8>)
 800bb72:	2200      	movs	r2, #0
 800bb74:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800bb76:	4b1d      	ldr	r3, [pc, #116]	@ (800bbec <USBD_LL_Init+0xb8>)
 800bb78:	2200      	movs	r2, #0
 800bb7a:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800bb7c:	481b      	ldr	r0, [pc, #108]	@ (800bbec <USBD_LL_Init+0xb8>)
 800bb7e:	f7f7 f823 	bl	8002bc8 <HAL_PCD_Init>
 800bb82:	4603      	mov	r3, r0
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d001      	beq.n	800bb8c <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800bb88:	f7f4 ff40 	bl	8000a0c <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bb92:	2318      	movs	r3, #24
 800bb94:	2200      	movs	r2, #0
 800bb96:	2100      	movs	r1, #0
 800bb98:	f7f8 fcaa 	bl	80044f0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bba2:	2358      	movs	r3, #88	@ 0x58
 800bba4:	2200      	movs	r2, #0
 800bba6:	2180      	movs	r1, #128	@ 0x80
 800bba8:	f7f8 fca2 	bl	80044f0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bbb2:	23c0      	movs	r3, #192	@ 0xc0
 800bbb4:	2200      	movs	r2, #0
 800bbb6:	2181      	movs	r1, #129	@ 0x81
 800bbb8:	f7f8 fc9a 	bl	80044f0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bbc2:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	2101      	movs	r1, #1
 800bbca:	f7f8 fc91 	bl	80044f0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bbd4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800bbd8:	2200      	movs	r2, #0
 800bbda:	2182      	movs	r1, #130	@ 0x82
 800bbdc:	f7f8 fc88 	bl	80044f0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800bbe0:	2300      	movs	r3, #0
}
 800bbe2:	4618      	mov	r0, r3
 800bbe4:	3708      	adds	r7, #8
 800bbe6:	46bd      	mov	sp, r7
 800bbe8:	bd80      	pop	{r7, pc}
 800bbea:	bf00      	nop
 800bbec:	20001c84 	.word	0x20001c84
 800bbf0:	40005c00 	.word	0x40005c00

0800bbf4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bbf4:	b580      	push	{r7, lr}
 800bbf6:	b084      	sub	sp, #16
 800bbf8:	af00      	add	r7, sp, #0
 800bbfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc00:	2300      	movs	r3, #0
 800bc02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800bc0a:	4618      	mov	r0, r3
 800bc0c:	f7f7 f8aa 	bl	8002d64 <HAL_PCD_Start>
 800bc10:	4603      	mov	r3, r0
 800bc12:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc14:	7bfb      	ldrb	r3, [r7, #15]
 800bc16:	4618      	mov	r0, r3
 800bc18:	f000 f97e 	bl	800bf18 <USBD_Get_USB_Status>
 800bc1c:	4603      	mov	r3, r0
 800bc1e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bc20:	7bbb      	ldrb	r3, [r7, #14]
}
 800bc22:	4618      	mov	r0, r3
 800bc24:	3710      	adds	r7, #16
 800bc26:	46bd      	mov	sp, r7
 800bc28:	bd80      	pop	{r7, pc}

0800bc2a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bc2a:	b580      	push	{r7, lr}
 800bc2c:	b084      	sub	sp, #16
 800bc2e:	af00      	add	r7, sp, #0
 800bc30:	6078      	str	r0, [r7, #4]
 800bc32:	4608      	mov	r0, r1
 800bc34:	4611      	mov	r1, r2
 800bc36:	461a      	mov	r2, r3
 800bc38:	4603      	mov	r3, r0
 800bc3a:	70fb      	strb	r3, [r7, #3]
 800bc3c:	460b      	mov	r3, r1
 800bc3e:	70bb      	strb	r3, [r7, #2]
 800bc40:	4613      	mov	r3, r2
 800bc42:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc44:	2300      	movs	r3, #0
 800bc46:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc48:	2300      	movs	r3, #0
 800bc4a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bc52:	78bb      	ldrb	r3, [r7, #2]
 800bc54:	883a      	ldrh	r2, [r7, #0]
 800bc56:	78f9      	ldrb	r1, [r7, #3]
 800bc58:	f7f7 f9f1 	bl	800303e <HAL_PCD_EP_Open>
 800bc5c:	4603      	mov	r3, r0
 800bc5e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc60:	7bfb      	ldrb	r3, [r7, #15]
 800bc62:	4618      	mov	r0, r3
 800bc64:	f000 f958 	bl	800bf18 <USBD_Get_USB_Status>
 800bc68:	4603      	mov	r3, r0
 800bc6a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bc6c:	7bbb      	ldrb	r3, [r7, #14]
}
 800bc6e:	4618      	mov	r0, r3
 800bc70:	3710      	adds	r7, #16
 800bc72:	46bd      	mov	sp, r7
 800bc74:	bd80      	pop	{r7, pc}

0800bc76 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bc76:	b580      	push	{r7, lr}
 800bc78:	b084      	sub	sp, #16
 800bc7a:	af00      	add	r7, sp, #0
 800bc7c:	6078      	str	r0, [r7, #4]
 800bc7e:	460b      	mov	r3, r1
 800bc80:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc82:	2300      	movs	r3, #0
 800bc84:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc86:	2300      	movs	r3, #0
 800bc88:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800bc90:	78fa      	ldrb	r2, [r7, #3]
 800bc92:	4611      	mov	r1, r2
 800bc94:	4618      	mov	r0, r3
 800bc96:	f7f7 fa31 	bl	80030fc <HAL_PCD_EP_Close>
 800bc9a:	4603      	mov	r3, r0
 800bc9c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc9e:	7bfb      	ldrb	r3, [r7, #15]
 800bca0:	4618      	mov	r0, r3
 800bca2:	f000 f939 	bl	800bf18 <USBD_Get_USB_Status>
 800bca6:	4603      	mov	r3, r0
 800bca8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bcaa:	7bbb      	ldrb	r3, [r7, #14]
}
 800bcac:	4618      	mov	r0, r3
 800bcae:	3710      	adds	r7, #16
 800bcb0:	46bd      	mov	sp, r7
 800bcb2:	bd80      	pop	{r7, pc}

0800bcb4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bcb4:	b580      	push	{r7, lr}
 800bcb6:	b084      	sub	sp, #16
 800bcb8:	af00      	add	r7, sp, #0
 800bcba:	6078      	str	r0, [r7, #4]
 800bcbc:	460b      	mov	r3, r1
 800bcbe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bcc0:	2300      	movs	r3, #0
 800bcc2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800bcce:	78fa      	ldrb	r2, [r7, #3]
 800bcd0:	4611      	mov	r1, r2
 800bcd2:	4618      	mov	r0, r3
 800bcd4:	f7f7 fada 	bl	800328c <HAL_PCD_EP_SetStall>
 800bcd8:	4603      	mov	r3, r0
 800bcda:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bcdc:	7bfb      	ldrb	r3, [r7, #15]
 800bcde:	4618      	mov	r0, r3
 800bce0:	f000 f91a 	bl	800bf18 <USBD_Get_USB_Status>
 800bce4:	4603      	mov	r3, r0
 800bce6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bce8:	7bbb      	ldrb	r3, [r7, #14]
}
 800bcea:	4618      	mov	r0, r3
 800bcec:	3710      	adds	r7, #16
 800bcee:	46bd      	mov	sp, r7
 800bcf0:	bd80      	pop	{r7, pc}

0800bcf2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bcf2:	b580      	push	{r7, lr}
 800bcf4:	b084      	sub	sp, #16
 800bcf6:	af00      	add	r7, sp, #0
 800bcf8:	6078      	str	r0, [r7, #4]
 800bcfa:	460b      	mov	r3, r1
 800bcfc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bcfe:	2300      	movs	r3, #0
 800bd00:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd02:	2300      	movs	r3, #0
 800bd04:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800bd0c:	78fa      	ldrb	r2, [r7, #3]
 800bd0e:	4611      	mov	r1, r2
 800bd10:	4618      	mov	r0, r3
 800bd12:	f7f7 fb0d 	bl	8003330 <HAL_PCD_EP_ClrStall>
 800bd16:	4603      	mov	r3, r0
 800bd18:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bd1a:	7bfb      	ldrb	r3, [r7, #15]
 800bd1c:	4618      	mov	r0, r3
 800bd1e:	f000 f8fb 	bl	800bf18 <USBD_Get_USB_Status>
 800bd22:	4603      	mov	r3, r0
 800bd24:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bd26:	7bbb      	ldrb	r3, [r7, #14]
}
 800bd28:	4618      	mov	r0, r3
 800bd2a:	3710      	adds	r7, #16
 800bd2c:	46bd      	mov	sp, r7
 800bd2e:	bd80      	pop	{r7, pc}

0800bd30 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bd30:	b480      	push	{r7}
 800bd32:	b085      	sub	sp, #20
 800bd34:	af00      	add	r7, sp, #0
 800bd36:	6078      	str	r0, [r7, #4]
 800bd38:	460b      	mov	r3, r1
 800bd3a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800bd42:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bd44:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	da0b      	bge.n	800bd64 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bd4c:	78fb      	ldrb	r3, [r7, #3]
 800bd4e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bd52:	68f9      	ldr	r1, [r7, #12]
 800bd54:	4613      	mov	r3, r2
 800bd56:	009b      	lsls	r3, r3, #2
 800bd58:	4413      	add	r3, r2
 800bd5a:	00db      	lsls	r3, r3, #3
 800bd5c:	440b      	add	r3, r1
 800bd5e:	3312      	adds	r3, #18
 800bd60:	781b      	ldrb	r3, [r3, #0]
 800bd62:	e00b      	b.n	800bd7c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bd64:	78fb      	ldrb	r3, [r7, #3]
 800bd66:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bd6a:	68f9      	ldr	r1, [r7, #12]
 800bd6c:	4613      	mov	r3, r2
 800bd6e:	009b      	lsls	r3, r3, #2
 800bd70:	4413      	add	r3, r2
 800bd72:	00db      	lsls	r3, r3, #3
 800bd74:	440b      	add	r3, r1
 800bd76:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800bd7a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800bd7c:	4618      	mov	r0, r3
 800bd7e:	3714      	adds	r7, #20
 800bd80:	46bd      	mov	sp, r7
 800bd82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd86:	4770      	bx	lr

0800bd88 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	b084      	sub	sp, #16
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	6078      	str	r0, [r7, #4]
 800bd90:	460b      	mov	r3, r1
 800bd92:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd94:	2300      	movs	r3, #0
 800bd96:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd98:	2300      	movs	r3, #0
 800bd9a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800bda2:	78fa      	ldrb	r2, [r7, #3]
 800bda4:	4611      	mov	r1, r2
 800bda6:	4618      	mov	r0, r3
 800bda8:	f7f7 f925 	bl	8002ff6 <HAL_PCD_SetAddress>
 800bdac:	4603      	mov	r3, r0
 800bdae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bdb0:	7bfb      	ldrb	r3, [r7, #15]
 800bdb2:	4618      	mov	r0, r3
 800bdb4:	f000 f8b0 	bl	800bf18 <USBD_Get_USB_Status>
 800bdb8:	4603      	mov	r3, r0
 800bdba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bdbc:	7bbb      	ldrb	r3, [r7, #14]
}
 800bdbe:	4618      	mov	r0, r3
 800bdc0:	3710      	adds	r7, #16
 800bdc2:	46bd      	mov	sp, r7
 800bdc4:	bd80      	pop	{r7, pc}

0800bdc6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bdc6:	b580      	push	{r7, lr}
 800bdc8:	b086      	sub	sp, #24
 800bdca:	af00      	add	r7, sp, #0
 800bdcc:	60f8      	str	r0, [r7, #12]
 800bdce:	607a      	str	r2, [r7, #4]
 800bdd0:	603b      	str	r3, [r7, #0]
 800bdd2:	460b      	mov	r3, r1
 800bdd4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bdd6:	2300      	movs	r3, #0
 800bdd8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bdda:	2300      	movs	r3, #0
 800bddc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bde4:	7af9      	ldrb	r1, [r7, #11]
 800bde6:	683b      	ldr	r3, [r7, #0]
 800bde8:	687a      	ldr	r2, [r7, #4]
 800bdea:	f7f7 fa18 	bl	800321e <HAL_PCD_EP_Transmit>
 800bdee:	4603      	mov	r3, r0
 800bdf0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bdf2:	7dfb      	ldrb	r3, [r7, #23]
 800bdf4:	4618      	mov	r0, r3
 800bdf6:	f000 f88f 	bl	800bf18 <USBD_Get_USB_Status>
 800bdfa:	4603      	mov	r3, r0
 800bdfc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bdfe:	7dbb      	ldrb	r3, [r7, #22]
}
 800be00:	4618      	mov	r0, r3
 800be02:	3718      	adds	r7, #24
 800be04:	46bd      	mov	sp, r7
 800be06:	bd80      	pop	{r7, pc}

0800be08 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800be08:	b580      	push	{r7, lr}
 800be0a:	b086      	sub	sp, #24
 800be0c:	af00      	add	r7, sp, #0
 800be0e:	60f8      	str	r0, [r7, #12]
 800be10:	607a      	str	r2, [r7, #4]
 800be12:	603b      	str	r3, [r7, #0]
 800be14:	460b      	mov	r3, r1
 800be16:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be18:	2300      	movs	r3, #0
 800be1a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be1c:	2300      	movs	r3, #0
 800be1e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800be26:	7af9      	ldrb	r1, [r7, #11]
 800be28:	683b      	ldr	r3, [r7, #0]
 800be2a:	687a      	ldr	r2, [r7, #4]
 800be2c:	f7f7 f9ae 	bl	800318c <HAL_PCD_EP_Receive>
 800be30:	4603      	mov	r3, r0
 800be32:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be34:	7dfb      	ldrb	r3, [r7, #23]
 800be36:	4618      	mov	r0, r3
 800be38:	f000 f86e 	bl	800bf18 <USBD_Get_USB_Status>
 800be3c:	4603      	mov	r3, r0
 800be3e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800be40:	7dbb      	ldrb	r3, [r7, #22]
}
 800be42:	4618      	mov	r0, r3
 800be44:	3718      	adds	r7, #24
 800be46:	46bd      	mov	sp, r7
 800be48:	bd80      	pop	{r7, pc}

0800be4a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800be4a:	b580      	push	{r7, lr}
 800be4c:	b082      	sub	sp, #8
 800be4e:	af00      	add	r7, sp, #0
 800be50:	6078      	str	r0, [r7, #4]
 800be52:	460b      	mov	r3, r1
 800be54:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800be5c:	78fa      	ldrb	r2, [r7, #3]
 800be5e:	4611      	mov	r1, r2
 800be60:	4618      	mov	r0, r3
 800be62:	f7f7 f9c4 	bl	80031ee <HAL_PCD_EP_GetRxCount>
 800be66:	4603      	mov	r3, r0
}
 800be68:	4618      	mov	r0, r3
 800be6a:	3708      	adds	r7, #8
 800be6c:	46bd      	mov	sp, r7
 800be6e:	bd80      	pop	{r7, pc}

0800be70 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be70:	b580      	push	{r7, lr}
 800be72:	b082      	sub	sp, #8
 800be74:	af00      	add	r7, sp, #0
 800be76:	6078      	str	r0, [r7, #4]
 800be78:	460b      	mov	r3, r1
 800be7a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800be7c:	78fb      	ldrb	r3, [r7, #3]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d002      	beq.n	800be88 <HAL_PCDEx_LPM_Callback+0x18>
 800be82:	2b01      	cmp	r3, #1
 800be84:	d013      	beq.n	800beae <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800be86:	e023      	b.n	800bed0 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	7a5b      	ldrb	r3, [r3, #9]
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d007      	beq.n	800bea0 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800be90:	f000 f83c 	bl	800bf0c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800be94:	4b10      	ldr	r3, [pc, #64]	@ (800bed8 <HAL_PCDEx_LPM_Callback+0x68>)
 800be96:	691b      	ldr	r3, [r3, #16]
 800be98:	4a0f      	ldr	r2, [pc, #60]	@ (800bed8 <HAL_PCDEx_LPM_Callback+0x68>)
 800be9a:	f023 0306 	bic.w	r3, r3, #6
 800be9e:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800bea6:	4618      	mov	r0, r3
 800bea8:	f7fe fc3e 	bl	800a728 <USBD_LL_Resume>
    break;
 800beac:	e010      	b.n	800bed0 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800beb4:	4618      	mov	r0, r3
 800beb6:	f7fe fc21 	bl	800a6fc <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	7a5b      	ldrb	r3, [r3, #9]
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d005      	beq.n	800bece <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bec2:	4b05      	ldr	r3, [pc, #20]	@ (800bed8 <HAL_PCDEx_LPM_Callback+0x68>)
 800bec4:	691b      	ldr	r3, [r3, #16]
 800bec6:	4a04      	ldr	r2, [pc, #16]	@ (800bed8 <HAL_PCDEx_LPM_Callback+0x68>)
 800bec8:	f043 0306 	orr.w	r3, r3, #6
 800becc:	6113      	str	r3, [r2, #16]
    break;
 800bece:	bf00      	nop
}
 800bed0:	bf00      	nop
 800bed2:	3708      	adds	r7, #8
 800bed4:	46bd      	mov	sp, r7
 800bed6:	bd80      	pop	{r7, pc}
 800bed8:	e000ed00 	.word	0xe000ed00

0800bedc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800bedc:	b480      	push	{r7}
 800bede:	b083      	sub	sp, #12
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800bee4:	4b03      	ldr	r3, [pc, #12]	@ (800bef4 <USBD_static_malloc+0x18>)
}
 800bee6:	4618      	mov	r0, r3
 800bee8:	370c      	adds	r7, #12
 800beea:	46bd      	mov	sp, r7
 800beec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bef0:	4770      	bx	lr
 800bef2:	bf00      	nop
 800bef4:	20001f60 	.word	0x20001f60

0800bef8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800bef8:	b480      	push	{r7}
 800befa:	b083      	sub	sp, #12
 800befc:	af00      	add	r7, sp, #0
 800befe:	6078      	str	r0, [r7, #4]

}
 800bf00:	bf00      	nop
 800bf02:	370c      	adds	r7, #12
 800bf04:	46bd      	mov	sp, r7
 800bf06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf0a:	4770      	bx	lr

0800bf0c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800bf0c:	b580      	push	{r7, lr}
 800bf0e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800bf10:	f7f4 fc06 	bl	8000720 <SystemClock_Config>
}
 800bf14:	bf00      	nop
 800bf16:	bd80      	pop	{r7, pc}

0800bf18 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bf18:	b480      	push	{r7}
 800bf1a:	b085      	sub	sp, #20
 800bf1c:	af00      	add	r7, sp, #0
 800bf1e:	4603      	mov	r3, r0
 800bf20:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf22:	2300      	movs	r3, #0
 800bf24:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bf26:	79fb      	ldrb	r3, [r7, #7]
 800bf28:	2b03      	cmp	r3, #3
 800bf2a:	d817      	bhi.n	800bf5c <USBD_Get_USB_Status+0x44>
 800bf2c:	a201      	add	r2, pc, #4	@ (adr r2, 800bf34 <USBD_Get_USB_Status+0x1c>)
 800bf2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf32:	bf00      	nop
 800bf34:	0800bf45 	.word	0x0800bf45
 800bf38:	0800bf4b 	.word	0x0800bf4b
 800bf3c:	0800bf51 	.word	0x0800bf51
 800bf40:	0800bf57 	.word	0x0800bf57
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800bf44:	2300      	movs	r3, #0
 800bf46:	73fb      	strb	r3, [r7, #15]
    break;
 800bf48:	e00b      	b.n	800bf62 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bf4a:	2303      	movs	r3, #3
 800bf4c:	73fb      	strb	r3, [r7, #15]
    break;
 800bf4e:	e008      	b.n	800bf62 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bf50:	2301      	movs	r3, #1
 800bf52:	73fb      	strb	r3, [r7, #15]
    break;
 800bf54:	e005      	b.n	800bf62 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bf56:	2303      	movs	r3, #3
 800bf58:	73fb      	strb	r3, [r7, #15]
    break;
 800bf5a:	e002      	b.n	800bf62 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800bf5c:	2303      	movs	r3, #3
 800bf5e:	73fb      	strb	r3, [r7, #15]
    break;
 800bf60:	bf00      	nop
  }
  return usb_status;
 800bf62:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf64:	4618      	mov	r0, r3
 800bf66:	3714      	adds	r7, #20
 800bf68:	46bd      	mov	sp, r7
 800bf6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf6e:	4770      	bx	lr

0800bf70 <sniprintf>:
 800bf70:	b40c      	push	{r2, r3}
 800bf72:	b530      	push	{r4, r5, lr}
 800bf74:	4b18      	ldr	r3, [pc, #96]	@ (800bfd8 <sniprintf+0x68>)
 800bf76:	1e0c      	subs	r4, r1, #0
 800bf78:	681d      	ldr	r5, [r3, #0]
 800bf7a:	b09d      	sub	sp, #116	@ 0x74
 800bf7c:	da08      	bge.n	800bf90 <sniprintf+0x20>
 800bf7e:	238b      	movs	r3, #139	@ 0x8b
 800bf80:	602b      	str	r3, [r5, #0]
 800bf82:	f04f 30ff 	mov.w	r0, #4294967295
 800bf86:	b01d      	add	sp, #116	@ 0x74
 800bf88:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bf8c:	b002      	add	sp, #8
 800bf8e:	4770      	bx	lr
 800bf90:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800bf94:	f8ad 3014 	strh.w	r3, [sp, #20]
 800bf98:	f04f 0300 	mov.w	r3, #0
 800bf9c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800bf9e:	bf14      	ite	ne
 800bfa0:	f104 33ff 	addne.w	r3, r4, #4294967295
 800bfa4:	4623      	moveq	r3, r4
 800bfa6:	9304      	str	r3, [sp, #16]
 800bfa8:	9307      	str	r3, [sp, #28]
 800bfaa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800bfae:	9002      	str	r0, [sp, #8]
 800bfb0:	9006      	str	r0, [sp, #24]
 800bfb2:	f8ad 3016 	strh.w	r3, [sp, #22]
 800bfb6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800bfb8:	ab21      	add	r3, sp, #132	@ 0x84
 800bfba:	a902      	add	r1, sp, #8
 800bfbc:	4628      	mov	r0, r5
 800bfbe:	9301      	str	r3, [sp, #4]
 800bfc0:	f000 f9a2 	bl	800c308 <_svfiprintf_r>
 800bfc4:	1c43      	adds	r3, r0, #1
 800bfc6:	bfbc      	itt	lt
 800bfc8:	238b      	movlt	r3, #139	@ 0x8b
 800bfca:	602b      	strlt	r3, [r5, #0]
 800bfcc:	2c00      	cmp	r4, #0
 800bfce:	d0da      	beq.n	800bf86 <sniprintf+0x16>
 800bfd0:	9b02      	ldr	r3, [sp, #8]
 800bfd2:	2200      	movs	r2, #0
 800bfd4:	701a      	strb	r2, [r3, #0]
 800bfd6:	e7d6      	b.n	800bf86 <sniprintf+0x16>
 800bfd8:	2000019c 	.word	0x2000019c

0800bfdc <memset>:
 800bfdc:	4402      	add	r2, r0
 800bfde:	4603      	mov	r3, r0
 800bfe0:	4293      	cmp	r3, r2
 800bfe2:	d100      	bne.n	800bfe6 <memset+0xa>
 800bfe4:	4770      	bx	lr
 800bfe6:	f803 1b01 	strb.w	r1, [r3], #1
 800bfea:	e7f9      	b.n	800bfe0 <memset+0x4>

0800bfec <__errno>:
 800bfec:	4b01      	ldr	r3, [pc, #4]	@ (800bff4 <__errno+0x8>)
 800bfee:	6818      	ldr	r0, [r3, #0]
 800bff0:	4770      	bx	lr
 800bff2:	bf00      	nop
 800bff4:	2000019c 	.word	0x2000019c

0800bff8 <__libc_init_array>:
 800bff8:	b570      	push	{r4, r5, r6, lr}
 800bffa:	4d0d      	ldr	r5, [pc, #52]	@ (800c030 <__libc_init_array+0x38>)
 800bffc:	4c0d      	ldr	r4, [pc, #52]	@ (800c034 <__libc_init_array+0x3c>)
 800bffe:	1b64      	subs	r4, r4, r5
 800c000:	10a4      	asrs	r4, r4, #2
 800c002:	2600      	movs	r6, #0
 800c004:	42a6      	cmp	r6, r4
 800c006:	d109      	bne.n	800c01c <__libc_init_array+0x24>
 800c008:	4d0b      	ldr	r5, [pc, #44]	@ (800c038 <__libc_init_array+0x40>)
 800c00a:	4c0c      	ldr	r4, [pc, #48]	@ (800c03c <__libc_init_array+0x44>)
 800c00c:	f000 fc64 	bl	800c8d8 <_init>
 800c010:	1b64      	subs	r4, r4, r5
 800c012:	10a4      	asrs	r4, r4, #2
 800c014:	2600      	movs	r6, #0
 800c016:	42a6      	cmp	r6, r4
 800c018:	d105      	bne.n	800c026 <__libc_init_array+0x2e>
 800c01a:	bd70      	pop	{r4, r5, r6, pc}
 800c01c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c020:	4798      	blx	r3
 800c022:	3601      	adds	r6, #1
 800c024:	e7ee      	b.n	800c004 <__libc_init_array+0xc>
 800c026:	f855 3b04 	ldr.w	r3, [r5], #4
 800c02a:	4798      	blx	r3
 800c02c:	3601      	adds	r6, #1
 800c02e:	e7f2      	b.n	800c016 <__libc_init_array+0x1e>
 800c030:	0800ca48 	.word	0x0800ca48
 800c034:	0800ca48 	.word	0x0800ca48
 800c038:	0800ca48 	.word	0x0800ca48
 800c03c:	0800ca4c 	.word	0x0800ca4c

0800c040 <__retarget_lock_acquire_recursive>:
 800c040:	4770      	bx	lr

0800c042 <__retarget_lock_release_recursive>:
 800c042:	4770      	bx	lr

0800c044 <memcpy>:
 800c044:	440a      	add	r2, r1
 800c046:	4291      	cmp	r1, r2
 800c048:	f100 33ff 	add.w	r3, r0, #4294967295
 800c04c:	d100      	bne.n	800c050 <memcpy+0xc>
 800c04e:	4770      	bx	lr
 800c050:	b510      	push	{r4, lr}
 800c052:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c056:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c05a:	4291      	cmp	r1, r2
 800c05c:	d1f9      	bne.n	800c052 <memcpy+0xe>
 800c05e:	bd10      	pop	{r4, pc}

0800c060 <_free_r>:
 800c060:	b538      	push	{r3, r4, r5, lr}
 800c062:	4605      	mov	r5, r0
 800c064:	2900      	cmp	r1, #0
 800c066:	d041      	beq.n	800c0ec <_free_r+0x8c>
 800c068:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c06c:	1f0c      	subs	r4, r1, #4
 800c06e:	2b00      	cmp	r3, #0
 800c070:	bfb8      	it	lt
 800c072:	18e4      	addlt	r4, r4, r3
 800c074:	f000 f8e0 	bl	800c238 <__malloc_lock>
 800c078:	4a1d      	ldr	r2, [pc, #116]	@ (800c0f0 <_free_r+0x90>)
 800c07a:	6813      	ldr	r3, [r2, #0]
 800c07c:	b933      	cbnz	r3, 800c08c <_free_r+0x2c>
 800c07e:	6063      	str	r3, [r4, #4]
 800c080:	6014      	str	r4, [r2, #0]
 800c082:	4628      	mov	r0, r5
 800c084:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c088:	f000 b8dc 	b.w	800c244 <__malloc_unlock>
 800c08c:	42a3      	cmp	r3, r4
 800c08e:	d908      	bls.n	800c0a2 <_free_r+0x42>
 800c090:	6820      	ldr	r0, [r4, #0]
 800c092:	1821      	adds	r1, r4, r0
 800c094:	428b      	cmp	r3, r1
 800c096:	bf01      	itttt	eq
 800c098:	6819      	ldreq	r1, [r3, #0]
 800c09a:	685b      	ldreq	r3, [r3, #4]
 800c09c:	1809      	addeq	r1, r1, r0
 800c09e:	6021      	streq	r1, [r4, #0]
 800c0a0:	e7ed      	b.n	800c07e <_free_r+0x1e>
 800c0a2:	461a      	mov	r2, r3
 800c0a4:	685b      	ldr	r3, [r3, #4]
 800c0a6:	b10b      	cbz	r3, 800c0ac <_free_r+0x4c>
 800c0a8:	42a3      	cmp	r3, r4
 800c0aa:	d9fa      	bls.n	800c0a2 <_free_r+0x42>
 800c0ac:	6811      	ldr	r1, [r2, #0]
 800c0ae:	1850      	adds	r0, r2, r1
 800c0b0:	42a0      	cmp	r0, r4
 800c0b2:	d10b      	bne.n	800c0cc <_free_r+0x6c>
 800c0b4:	6820      	ldr	r0, [r4, #0]
 800c0b6:	4401      	add	r1, r0
 800c0b8:	1850      	adds	r0, r2, r1
 800c0ba:	4283      	cmp	r3, r0
 800c0bc:	6011      	str	r1, [r2, #0]
 800c0be:	d1e0      	bne.n	800c082 <_free_r+0x22>
 800c0c0:	6818      	ldr	r0, [r3, #0]
 800c0c2:	685b      	ldr	r3, [r3, #4]
 800c0c4:	6053      	str	r3, [r2, #4]
 800c0c6:	4408      	add	r0, r1
 800c0c8:	6010      	str	r0, [r2, #0]
 800c0ca:	e7da      	b.n	800c082 <_free_r+0x22>
 800c0cc:	d902      	bls.n	800c0d4 <_free_r+0x74>
 800c0ce:	230c      	movs	r3, #12
 800c0d0:	602b      	str	r3, [r5, #0]
 800c0d2:	e7d6      	b.n	800c082 <_free_r+0x22>
 800c0d4:	6820      	ldr	r0, [r4, #0]
 800c0d6:	1821      	adds	r1, r4, r0
 800c0d8:	428b      	cmp	r3, r1
 800c0da:	bf04      	itt	eq
 800c0dc:	6819      	ldreq	r1, [r3, #0]
 800c0de:	685b      	ldreq	r3, [r3, #4]
 800c0e0:	6063      	str	r3, [r4, #4]
 800c0e2:	bf04      	itt	eq
 800c0e4:	1809      	addeq	r1, r1, r0
 800c0e6:	6021      	streq	r1, [r4, #0]
 800c0e8:	6054      	str	r4, [r2, #4]
 800c0ea:	e7ca      	b.n	800c082 <_free_r+0x22>
 800c0ec:	bd38      	pop	{r3, r4, r5, pc}
 800c0ee:	bf00      	nop
 800c0f0:	200022c4 	.word	0x200022c4

0800c0f4 <sbrk_aligned>:
 800c0f4:	b570      	push	{r4, r5, r6, lr}
 800c0f6:	4e0f      	ldr	r6, [pc, #60]	@ (800c134 <sbrk_aligned+0x40>)
 800c0f8:	460c      	mov	r4, r1
 800c0fa:	6831      	ldr	r1, [r6, #0]
 800c0fc:	4605      	mov	r5, r0
 800c0fe:	b911      	cbnz	r1, 800c106 <sbrk_aligned+0x12>
 800c100:	f000 fba4 	bl	800c84c <_sbrk_r>
 800c104:	6030      	str	r0, [r6, #0]
 800c106:	4621      	mov	r1, r4
 800c108:	4628      	mov	r0, r5
 800c10a:	f000 fb9f 	bl	800c84c <_sbrk_r>
 800c10e:	1c43      	adds	r3, r0, #1
 800c110:	d103      	bne.n	800c11a <sbrk_aligned+0x26>
 800c112:	f04f 34ff 	mov.w	r4, #4294967295
 800c116:	4620      	mov	r0, r4
 800c118:	bd70      	pop	{r4, r5, r6, pc}
 800c11a:	1cc4      	adds	r4, r0, #3
 800c11c:	f024 0403 	bic.w	r4, r4, #3
 800c120:	42a0      	cmp	r0, r4
 800c122:	d0f8      	beq.n	800c116 <sbrk_aligned+0x22>
 800c124:	1a21      	subs	r1, r4, r0
 800c126:	4628      	mov	r0, r5
 800c128:	f000 fb90 	bl	800c84c <_sbrk_r>
 800c12c:	3001      	adds	r0, #1
 800c12e:	d1f2      	bne.n	800c116 <sbrk_aligned+0x22>
 800c130:	e7ef      	b.n	800c112 <sbrk_aligned+0x1e>
 800c132:	bf00      	nop
 800c134:	200022c0 	.word	0x200022c0

0800c138 <_malloc_r>:
 800c138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c13c:	1ccd      	adds	r5, r1, #3
 800c13e:	f025 0503 	bic.w	r5, r5, #3
 800c142:	3508      	adds	r5, #8
 800c144:	2d0c      	cmp	r5, #12
 800c146:	bf38      	it	cc
 800c148:	250c      	movcc	r5, #12
 800c14a:	2d00      	cmp	r5, #0
 800c14c:	4606      	mov	r6, r0
 800c14e:	db01      	blt.n	800c154 <_malloc_r+0x1c>
 800c150:	42a9      	cmp	r1, r5
 800c152:	d904      	bls.n	800c15e <_malloc_r+0x26>
 800c154:	230c      	movs	r3, #12
 800c156:	6033      	str	r3, [r6, #0]
 800c158:	2000      	movs	r0, #0
 800c15a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c15e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c234 <_malloc_r+0xfc>
 800c162:	f000 f869 	bl	800c238 <__malloc_lock>
 800c166:	f8d8 3000 	ldr.w	r3, [r8]
 800c16a:	461c      	mov	r4, r3
 800c16c:	bb44      	cbnz	r4, 800c1c0 <_malloc_r+0x88>
 800c16e:	4629      	mov	r1, r5
 800c170:	4630      	mov	r0, r6
 800c172:	f7ff ffbf 	bl	800c0f4 <sbrk_aligned>
 800c176:	1c43      	adds	r3, r0, #1
 800c178:	4604      	mov	r4, r0
 800c17a:	d158      	bne.n	800c22e <_malloc_r+0xf6>
 800c17c:	f8d8 4000 	ldr.w	r4, [r8]
 800c180:	4627      	mov	r7, r4
 800c182:	2f00      	cmp	r7, #0
 800c184:	d143      	bne.n	800c20e <_malloc_r+0xd6>
 800c186:	2c00      	cmp	r4, #0
 800c188:	d04b      	beq.n	800c222 <_malloc_r+0xea>
 800c18a:	6823      	ldr	r3, [r4, #0]
 800c18c:	4639      	mov	r1, r7
 800c18e:	4630      	mov	r0, r6
 800c190:	eb04 0903 	add.w	r9, r4, r3
 800c194:	f000 fb5a 	bl	800c84c <_sbrk_r>
 800c198:	4581      	cmp	r9, r0
 800c19a:	d142      	bne.n	800c222 <_malloc_r+0xea>
 800c19c:	6821      	ldr	r1, [r4, #0]
 800c19e:	1a6d      	subs	r5, r5, r1
 800c1a0:	4629      	mov	r1, r5
 800c1a2:	4630      	mov	r0, r6
 800c1a4:	f7ff ffa6 	bl	800c0f4 <sbrk_aligned>
 800c1a8:	3001      	adds	r0, #1
 800c1aa:	d03a      	beq.n	800c222 <_malloc_r+0xea>
 800c1ac:	6823      	ldr	r3, [r4, #0]
 800c1ae:	442b      	add	r3, r5
 800c1b0:	6023      	str	r3, [r4, #0]
 800c1b2:	f8d8 3000 	ldr.w	r3, [r8]
 800c1b6:	685a      	ldr	r2, [r3, #4]
 800c1b8:	bb62      	cbnz	r2, 800c214 <_malloc_r+0xdc>
 800c1ba:	f8c8 7000 	str.w	r7, [r8]
 800c1be:	e00f      	b.n	800c1e0 <_malloc_r+0xa8>
 800c1c0:	6822      	ldr	r2, [r4, #0]
 800c1c2:	1b52      	subs	r2, r2, r5
 800c1c4:	d420      	bmi.n	800c208 <_malloc_r+0xd0>
 800c1c6:	2a0b      	cmp	r2, #11
 800c1c8:	d917      	bls.n	800c1fa <_malloc_r+0xc2>
 800c1ca:	1961      	adds	r1, r4, r5
 800c1cc:	42a3      	cmp	r3, r4
 800c1ce:	6025      	str	r5, [r4, #0]
 800c1d0:	bf18      	it	ne
 800c1d2:	6059      	strne	r1, [r3, #4]
 800c1d4:	6863      	ldr	r3, [r4, #4]
 800c1d6:	bf08      	it	eq
 800c1d8:	f8c8 1000 	streq.w	r1, [r8]
 800c1dc:	5162      	str	r2, [r4, r5]
 800c1de:	604b      	str	r3, [r1, #4]
 800c1e0:	4630      	mov	r0, r6
 800c1e2:	f000 f82f 	bl	800c244 <__malloc_unlock>
 800c1e6:	f104 000b 	add.w	r0, r4, #11
 800c1ea:	1d23      	adds	r3, r4, #4
 800c1ec:	f020 0007 	bic.w	r0, r0, #7
 800c1f0:	1ac2      	subs	r2, r0, r3
 800c1f2:	bf1c      	itt	ne
 800c1f4:	1a1b      	subne	r3, r3, r0
 800c1f6:	50a3      	strne	r3, [r4, r2]
 800c1f8:	e7af      	b.n	800c15a <_malloc_r+0x22>
 800c1fa:	6862      	ldr	r2, [r4, #4]
 800c1fc:	42a3      	cmp	r3, r4
 800c1fe:	bf0c      	ite	eq
 800c200:	f8c8 2000 	streq.w	r2, [r8]
 800c204:	605a      	strne	r2, [r3, #4]
 800c206:	e7eb      	b.n	800c1e0 <_malloc_r+0xa8>
 800c208:	4623      	mov	r3, r4
 800c20a:	6864      	ldr	r4, [r4, #4]
 800c20c:	e7ae      	b.n	800c16c <_malloc_r+0x34>
 800c20e:	463c      	mov	r4, r7
 800c210:	687f      	ldr	r7, [r7, #4]
 800c212:	e7b6      	b.n	800c182 <_malloc_r+0x4a>
 800c214:	461a      	mov	r2, r3
 800c216:	685b      	ldr	r3, [r3, #4]
 800c218:	42a3      	cmp	r3, r4
 800c21a:	d1fb      	bne.n	800c214 <_malloc_r+0xdc>
 800c21c:	2300      	movs	r3, #0
 800c21e:	6053      	str	r3, [r2, #4]
 800c220:	e7de      	b.n	800c1e0 <_malloc_r+0xa8>
 800c222:	230c      	movs	r3, #12
 800c224:	6033      	str	r3, [r6, #0]
 800c226:	4630      	mov	r0, r6
 800c228:	f000 f80c 	bl	800c244 <__malloc_unlock>
 800c22c:	e794      	b.n	800c158 <_malloc_r+0x20>
 800c22e:	6005      	str	r5, [r0, #0]
 800c230:	e7d6      	b.n	800c1e0 <_malloc_r+0xa8>
 800c232:	bf00      	nop
 800c234:	200022c4 	.word	0x200022c4

0800c238 <__malloc_lock>:
 800c238:	4801      	ldr	r0, [pc, #4]	@ (800c240 <__malloc_lock+0x8>)
 800c23a:	f7ff bf01 	b.w	800c040 <__retarget_lock_acquire_recursive>
 800c23e:	bf00      	nop
 800c240:	200022bc 	.word	0x200022bc

0800c244 <__malloc_unlock>:
 800c244:	4801      	ldr	r0, [pc, #4]	@ (800c24c <__malloc_unlock+0x8>)
 800c246:	f7ff befc 	b.w	800c042 <__retarget_lock_release_recursive>
 800c24a:	bf00      	nop
 800c24c:	200022bc 	.word	0x200022bc

0800c250 <__ssputs_r>:
 800c250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c254:	688e      	ldr	r6, [r1, #8]
 800c256:	461f      	mov	r7, r3
 800c258:	42be      	cmp	r6, r7
 800c25a:	680b      	ldr	r3, [r1, #0]
 800c25c:	4682      	mov	sl, r0
 800c25e:	460c      	mov	r4, r1
 800c260:	4690      	mov	r8, r2
 800c262:	d82d      	bhi.n	800c2c0 <__ssputs_r+0x70>
 800c264:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c268:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c26c:	d026      	beq.n	800c2bc <__ssputs_r+0x6c>
 800c26e:	6965      	ldr	r5, [r4, #20]
 800c270:	6909      	ldr	r1, [r1, #16]
 800c272:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c276:	eba3 0901 	sub.w	r9, r3, r1
 800c27a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c27e:	1c7b      	adds	r3, r7, #1
 800c280:	444b      	add	r3, r9
 800c282:	106d      	asrs	r5, r5, #1
 800c284:	429d      	cmp	r5, r3
 800c286:	bf38      	it	cc
 800c288:	461d      	movcc	r5, r3
 800c28a:	0553      	lsls	r3, r2, #21
 800c28c:	d527      	bpl.n	800c2de <__ssputs_r+0x8e>
 800c28e:	4629      	mov	r1, r5
 800c290:	f7ff ff52 	bl	800c138 <_malloc_r>
 800c294:	4606      	mov	r6, r0
 800c296:	b360      	cbz	r0, 800c2f2 <__ssputs_r+0xa2>
 800c298:	6921      	ldr	r1, [r4, #16]
 800c29a:	464a      	mov	r2, r9
 800c29c:	f7ff fed2 	bl	800c044 <memcpy>
 800c2a0:	89a3      	ldrh	r3, [r4, #12]
 800c2a2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c2a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c2aa:	81a3      	strh	r3, [r4, #12]
 800c2ac:	6126      	str	r6, [r4, #16]
 800c2ae:	6165      	str	r5, [r4, #20]
 800c2b0:	444e      	add	r6, r9
 800c2b2:	eba5 0509 	sub.w	r5, r5, r9
 800c2b6:	6026      	str	r6, [r4, #0]
 800c2b8:	60a5      	str	r5, [r4, #8]
 800c2ba:	463e      	mov	r6, r7
 800c2bc:	42be      	cmp	r6, r7
 800c2be:	d900      	bls.n	800c2c2 <__ssputs_r+0x72>
 800c2c0:	463e      	mov	r6, r7
 800c2c2:	6820      	ldr	r0, [r4, #0]
 800c2c4:	4632      	mov	r2, r6
 800c2c6:	4641      	mov	r1, r8
 800c2c8:	f000 faa6 	bl	800c818 <memmove>
 800c2cc:	68a3      	ldr	r3, [r4, #8]
 800c2ce:	1b9b      	subs	r3, r3, r6
 800c2d0:	60a3      	str	r3, [r4, #8]
 800c2d2:	6823      	ldr	r3, [r4, #0]
 800c2d4:	4433      	add	r3, r6
 800c2d6:	6023      	str	r3, [r4, #0]
 800c2d8:	2000      	movs	r0, #0
 800c2da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2de:	462a      	mov	r2, r5
 800c2e0:	f000 fac4 	bl	800c86c <_realloc_r>
 800c2e4:	4606      	mov	r6, r0
 800c2e6:	2800      	cmp	r0, #0
 800c2e8:	d1e0      	bne.n	800c2ac <__ssputs_r+0x5c>
 800c2ea:	6921      	ldr	r1, [r4, #16]
 800c2ec:	4650      	mov	r0, sl
 800c2ee:	f7ff feb7 	bl	800c060 <_free_r>
 800c2f2:	230c      	movs	r3, #12
 800c2f4:	f8ca 3000 	str.w	r3, [sl]
 800c2f8:	89a3      	ldrh	r3, [r4, #12]
 800c2fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c2fe:	81a3      	strh	r3, [r4, #12]
 800c300:	f04f 30ff 	mov.w	r0, #4294967295
 800c304:	e7e9      	b.n	800c2da <__ssputs_r+0x8a>
	...

0800c308 <_svfiprintf_r>:
 800c308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c30c:	4698      	mov	r8, r3
 800c30e:	898b      	ldrh	r3, [r1, #12]
 800c310:	061b      	lsls	r3, r3, #24
 800c312:	b09d      	sub	sp, #116	@ 0x74
 800c314:	4607      	mov	r7, r0
 800c316:	460d      	mov	r5, r1
 800c318:	4614      	mov	r4, r2
 800c31a:	d510      	bpl.n	800c33e <_svfiprintf_r+0x36>
 800c31c:	690b      	ldr	r3, [r1, #16]
 800c31e:	b973      	cbnz	r3, 800c33e <_svfiprintf_r+0x36>
 800c320:	2140      	movs	r1, #64	@ 0x40
 800c322:	f7ff ff09 	bl	800c138 <_malloc_r>
 800c326:	6028      	str	r0, [r5, #0]
 800c328:	6128      	str	r0, [r5, #16]
 800c32a:	b930      	cbnz	r0, 800c33a <_svfiprintf_r+0x32>
 800c32c:	230c      	movs	r3, #12
 800c32e:	603b      	str	r3, [r7, #0]
 800c330:	f04f 30ff 	mov.w	r0, #4294967295
 800c334:	b01d      	add	sp, #116	@ 0x74
 800c336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c33a:	2340      	movs	r3, #64	@ 0x40
 800c33c:	616b      	str	r3, [r5, #20]
 800c33e:	2300      	movs	r3, #0
 800c340:	9309      	str	r3, [sp, #36]	@ 0x24
 800c342:	2320      	movs	r3, #32
 800c344:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c348:	f8cd 800c 	str.w	r8, [sp, #12]
 800c34c:	2330      	movs	r3, #48	@ 0x30
 800c34e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c4ec <_svfiprintf_r+0x1e4>
 800c352:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c356:	f04f 0901 	mov.w	r9, #1
 800c35a:	4623      	mov	r3, r4
 800c35c:	469a      	mov	sl, r3
 800c35e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c362:	b10a      	cbz	r2, 800c368 <_svfiprintf_r+0x60>
 800c364:	2a25      	cmp	r2, #37	@ 0x25
 800c366:	d1f9      	bne.n	800c35c <_svfiprintf_r+0x54>
 800c368:	ebba 0b04 	subs.w	fp, sl, r4
 800c36c:	d00b      	beq.n	800c386 <_svfiprintf_r+0x7e>
 800c36e:	465b      	mov	r3, fp
 800c370:	4622      	mov	r2, r4
 800c372:	4629      	mov	r1, r5
 800c374:	4638      	mov	r0, r7
 800c376:	f7ff ff6b 	bl	800c250 <__ssputs_r>
 800c37a:	3001      	adds	r0, #1
 800c37c:	f000 80a7 	beq.w	800c4ce <_svfiprintf_r+0x1c6>
 800c380:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c382:	445a      	add	r2, fp
 800c384:	9209      	str	r2, [sp, #36]	@ 0x24
 800c386:	f89a 3000 	ldrb.w	r3, [sl]
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	f000 809f 	beq.w	800c4ce <_svfiprintf_r+0x1c6>
 800c390:	2300      	movs	r3, #0
 800c392:	f04f 32ff 	mov.w	r2, #4294967295
 800c396:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c39a:	f10a 0a01 	add.w	sl, sl, #1
 800c39e:	9304      	str	r3, [sp, #16]
 800c3a0:	9307      	str	r3, [sp, #28]
 800c3a2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c3a6:	931a      	str	r3, [sp, #104]	@ 0x68
 800c3a8:	4654      	mov	r4, sl
 800c3aa:	2205      	movs	r2, #5
 800c3ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3b0:	484e      	ldr	r0, [pc, #312]	@ (800c4ec <_svfiprintf_r+0x1e4>)
 800c3b2:	f7f3 ff3d 	bl	8000230 <memchr>
 800c3b6:	9a04      	ldr	r2, [sp, #16]
 800c3b8:	b9d8      	cbnz	r0, 800c3f2 <_svfiprintf_r+0xea>
 800c3ba:	06d0      	lsls	r0, r2, #27
 800c3bc:	bf44      	itt	mi
 800c3be:	2320      	movmi	r3, #32
 800c3c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c3c4:	0711      	lsls	r1, r2, #28
 800c3c6:	bf44      	itt	mi
 800c3c8:	232b      	movmi	r3, #43	@ 0x2b
 800c3ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c3ce:	f89a 3000 	ldrb.w	r3, [sl]
 800c3d2:	2b2a      	cmp	r3, #42	@ 0x2a
 800c3d4:	d015      	beq.n	800c402 <_svfiprintf_r+0xfa>
 800c3d6:	9a07      	ldr	r2, [sp, #28]
 800c3d8:	4654      	mov	r4, sl
 800c3da:	2000      	movs	r0, #0
 800c3dc:	f04f 0c0a 	mov.w	ip, #10
 800c3e0:	4621      	mov	r1, r4
 800c3e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c3e6:	3b30      	subs	r3, #48	@ 0x30
 800c3e8:	2b09      	cmp	r3, #9
 800c3ea:	d94b      	bls.n	800c484 <_svfiprintf_r+0x17c>
 800c3ec:	b1b0      	cbz	r0, 800c41c <_svfiprintf_r+0x114>
 800c3ee:	9207      	str	r2, [sp, #28]
 800c3f0:	e014      	b.n	800c41c <_svfiprintf_r+0x114>
 800c3f2:	eba0 0308 	sub.w	r3, r0, r8
 800c3f6:	fa09 f303 	lsl.w	r3, r9, r3
 800c3fa:	4313      	orrs	r3, r2
 800c3fc:	9304      	str	r3, [sp, #16]
 800c3fe:	46a2      	mov	sl, r4
 800c400:	e7d2      	b.n	800c3a8 <_svfiprintf_r+0xa0>
 800c402:	9b03      	ldr	r3, [sp, #12]
 800c404:	1d19      	adds	r1, r3, #4
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	9103      	str	r1, [sp, #12]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	bfbb      	ittet	lt
 800c40e:	425b      	neglt	r3, r3
 800c410:	f042 0202 	orrlt.w	r2, r2, #2
 800c414:	9307      	strge	r3, [sp, #28]
 800c416:	9307      	strlt	r3, [sp, #28]
 800c418:	bfb8      	it	lt
 800c41a:	9204      	strlt	r2, [sp, #16]
 800c41c:	7823      	ldrb	r3, [r4, #0]
 800c41e:	2b2e      	cmp	r3, #46	@ 0x2e
 800c420:	d10a      	bne.n	800c438 <_svfiprintf_r+0x130>
 800c422:	7863      	ldrb	r3, [r4, #1]
 800c424:	2b2a      	cmp	r3, #42	@ 0x2a
 800c426:	d132      	bne.n	800c48e <_svfiprintf_r+0x186>
 800c428:	9b03      	ldr	r3, [sp, #12]
 800c42a:	1d1a      	adds	r2, r3, #4
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	9203      	str	r2, [sp, #12]
 800c430:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c434:	3402      	adds	r4, #2
 800c436:	9305      	str	r3, [sp, #20]
 800c438:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c4fc <_svfiprintf_r+0x1f4>
 800c43c:	7821      	ldrb	r1, [r4, #0]
 800c43e:	2203      	movs	r2, #3
 800c440:	4650      	mov	r0, sl
 800c442:	f7f3 fef5 	bl	8000230 <memchr>
 800c446:	b138      	cbz	r0, 800c458 <_svfiprintf_r+0x150>
 800c448:	9b04      	ldr	r3, [sp, #16]
 800c44a:	eba0 000a 	sub.w	r0, r0, sl
 800c44e:	2240      	movs	r2, #64	@ 0x40
 800c450:	4082      	lsls	r2, r0
 800c452:	4313      	orrs	r3, r2
 800c454:	3401      	adds	r4, #1
 800c456:	9304      	str	r3, [sp, #16]
 800c458:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c45c:	4824      	ldr	r0, [pc, #144]	@ (800c4f0 <_svfiprintf_r+0x1e8>)
 800c45e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c462:	2206      	movs	r2, #6
 800c464:	f7f3 fee4 	bl	8000230 <memchr>
 800c468:	2800      	cmp	r0, #0
 800c46a:	d036      	beq.n	800c4da <_svfiprintf_r+0x1d2>
 800c46c:	4b21      	ldr	r3, [pc, #132]	@ (800c4f4 <_svfiprintf_r+0x1ec>)
 800c46e:	bb1b      	cbnz	r3, 800c4b8 <_svfiprintf_r+0x1b0>
 800c470:	9b03      	ldr	r3, [sp, #12]
 800c472:	3307      	adds	r3, #7
 800c474:	f023 0307 	bic.w	r3, r3, #7
 800c478:	3308      	adds	r3, #8
 800c47a:	9303      	str	r3, [sp, #12]
 800c47c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c47e:	4433      	add	r3, r6
 800c480:	9309      	str	r3, [sp, #36]	@ 0x24
 800c482:	e76a      	b.n	800c35a <_svfiprintf_r+0x52>
 800c484:	fb0c 3202 	mla	r2, ip, r2, r3
 800c488:	460c      	mov	r4, r1
 800c48a:	2001      	movs	r0, #1
 800c48c:	e7a8      	b.n	800c3e0 <_svfiprintf_r+0xd8>
 800c48e:	2300      	movs	r3, #0
 800c490:	3401      	adds	r4, #1
 800c492:	9305      	str	r3, [sp, #20]
 800c494:	4619      	mov	r1, r3
 800c496:	f04f 0c0a 	mov.w	ip, #10
 800c49a:	4620      	mov	r0, r4
 800c49c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c4a0:	3a30      	subs	r2, #48	@ 0x30
 800c4a2:	2a09      	cmp	r2, #9
 800c4a4:	d903      	bls.n	800c4ae <_svfiprintf_r+0x1a6>
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d0c6      	beq.n	800c438 <_svfiprintf_r+0x130>
 800c4aa:	9105      	str	r1, [sp, #20]
 800c4ac:	e7c4      	b.n	800c438 <_svfiprintf_r+0x130>
 800c4ae:	fb0c 2101 	mla	r1, ip, r1, r2
 800c4b2:	4604      	mov	r4, r0
 800c4b4:	2301      	movs	r3, #1
 800c4b6:	e7f0      	b.n	800c49a <_svfiprintf_r+0x192>
 800c4b8:	ab03      	add	r3, sp, #12
 800c4ba:	9300      	str	r3, [sp, #0]
 800c4bc:	462a      	mov	r2, r5
 800c4be:	4b0e      	ldr	r3, [pc, #56]	@ (800c4f8 <_svfiprintf_r+0x1f0>)
 800c4c0:	a904      	add	r1, sp, #16
 800c4c2:	4638      	mov	r0, r7
 800c4c4:	f3af 8000 	nop.w
 800c4c8:	1c42      	adds	r2, r0, #1
 800c4ca:	4606      	mov	r6, r0
 800c4cc:	d1d6      	bne.n	800c47c <_svfiprintf_r+0x174>
 800c4ce:	89ab      	ldrh	r3, [r5, #12]
 800c4d0:	065b      	lsls	r3, r3, #25
 800c4d2:	f53f af2d 	bmi.w	800c330 <_svfiprintf_r+0x28>
 800c4d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c4d8:	e72c      	b.n	800c334 <_svfiprintf_r+0x2c>
 800c4da:	ab03      	add	r3, sp, #12
 800c4dc:	9300      	str	r3, [sp, #0]
 800c4de:	462a      	mov	r2, r5
 800c4e0:	4b05      	ldr	r3, [pc, #20]	@ (800c4f8 <_svfiprintf_r+0x1f0>)
 800c4e2:	a904      	add	r1, sp, #16
 800c4e4:	4638      	mov	r0, r7
 800c4e6:	f000 f879 	bl	800c5dc <_printf_i>
 800c4ea:	e7ed      	b.n	800c4c8 <_svfiprintf_r+0x1c0>
 800c4ec:	0800ca0c 	.word	0x0800ca0c
 800c4f0:	0800ca16 	.word	0x0800ca16
 800c4f4:	00000000 	.word	0x00000000
 800c4f8:	0800c251 	.word	0x0800c251
 800c4fc:	0800ca12 	.word	0x0800ca12

0800c500 <_printf_common>:
 800c500:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c504:	4616      	mov	r6, r2
 800c506:	4698      	mov	r8, r3
 800c508:	688a      	ldr	r2, [r1, #8]
 800c50a:	690b      	ldr	r3, [r1, #16]
 800c50c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c510:	4293      	cmp	r3, r2
 800c512:	bfb8      	it	lt
 800c514:	4613      	movlt	r3, r2
 800c516:	6033      	str	r3, [r6, #0]
 800c518:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c51c:	4607      	mov	r7, r0
 800c51e:	460c      	mov	r4, r1
 800c520:	b10a      	cbz	r2, 800c526 <_printf_common+0x26>
 800c522:	3301      	adds	r3, #1
 800c524:	6033      	str	r3, [r6, #0]
 800c526:	6823      	ldr	r3, [r4, #0]
 800c528:	0699      	lsls	r1, r3, #26
 800c52a:	bf42      	ittt	mi
 800c52c:	6833      	ldrmi	r3, [r6, #0]
 800c52e:	3302      	addmi	r3, #2
 800c530:	6033      	strmi	r3, [r6, #0]
 800c532:	6825      	ldr	r5, [r4, #0]
 800c534:	f015 0506 	ands.w	r5, r5, #6
 800c538:	d106      	bne.n	800c548 <_printf_common+0x48>
 800c53a:	f104 0a19 	add.w	sl, r4, #25
 800c53e:	68e3      	ldr	r3, [r4, #12]
 800c540:	6832      	ldr	r2, [r6, #0]
 800c542:	1a9b      	subs	r3, r3, r2
 800c544:	42ab      	cmp	r3, r5
 800c546:	dc26      	bgt.n	800c596 <_printf_common+0x96>
 800c548:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c54c:	6822      	ldr	r2, [r4, #0]
 800c54e:	3b00      	subs	r3, #0
 800c550:	bf18      	it	ne
 800c552:	2301      	movne	r3, #1
 800c554:	0692      	lsls	r2, r2, #26
 800c556:	d42b      	bmi.n	800c5b0 <_printf_common+0xb0>
 800c558:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c55c:	4641      	mov	r1, r8
 800c55e:	4638      	mov	r0, r7
 800c560:	47c8      	blx	r9
 800c562:	3001      	adds	r0, #1
 800c564:	d01e      	beq.n	800c5a4 <_printf_common+0xa4>
 800c566:	6823      	ldr	r3, [r4, #0]
 800c568:	6922      	ldr	r2, [r4, #16]
 800c56a:	f003 0306 	and.w	r3, r3, #6
 800c56e:	2b04      	cmp	r3, #4
 800c570:	bf02      	ittt	eq
 800c572:	68e5      	ldreq	r5, [r4, #12]
 800c574:	6833      	ldreq	r3, [r6, #0]
 800c576:	1aed      	subeq	r5, r5, r3
 800c578:	68a3      	ldr	r3, [r4, #8]
 800c57a:	bf0c      	ite	eq
 800c57c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c580:	2500      	movne	r5, #0
 800c582:	4293      	cmp	r3, r2
 800c584:	bfc4      	itt	gt
 800c586:	1a9b      	subgt	r3, r3, r2
 800c588:	18ed      	addgt	r5, r5, r3
 800c58a:	2600      	movs	r6, #0
 800c58c:	341a      	adds	r4, #26
 800c58e:	42b5      	cmp	r5, r6
 800c590:	d11a      	bne.n	800c5c8 <_printf_common+0xc8>
 800c592:	2000      	movs	r0, #0
 800c594:	e008      	b.n	800c5a8 <_printf_common+0xa8>
 800c596:	2301      	movs	r3, #1
 800c598:	4652      	mov	r2, sl
 800c59a:	4641      	mov	r1, r8
 800c59c:	4638      	mov	r0, r7
 800c59e:	47c8      	blx	r9
 800c5a0:	3001      	adds	r0, #1
 800c5a2:	d103      	bne.n	800c5ac <_printf_common+0xac>
 800c5a4:	f04f 30ff 	mov.w	r0, #4294967295
 800c5a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5ac:	3501      	adds	r5, #1
 800c5ae:	e7c6      	b.n	800c53e <_printf_common+0x3e>
 800c5b0:	18e1      	adds	r1, r4, r3
 800c5b2:	1c5a      	adds	r2, r3, #1
 800c5b4:	2030      	movs	r0, #48	@ 0x30
 800c5b6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c5ba:	4422      	add	r2, r4
 800c5bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c5c0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c5c4:	3302      	adds	r3, #2
 800c5c6:	e7c7      	b.n	800c558 <_printf_common+0x58>
 800c5c8:	2301      	movs	r3, #1
 800c5ca:	4622      	mov	r2, r4
 800c5cc:	4641      	mov	r1, r8
 800c5ce:	4638      	mov	r0, r7
 800c5d0:	47c8      	blx	r9
 800c5d2:	3001      	adds	r0, #1
 800c5d4:	d0e6      	beq.n	800c5a4 <_printf_common+0xa4>
 800c5d6:	3601      	adds	r6, #1
 800c5d8:	e7d9      	b.n	800c58e <_printf_common+0x8e>
	...

0800c5dc <_printf_i>:
 800c5dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c5e0:	7e0f      	ldrb	r7, [r1, #24]
 800c5e2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c5e4:	2f78      	cmp	r7, #120	@ 0x78
 800c5e6:	4691      	mov	r9, r2
 800c5e8:	4680      	mov	r8, r0
 800c5ea:	460c      	mov	r4, r1
 800c5ec:	469a      	mov	sl, r3
 800c5ee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c5f2:	d807      	bhi.n	800c604 <_printf_i+0x28>
 800c5f4:	2f62      	cmp	r7, #98	@ 0x62
 800c5f6:	d80a      	bhi.n	800c60e <_printf_i+0x32>
 800c5f8:	2f00      	cmp	r7, #0
 800c5fa:	f000 80d1 	beq.w	800c7a0 <_printf_i+0x1c4>
 800c5fe:	2f58      	cmp	r7, #88	@ 0x58
 800c600:	f000 80b8 	beq.w	800c774 <_printf_i+0x198>
 800c604:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c608:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c60c:	e03a      	b.n	800c684 <_printf_i+0xa8>
 800c60e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c612:	2b15      	cmp	r3, #21
 800c614:	d8f6      	bhi.n	800c604 <_printf_i+0x28>
 800c616:	a101      	add	r1, pc, #4	@ (adr r1, 800c61c <_printf_i+0x40>)
 800c618:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c61c:	0800c675 	.word	0x0800c675
 800c620:	0800c689 	.word	0x0800c689
 800c624:	0800c605 	.word	0x0800c605
 800c628:	0800c605 	.word	0x0800c605
 800c62c:	0800c605 	.word	0x0800c605
 800c630:	0800c605 	.word	0x0800c605
 800c634:	0800c689 	.word	0x0800c689
 800c638:	0800c605 	.word	0x0800c605
 800c63c:	0800c605 	.word	0x0800c605
 800c640:	0800c605 	.word	0x0800c605
 800c644:	0800c605 	.word	0x0800c605
 800c648:	0800c787 	.word	0x0800c787
 800c64c:	0800c6b3 	.word	0x0800c6b3
 800c650:	0800c741 	.word	0x0800c741
 800c654:	0800c605 	.word	0x0800c605
 800c658:	0800c605 	.word	0x0800c605
 800c65c:	0800c7a9 	.word	0x0800c7a9
 800c660:	0800c605 	.word	0x0800c605
 800c664:	0800c6b3 	.word	0x0800c6b3
 800c668:	0800c605 	.word	0x0800c605
 800c66c:	0800c605 	.word	0x0800c605
 800c670:	0800c749 	.word	0x0800c749
 800c674:	6833      	ldr	r3, [r6, #0]
 800c676:	1d1a      	adds	r2, r3, #4
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	6032      	str	r2, [r6, #0]
 800c67c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c680:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c684:	2301      	movs	r3, #1
 800c686:	e09c      	b.n	800c7c2 <_printf_i+0x1e6>
 800c688:	6833      	ldr	r3, [r6, #0]
 800c68a:	6820      	ldr	r0, [r4, #0]
 800c68c:	1d19      	adds	r1, r3, #4
 800c68e:	6031      	str	r1, [r6, #0]
 800c690:	0606      	lsls	r6, r0, #24
 800c692:	d501      	bpl.n	800c698 <_printf_i+0xbc>
 800c694:	681d      	ldr	r5, [r3, #0]
 800c696:	e003      	b.n	800c6a0 <_printf_i+0xc4>
 800c698:	0645      	lsls	r5, r0, #25
 800c69a:	d5fb      	bpl.n	800c694 <_printf_i+0xb8>
 800c69c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c6a0:	2d00      	cmp	r5, #0
 800c6a2:	da03      	bge.n	800c6ac <_printf_i+0xd0>
 800c6a4:	232d      	movs	r3, #45	@ 0x2d
 800c6a6:	426d      	negs	r5, r5
 800c6a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c6ac:	4858      	ldr	r0, [pc, #352]	@ (800c810 <_printf_i+0x234>)
 800c6ae:	230a      	movs	r3, #10
 800c6b0:	e011      	b.n	800c6d6 <_printf_i+0xfa>
 800c6b2:	6821      	ldr	r1, [r4, #0]
 800c6b4:	6833      	ldr	r3, [r6, #0]
 800c6b6:	0608      	lsls	r0, r1, #24
 800c6b8:	f853 5b04 	ldr.w	r5, [r3], #4
 800c6bc:	d402      	bmi.n	800c6c4 <_printf_i+0xe8>
 800c6be:	0649      	lsls	r1, r1, #25
 800c6c0:	bf48      	it	mi
 800c6c2:	b2ad      	uxthmi	r5, r5
 800c6c4:	2f6f      	cmp	r7, #111	@ 0x6f
 800c6c6:	4852      	ldr	r0, [pc, #328]	@ (800c810 <_printf_i+0x234>)
 800c6c8:	6033      	str	r3, [r6, #0]
 800c6ca:	bf14      	ite	ne
 800c6cc:	230a      	movne	r3, #10
 800c6ce:	2308      	moveq	r3, #8
 800c6d0:	2100      	movs	r1, #0
 800c6d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c6d6:	6866      	ldr	r6, [r4, #4]
 800c6d8:	60a6      	str	r6, [r4, #8]
 800c6da:	2e00      	cmp	r6, #0
 800c6dc:	db05      	blt.n	800c6ea <_printf_i+0x10e>
 800c6de:	6821      	ldr	r1, [r4, #0]
 800c6e0:	432e      	orrs	r6, r5
 800c6e2:	f021 0104 	bic.w	r1, r1, #4
 800c6e6:	6021      	str	r1, [r4, #0]
 800c6e8:	d04b      	beq.n	800c782 <_printf_i+0x1a6>
 800c6ea:	4616      	mov	r6, r2
 800c6ec:	fbb5 f1f3 	udiv	r1, r5, r3
 800c6f0:	fb03 5711 	mls	r7, r3, r1, r5
 800c6f4:	5dc7      	ldrb	r7, [r0, r7]
 800c6f6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c6fa:	462f      	mov	r7, r5
 800c6fc:	42bb      	cmp	r3, r7
 800c6fe:	460d      	mov	r5, r1
 800c700:	d9f4      	bls.n	800c6ec <_printf_i+0x110>
 800c702:	2b08      	cmp	r3, #8
 800c704:	d10b      	bne.n	800c71e <_printf_i+0x142>
 800c706:	6823      	ldr	r3, [r4, #0]
 800c708:	07df      	lsls	r7, r3, #31
 800c70a:	d508      	bpl.n	800c71e <_printf_i+0x142>
 800c70c:	6923      	ldr	r3, [r4, #16]
 800c70e:	6861      	ldr	r1, [r4, #4]
 800c710:	4299      	cmp	r1, r3
 800c712:	bfde      	ittt	le
 800c714:	2330      	movle	r3, #48	@ 0x30
 800c716:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c71a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c71e:	1b92      	subs	r2, r2, r6
 800c720:	6122      	str	r2, [r4, #16]
 800c722:	f8cd a000 	str.w	sl, [sp]
 800c726:	464b      	mov	r3, r9
 800c728:	aa03      	add	r2, sp, #12
 800c72a:	4621      	mov	r1, r4
 800c72c:	4640      	mov	r0, r8
 800c72e:	f7ff fee7 	bl	800c500 <_printf_common>
 800c732:	3001      	adds	r0, #1
 800c734:	d14a      	bne.n	800c7cc <_printf_i+0x1f0>
 800c736:	f04f 30ff 	mov.w	r0, #4294967295
 800c73a:	b004      	add	sp, #16
 800c73c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c740:	6823      	ldr	r3, [r4, #0]
 800c742:	f043 0320 	orr.w	r3, r3, #32
 800c746:	6023      	str	r3, [r4, #0]
 800c748:	4832      	ldr	r0, [pc, #200]	@ (800c814 <_printf_i+0x238>)
 800c74a:	2778      	movs	r7, #120	@ 0x78
 800c74c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c750:	6823      	ldr	r3, [r4, #0]
 800c752:	6831      	ldr	r1, [r6, #0]
 800c754:	061f      	lsls	r7, r3, #24
 800c756:	f851 5b04 	ldr.w	r5, [r1], #4
 800c75a:	d402      	bmi.n	800c762 <_printf_i+0x186>
 800c75c:	065f      	lsls	r7, r3, #25
 800c75e:	bf48      	it	mi
 800c760:	b2ad      	uxthmi	r5, r5
 800c762:	6031      	str	r1, [r6, #0]
 800c764:	07d9      	lsls	r1, r3, #31
 800c766:	bf44      	itt	mi
 800c768:	f043 0320 	orrmi.w	r3, r3, #32
 800c76c:	6023      	strmi	r3, [r4, #0]
 800c76e:	b11d      	cbz	r5, 800c778 <_printf_i+0x19c>
 800c770:	2310      	movs	r3, #16
 800c772:	e7ad      	b.n	800c6d0 <_printf_i+0xf4>
 800c774:	4826      	ldr	r0, [pc, #152]	@ (800c810 <_printf_i+0x234>)
 800c776:	e7e9      	b.n	800c74c <_printf_i+0x170>
 800c778:	6823      	ldr	r3, [r4, #0]
 800c77a:	f023 0320 	bic.w	r3, r3, #32
 800c77e:	6023      	str	r3, [r4, #0]
 800c780:	e7f6      	b.n	800c770 <_printf_i+0x194>
 800c782:	4616      	mov	r6, r2
 800c784:	e7bd      	b.n	800c702 <_printf_i+0x126>
 800c786:	6833      	ldr	r3, [r6, #0]
 800c788:	6825      	ldr	r5, [r4, #0]
 800c78a:	6961      	ldr	r1, [r4, #20]
 800c78c:	1d18      	adds	r0, r3, #4
 800c78e:	6030      	str	r0, [r6, #0]
 800c790:	062e      	lsls	r6, r5, #24
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	d501      	bpl.n	800c79a <_printf_i+0x1be>
 800c796:	6019      	str	r1, [r3, #0]
 800c798:	e002      	b.n	800c7a0 <_printf_i+0x1c4>
 800c79a:	0668      	lsls	r0, r5, #25
 800c79c:	d5fb      	bpl.n	800c796 <_printf_i+0x1ba>
 800c79e:	8019      	strh	r1, [r3, #0]
 800c7a0:	2300      	movs	r3, #0
 800c7a2:	6123      	str	r3, [r4, #16]
 800c7a4:	4616      	mov	r6, r2
 800c7a6:	e7bc      	b.n	800c722 <_printf_i+0x146>
 800c7a8:	6833      	ldr	r3, [r6, #0]
 800c7aa:	1d1a      	adds	r2, r3, #4
 800c7ac:	6032      	str	r2, [r6, #0]
 800c7ae:	681e      	ldr	r6, [r3, #0]
 800c7b0:	6862      	ldr	r2, [r4, #4]
 800c7b2:	2100      	movs	r1, #0
 800c7b4:	4630      	mov	r0, r6
 800c7b6:	f7f3 fd3b 	bl	8000230 <memchr>
 800c7ba:	b108      	cbz	r0, 800c7c0 <_printf_i+0x1e4>
 800c7bc:	1b80      	subs	r0, r0, r6
 800c7be:	6060      	str	r0, [r4, #4]
 800c7c0:	6863      	ldr	r3, [r4, #4]
 800c7c2:	6123      	str	r3, [r4, #16]
 800c7c4:	2300      	movs	r3, #0
 800c7c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c7ca:	e7aa      	b.n	800c722 <_printf_i+0x146>
 800c7cc:	6923      	ldr	r3, [r4, #16]
 800c7ce:	4632      	mov	r2, r6
 800c7d0:	4649      	mov	r1, r9
 800c7d2:	4640      	mov	r0, r8
 800c7d4:	47d0      	blx	sl
 800c7d6:	3001      	adds	r0, #1
 800c7d8:	d0ad      	beq.n	800c736 <_printf_i+0x15a>
 800c7da:	6823      	ldr	r3, [r4, #0]
 800c7dc:	079b      	lsls	r3, r3, #30
 800c7de:	d413      	bmi.n	800c808 <_printf_i+0x22c>
 800c7e0:	68e0      	ldr	r0, [r4, #12]
 800c7e2:	9b03      	ldr	r3, [sp, #12]
 800c7e4:	4298      	cmp	r0, r3
 800c7e6:	bfb8      	it	lt
 800c7e8:	4618      	movlt	r0, r3
 800c7ea:	e7a6      	b.n	800c73a <_printf_i+0x15e>
 800c7ec:	2301      	movs	r3, #1
 800c7ee:	4632      	mov	r2, r6
 800c7f0:	4649      	mov	r1, r9
 800c7f2:	4640      	mov	r0, r8
 800c7f4:	47d0      	blx	sl
 800c7f6:	3001      	adds	r0, #1
 800c7f8:	d09d      	beq.n	800c736 <_printf_i+0x15a>
 800c7fa:	3501      	adds	r5, #1
 800c7fc:	68e3      	ldr	r3, [r4, #12]
 800c7fe:	9903      	ldr	r1, [sp, #12]
 800c800:	1a5b      	subs	r3, r3, r1
 800c802:	42ab      	cmp	r3, r5
 800c804:	dcf2      	bgt.n	800c7ec <_printf_i+0x210>
 800c806:	e7eb      	b.n	800c7e0 <_printf_i+0x204>
 800c808:	2500      	movs	r5, #0
 800c80a:	f104 0619 	add.w	r6, r4, #25
 800c80e:	e7f5      	b.n	800c7fc <_printf_i+0x220>
 800c810:	0800ca1d 	.word	0x0800ca1d
 800c814:	0800ca2e 	.word	0x0800ca2e

0800c818 <memmove>:
 800c818:	4288      	cmp	r0, r1
 800c81a:	b510      	push	{r4, lr}
 800c81c:	eb01 0402 	add.w	r4, r1, r2
 800c820:	d902      	bls.n	800c828 <memmove+0x10>
 800c822:	4284      	cmp	r4, r0
 800c824:	4623      	mov	r3, r4
 800c826:	d807      	bhi.n	800c838 <memmove+0x20>
 800c828:	1e43      	subs	r3, r0, #1
 800c82a:	42a1      	cmp	r1, r4
 800c82c:	d008      	beq.n	800c840 <memmove+0x28>
 800c82e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c832:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c836:	e7f8      	b.n	800c82a <memmove+0x12>
 800c838:	4402      	add	r2, r0
 800c83a:	4601      	mov	r1, r0
 800c83c:	428a      	cmp	r2, r1
 800c83e:	d100      	bne.n	800c842 <memmove+0x2a>
 800c840:	bd10      	pop	{r4, pc}
 800c842:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c846:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c84a:	e7f7      	b.n	800c83c <memmove+0x24>

0800c84c <_sbrk_r>:
 800c84c:	b538      	push	{r3, r4, r5, lr}
 800c84e:	4d06      	ldr	r5, [pc, #24]	@ (800c868 <_sbrk_r+0x1c>)
 800c850:	2300      	movs	r3, #0
 800c852:	4604      	mov	r4, r0
 800c854:	4608      	mov	r0, r1
 800c856:	602b      	str	r3, [r5, #0]
 800c858:	f7f4 fa8e 	bl	8000d78 <_sbrk>
 800c85c:	1c43      	adds	r3, r0, #1
 800c85e:	d102      	bne.n	800c866 <_sbrk_r+0x1a>
 800c860:	682b      	ldr	r3, [r5, #0]
 800c862:	b103      	cbz	r3, 800c866 <_sbrk_r+0x1a>
 800c864:	6023      	str	r3, [r4, #0]
 800c866:	bd38      	pop	{r3, r4, r5, pc}
 800c868:	200022b8 	.word	0x200022b8

0800c86c <_realloc_r>:
 800c86c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c870:	4607      	mov	r7, r0
 800c872:	4614      	mov	r4, r2
 800c874:	460d      	mov	r5, r1
 800c876:	b921      	cbnz	r1, 800c882 <_realloc_r+0x16>
 800c878:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c87c:	4611      	mov	r1, r2
 800c87e:	f7ff bc5b 	b.w	800c138 <_malloc_r>
 800c882:	b92a      	cbnz	r2, 800c890 <_realloc_r+0x24>
 800c884:	f7ff fbec 	bl	800c060 <_free_r>
 800c888:	4625      	mov	r5, r4
 800c88a:	4628      	mov	r0, r5
 800c88c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c890:	f000 f81a 	bl	800c8c8 <_malloc_usable_size_r>
 800c894:	4284      	cmp	r4, r0
 800c896:	4606      	mov	r6, r0
 800c898:	d802      	bhi.n	800c8a0 <_realloc_r+0x34>
 800c89a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c89e:	d8f4      	bhi.n	800c88a <_realloc_r+0x1e>
 800c8a0:	4621      	mov	r1, r4
 800c8a2:	4638      	mov	r0, r7
 800c8a4:	f7ff fc48 	bl	800c138 <_malloc_r>
 800c8a8:	4680      	mov	r8, r0
 800c8aa:	b908      	cbnz	r0, 800c8b0 <_realloc_r+0x44>
 800c8ac:	4645      	mov	r5, r8
 800c8ae:	e7ec      	b.n	800c88a <_realloc_r+0x1e>
 800c8b0:	42b4      	cmp	r4, r6
 800c8b2:	4622      	mov	r2, r4
 800c8b4:	4629      	mov	r1, r5
 800c8b6:	bf28      	it	cs
 800c8b8:	4632      	movcs	r2, r6
 800c8ba:	f7ff fbc3 	bl	800c044 <memcpy>
 800c8be:	4629      	mov	r1, r5
 800c8c0:	4638      	mov	r0, r7
 800c8c2:	f7ff fbcd 	bl	800c060 <_free_r>
 800c8c6:	e7f1      	b.n	800c8ac <_realloc_r+0x40>

0800c8c8 <_malloc_usable_size_r>:
 800c8c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c8cc:	1f18      	subs	r0, r3, #4
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	bfbc      	itt	lt
 800c8d2:	580b      	ldrlt	r3, [r1, r0]
 800c8d4:	18c0      	addlt	r0, r0, r3
 800c8d6:	4770      	bx	lr

0800c8d8 <_init>:
 800c8d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8da:	bf00      	nop
 800c8dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8de:	bc08      	pop	{r3}
 800c8e0:	469e      	mov	lr, r3
 800c8e2:	4770      	bx	lr

0800c8e4 <_fini>:
 800c8e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8e6:	bf00      	nop
 800c8e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8ea:	bc08      	pop	{r3}
 800c8ec:	469e      	mov	lr, r3
 800c8ee:	4770      	bx	lr
