// Generated by CIRCT unknown git version
module iob2axil(	// file.cleaned.mlir:2:3
  input         axil_awready_i,	// file.cleaned.mlir:2:26
                axil_wready_i,	// file.cleaned.mlir:2:51
                axil_bvalid_i,	// file.cleaned.mlir:2:75
  input  [1:0]  axil_bresp_i,	// file.cleaned.mlir:2:99
  input         axil_arready_i,	// file.cleaned.mlir:2:122
                axil_rvalid_i,	// file.cleaned.mlir:2:147
  input  [20:0] axil_rdata_i,	// file.cleaned.mlir:2:171
  input  [1:0]  axil_rresp_i,	// file.cleaned.mlir:2:195
  input         iob_valid_i,	// file.cleaned.mlir:2:218
  input  [20:0] iob_addr_i,	// file.cleaned.mlir:2:240
                iob_wdata_i,	// file.cleaned.mlir:2:262
  input  [1:0]  iob_wstrb_i,	// file.cleaned.mlir:2:285
  output        axil_awvalid_o,	// file.cleaned.mlir:2:308
  output [20:0] axil_awaddr_o,	// file.cleaned.mlir:2:333
  output [2:0]  axil_awprot_o,	// file.cleaned.mlir:2:358
  output        axil_wvalid_o,	// file.cleaned.mlir:2:382
  output [20:0] axil_wdata_o,	// file.cleaned.mlir:2:406
  output [1:0]  axil_wstrb_o,	// file.cleaned.mlir:2:430
  output        axil_bready_o,	// file.cleaned.mlir:2:453
                axil_arvalid_o,	// file.cleaned.mlir:2:477
  output [20:0] axil_araddr_o,	// file.cleaned.mlir:2:502
  output [2:0]  axil_arprot_o,	// file.cleaned.mlir:2:527
  output        axil_rready_o,	// file.cleaned.mlir:2:551
                iob_rvalid_o,	// file.cleaned.mlir:2:575
  output [20:0] iob_rdata_o,	// file.cleaned.mlir:2:598
  output        iob_ready_o	// file.cleaned.mlir:2:621
);

  wire _GEN = iob_valid_i & (|iob_wstrb_i);	// file.cleaned.mlir:6:10, :10:10
  assign axil_awvalid_o = _GEN;	// file.cleaned.mlir:10:10, :12:5
  assign axil_awaddr_o = iob_addr_i;	// file.cleaned.mlir:12:5
  assign axil_awprot_o = 3'h2;	// file.cleaned.mlir:4:14, :12:5
  assign axil_wvalid_o = _GEN;	// file.cleaned.mlir:10:10, :12:5
  assign axil_wdata_o = iob_wdata_i;	// file.cleaned.mlir:12:5
  assign axil_wstrb_o = iob_wstrb_i;	// file.cleaned.mlir:12:5
  assign axil_bready_o = 1'h1;	// file.cleaned.mlir:3:13, :12:5
  assign axil_arvalid_o = iob_valid_i & ~(|iob_wstrb_i);	// file.cleaned.mlir:6:10, :7:10, :11:10, :12:5
  assign axil_araddr_o = iob_addr_i;	// file.cleaned.mlir:12:5
  assign axil_arprot_o = 3'h2;	// file.cleaned.mlir:4:14, :12:5
  assign axil_rready_o = 1'h1;	// file.cleaned.mlir:3:13, :12:5
  assign iob_rvalid_o = axil_rvalid_i;	// file.cleaned.mlir:12:5
  assign iob_rdata_o = axil_rdata_i;	// file.cleaned.mlir:12:5
  assign iob_ready_o = ~(|iob_wstrb_i) ? axil_wready_i | axil_awready_i : axil_arready_i;	// file.cleaned.mlir:6:10, :7:10, :8:10, :9:10, :12:5
endmodule

