{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4249, "design__instance__area": 74535.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 74, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.058412253856658936, "power__switching__total": 0.02207992784678936, "power__leakage__total": 1.0985600056301337e-06, "power__total": 0.08049327880144119, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5511857792861021, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5483739173521092, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5854064065865537, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.9970523577862551, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.585406, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 3.199712, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 74, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7893106391898302, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7844873861452378, "timing__hold__ws__corner:nom_ss_125C_4v50": -0.0007871481467213059, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.7118601465339003, "timing__hold__tns__corner:nom_ss_125C_4v50": -0.0007871481467213059, "timing__setup__tns__corner:nom_ss_125C_4v50": -68.64624618596747, "timing__hold__wns__corner:nom_ss_125C_4v50": -0.0007871481467213059, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.7118601465339003, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 1, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.316991, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 66, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.478684, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 55, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 74, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4449057082007403, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.44301888411702683, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2670319596580469, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.082561071427421, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.267032, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.654704, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 2, "design__max_fanout_violation__count": 74, "design__max_cap_violation__count": 10, "clock__skew__worst_hold": -0.4415127000080713, "clock__skew__worst_setup": 0.43993651633543346, "timing__hold__ws": -0.04684341935822668, "timing__setup__ws": -2.899702782185672, "timing__hold__tns": -0.04684341935822668, "timing__setup__tns": -81.51860928130932, "timing__hold__wns": -0.04684341935822668, "timing__setup__wns": -2.899702782185672, "timing__hold_vio__count": 2, "timing__hold_r2r__ws": 0.265169, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 199, "timing__setup_r2r__ws": -2.583652, "timing__setup_r2r_vio__count": 166, "design__die__bbox": "0.0 0.0 412.645 430.565", "design__core__bbox": "6.72 15.68 405.44 411.6", "design__io": 55, "design__die__area": 177670, "design__core__area": 157861, "design__instance__count__stdcell": 4249, "design__instance__area__stdcell": 74535.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.47216, "design__instance__utilization__stdcell": 0.47216, "design__instance__count__class:tie_cell": 4, "design__instance__count__class:buffer": 3, "design__instance__count__class:inverter": 531, "design__instance__count__class:sequential_cell": 302, "design__instance__count__class:multi_input_combinational_cell": 1029, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 202, "design__instance__count__class:tap_cell": 1030, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 10981463, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 75031.2, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 186, "design__instance__count__class:clock_buffer": 123, "design__instance__count__class:clock_inverter": 52, "design__instance__count__setup_buffer": 56, "design__instance__count__hold_buffer": 6, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 787, "antenna_diodes_count": 0, "route__net": 2176, "route__net__special": 2, "route__drc_errors__iter:1": 296, "route__wirelength__iter:1": 85771, "route__drc_errors__iter:2": 46, "route__wirelength__iter:2": 85199, "route__drc_errors__iter:3": 27, "route__wirelength__iter:3": 85114, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 85092, "route__drc_errors": 0, "route__wirelength": 85092, "route__vias": 14359, "route__vias__singlecut": 14359, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 683.24, "design__instance__count__class:fill_cell": 6705, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 82, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 82, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 82, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 74, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 8, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5459360895656907, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5436149462224605, "timing__hold__ws__corner:min_tt_025C_5v00": 0.582646947180805, "timing__setup__ws__corner:min_tt_025C_5v00": 2.088239418269764, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.582647, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.262357, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 82, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 74, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7805418754487383, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7766079110720214, "timing__hold__ws__corner:min_ss_125C_4v50": 0.037898796285060425, "timing__setup__ws__corner:min_ss_125C_4v50": -2.554028172354136, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -59.31963355089634, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.554028172354136, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.312667, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 58, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.391459, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 47, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 82, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 74, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 8, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4415127000080713, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.43993651633543346, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2651688943477323, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.14302737177229, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.265169, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.695783, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 82, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 74, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.557127915126556, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5537448434302384, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5887672738217508, "timing__setup__ws__corner:max_tt_025C_5v00": 1.8888113829837667, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.588767, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 3.125102, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 82, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 74, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 10, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.799584421305669, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7937251081051945, "timing__hold__ws__corner:max_ss_125C_4v50": -0.04684341935822668, "timing__setup__ws__corner:max_ss_125C_4v50": -2.899702782185672, "timing__hold__tns__corner:max_ss_125C_4v50": -0.04684341935822668, "timing__setup__tns__corner:max_ss_125C_4v50": -81.51860928130932, "timing__hold__wns__corner:max_ss_125C_4v50": -0.04684341935822668, "timing__setup__wns__corner:max_ss_125C_4v50": -2.899702782185672, "timing__hold_vio__count__corner:max_ss_125C_4v50": 1, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.322307, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 75, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.583652, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 64, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 82, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 74, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.44885588183407515, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.44660834627945933, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2689580856379436, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.010634604609047, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.268958, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.605473, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 82, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 82, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_ff_n40C_5v50": 4.99799, "design_powergrid__drop__average__net:VDD__corner:nom_ff_n40C_5v50": 4.99948, "design_powergrid__drop__worst__net:VDD__corner:nom_ff_n40C_5v50": 0.00201032, "design_powergrid__voltage__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.00154463, "design_powergrid__drop__average__net:VSS__corner:nom_ff_n40C_5v50": 0.000507828, "design_powergrid__drop__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.00154463, "design_powergrid__voltage__worst": 0.00154463, "design_powergrid__voltage__worst__net:VDD": 4.99799, "design_powergrid__drop__worst": 0.00201032, "design_powergrid__drop__worst__net:VDD": 0.00201032, "design_powergrid__voltage__worst__net:VSS": 0.00154463, "design_powergrid__drop__worst__net:VSS": 0.00154463, "ir__voltage__worst": 5, "ir__drop__avg": 0.000519, "ir__drop__worst": 0.00201, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}