// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_merge_header_meta (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng_headerMetaFifo_dout,
        rxEng_headerMetaFifo_empty_n,
        rxEng_headerMetaFifo_read,
        rxEng_winScaleFifo_dout,
        rxEng_winScaleFifo_empty_n,
        rxEng_winScaleFifo_read,
        rxEng_metaDataFifo_din,
        rxEng_metaDataFifo_full_n,
        rxEng_metaDataFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [159:0] rxEng_headerMetaFifo_dout;
input   rxEng_headerMetaFifo_empty_n;
output   rxEng_headerMetaFifo_read;
input  [3:0] rxEng_winScaleFifo_dout;
input   rxEng_winScaleFifo_empty_n;
output   rxEng_winScaleFifo_read;
output  [107:0] rxEng_metaDataFifo_din;
input   rxEng_metaDataFifo_full_n;
output   rxEng_metaDataFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng_headerMetaFifo_read;
reg rxEng_winScaleFifo_read;
reg[107:0] rxEng_metaDataFifo_din;
reg rxEng_metaDataFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_94_p3;
reg    ap_predicate_op20_read_state1;
wire   [0:0] tmp_i_330_nbreadreq_fu_108_p3;
reg    ap_predicate_op50_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] state_V_2_load_reg_374;
reg   [0:0] tmp_i_reg_378;
reg   [0:0] and_ln719_reg_402;
reg    ap_predicate_op54_write_state2;
reg   [0:0] tmp_i_330_reg_416;
reg    ap_predicate_op66_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] state_V_2;
reg   [31:0] meta_seqNumb_V;
reg   [31:0] meta_ackNumb_V;
reg   [15:0] meta_winSize_V;
reg   [15:0] meta_length_V;
reg   [0:0] meta_ack_V;
reg   [0:0] meta_rst_V;
reg   [0:0] meta_syn_V;
reg   [0:0] meta_fin_V;
reg   [3:0] meta_dataOffset_V;
reg    rxEng_headerMetaFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    rxEng_metaDataFifo_blk_n;
reg    rxEng_winScaleFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_293_reg_382;
wire   [0:0] tmp_294_fu_219_p3;
reg   [0:0] tmp_294_reg_387;
reg   [0:0] tmp_295_reg_392;
wire   [3:0] trunc_ln144_55_fu_247_p4;
reg   [3:0] trunc_ln144_55_reg_397;
wire   [0:0] and_ln719_fu_269_p2;
reg   [16:0] tmp_s_reg_406;
wire   [79:0] trunc_ln173_fu_285_p1;
reg   [79:0] trunc_ln173_reg_411;
reg   [3:0] tmp_reg_420;
wire   [31:0] trunc_ln144_fu_133_p1;
wire   [107:0] p_03_fu_301_p8;
reg    ap_block_pp0_stage0_01001;
wire   [107:0] p_02_fu_350_p11;
wire   [0:0] icmp_ln1080_fu_263_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_195;
reg    ap_condition_157;
reg    ap_condition_155;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 state_V_2 = 1'd0;
#0 meta_seqNumb_V = 32'd0;
#0 meta_ackNumb_V = 32'd0;
#0 meta_winSize_V = 16'd0;
#0 meta_length_V = 16'd0;
#0 meta_ack_V = 1'd0;
#0 meta_rst_V = 1'd0;
#0 meta_syn_V = 1'd0;
#0 meta_fin_V = 1'd0;
#0 meta_dataOffset_V = 4'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_155)) begin
        if (((tmp_i_330_nbreadreq_fu_108_p3 == 1'd1) & (state_V_2 == 1'd1))) begin
            state_V_2 <= 1'd0;
        end else if ((1'b1 == ap_condition_157)) begin
            state_V_2 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_94_p3 == 1'd1) & (state_V_2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln719_reg_402 <= and_ln719_fu_269_p2;
        tmp_293_reg_382 <= rxEng_headerMetaFifo_dout[32'd120];
        tmp_294_reg_387 <= rxEng_headerMetaFifo_dout[32'd128];
        tmp_295_reg_392 <= rxEng_headerMetaFifo_dout[32'd136];
        trunc_ln144_55_reg_397 <= {{rxEng_headerMetaFifo_dout[147:144]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_94_p3 == 1'd1) & (state_V_2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        meta_ackNumb_V <= {{rxEng_headerMetaFifo_dout[63:32]}};
        meta_ack_V <= rxEng_headerMetaFifo_dout[32'd112];
        meta_dataOffset_V <= {{rxEng_headerMetaFifo_dout[147:144]}};
        meta_fin_V <= rxEng_headerMetaFifo_dout[32'd136];
        meta_length_V <= {{rxEng_headerMetaFifo_dout[111:96]}};
        meta_rst_V <= rxEng_headerMetaFifo_dout[32'd120];
        meta_seqNumb_V <= trunc_ln144_fu_133_p1;
        meta_syn_V <= rxEng_headerMetaFifo_dout[32'd128];
        meta_winSize_V <= {{rxEng_headerMetaFifo_dout[79:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        state_V_2_load_reg_374 <= state_V_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (state_V_2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_330_reg_416 <= tmp_i_330_nbreadreq_fu_108_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (state_V_2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_378 <= tmp_i_nbreadreq_fu_94_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op50_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_420 <= rxEng_winScaleFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_94_p3 == 1'd1) & (1'd0 == and_ln719_fu_269_p2) & (state_V_2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_s_reg_406 <= {{rxEng_headerMetaFifo_dout[112:96]}};
        trunc_ln173_reg_411 <= trunc_ln173_fu_285_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (ap_predicate_op20_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rxEng_headerMetaFifo_blk_n = rxEng_headerMetaFifo_empty_n;
    end else begin
        rxEng_headerMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op20_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rxEng_headerMetaFifo_read = 1'b1;
    end else begin
        rxEng_headerMetaFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op66_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op54_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rxEng_metaDataFifo_blk_n = rxEng_metaDataFifo_full_n;
    end else begin
        rxEng_metaDataFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_195)) begin
        if ((ap_predicate_op66_write_state2 == 1'b1)) begin
            rxEng_metaDataFifo_din = p_02_fu_350_p11;
        end else if ((ap_predicate_op54_write_state2 == 1'b1)) begin
            rxEng_metaDataFifo_din = p_03_fu_301_p8;
        end else begin
            rxEng_metaDataFifo_din = 'bx;
        end
    end else begin
        rxEng_metaDataFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op66_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op54_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rxEng_metaDataFifo_write = 1'b1;
    end else begin
        rxEng_metaDataFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (ap_predicate_op50_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rxEng_winScaleFifo_blk_n = rxEng_winScaleFifo_empty_n;
    end else begin
        rxEng_winScaleFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op50_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rxEng_winScaleFifo_read = 1'b1;
    end else begin
        rxEng_winScaleFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln719_fu_269_p2 = (tmp_294_fu_219_p3 & icmp_ln1080_fu_263_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op66_write_state2 == 1'b1) & (rxEng_metaDataFifo_full_n == 1'b0)) | ((ap_predicate_op54_write_state2 == 1'b1) & (rxEng_metaDataFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op50_read_state1 == 1'b1) & (rxEng_winScaleFifo_empty_n == 1'b0)) | ((ap_predicate_op20_read_state1 == 1'b1) & (rxEng_headerMetaFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op66_write_state2 == 1'b1) & (rxEng_metaDataFifo_full_n == 1'b0)) | ((ap_predicate_op54_write_state2 == 1'b1) & (rxEng_metaDataFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op50_read_state1 == 1'b1) & (rxEng_winScaleFifo_empty_n == 1'b0)) | ((ap_predicate_op20_read_state1 == 1'b1) & (rxEng_headerMetaFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op66_write_state2 == 1'b1) & (rxEng_metaDataFifo_full_n == 1'b0)) | ((ap_predicate_op54_write_state2 == 1'b1) & (rxEng_metaDataFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op50_read_state1 == 1'b1) & (rxEng_winScaleFifo_empty_n == 1'b0)) | ((ap_predicate_op20_read_state1 == 1'b1) & (rxEng_headerMetaFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op50_read_state1 == 1'b1) & (rxEng_winScaleFifo_empty_n == 1'b0)) | ((ap_predicate_op20_read_state1 == 1'b1) & (rxEng_headerMetaFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ap_predicate_op66_write_state2 == 1'b1) & (rxEng_metaDataFifo_full_n == 1'b0)) | ((ap_predicate_op54_write_state2 == 1'b1) & (rxEng_metaDataFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_155 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_157 = ((1'd1 == and_ln719_fu_269_p2) & (tmp_i_nbreadreq_fu_94_p3 == 1'd1) & (state_V_2 == 1'd0));
end

always @ (*) begin
    ap_condition_195 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op20_read_state1 = ((tmp_i_nbreadreq_fu_94_p3 == 1'd1) & (state_V_2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op50_read_state1 = ((tmp_i_330_nbreadreq_fu_108_p3 == 1'd1) & (state_V_2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op54_write_state2 = ((tmp_i_reg_378 == 1'd1) & (state_V_2_load_reg_374 == 1'd0) & (1'd0 == and_ln719_reg_402));
end

always @ (*) begin
    ap_predicate_op66_write_state2 = ((tmp_i_330_reg_416 == 1'd1) & (state_V_2_load_reg_374 == 1'd1));
end

assign icmp_ln1080_fu_263_p2 = ((trunc_ln144_55_fu_247_p4 > 4'd5) ? 1'b1 : 1'b0);

assign p_02_fu_350_p11 = {{{{{{{{{{meta_dataOffset_V}, {meta_fin_V}}, {meta_syn_V}}, {meta_rst_V}}, {meta_ack_V}}, {meta_length_V}}, {tmp_reg_420}}, {meta_winSize_V}}, {meta_ackNumb_V}}, {meta_seqNumb_V}};

assign p_03_fu_301_p8 = {{{{{{{trunc_ln144_55_reg_397}, {tmp_295_reg_392}}, {tmp_294_reg_387}}, {tmp_293_reg_382}}, {tmp_s_reg_406}}, {4'd0}}, {trunc_ln173_reg_411}};

assign tmp_294_fu_219_p3 = rxEng_headerMetaFifo_dout[32'd128];

assign tmp_i_330_nbreadreq_fu_108_p3 = rxEng_winScaleFifo_empty_n;

assign tmp_i_nbreadreq_fu_94_p3 = rxEng_headerMetaFifo_empty_n;

assign trunc_ln144_55_fu_247_p4 = {{rxEng_headerMetaFifo_dout[147:144]}};

assign trunc_ln144_fu_133_p1 = rxEng_headerMetaFifo_dout[31:0];

assign trunc_ln173_fu_285_p1 = rxEng_headerMetaFifo_dout[79:0];

endmodule //toe_top_merge_header_meta
