
SunTracking32A.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001848  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000069c  00800060  00001848  000018dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000017  008006fc  008006fc  00001f78  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001f78  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001fa8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000290  00000000  00000000  00001fe4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000043ad  00000000  00000000  00002274  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000011a3  00000000  00000000  00006621  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001ade  00000000  00000000  000077c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000004a0  00000000  00000000  000092a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000008da  00000000  00000000  00009744  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001348  00000000  00000000  0000a01e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001c0  00000000  00000000  0000b366  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 6b 0b 	jmp	0x16d6	; 0x16d6 <__vector_1>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	16 e0       	ldi	r17, 0x06	; 6
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e8 e4       	ldi	r30, 0x48	; 72
      68:	f8 e1       	ldi	r31, 0x18	; 24
      6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0
      70:	ac 3f       	cpi	r26, 0xFC	; 252
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
      76:	27 e0       	ldi	r18, 0x07	; 7
      78:	ac ef       	ldi	r26, 0xFC	; 252
      7a:	b6 e0       	ldi	r27, 0x06	; 6
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a3 31       	cpi	r26, 0x13	; 19
      82:	b2 07       	cpc	r27, r18
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 cb 07 	call	0xf96	; 0xf96 <main>
      8a:	0c 94 22 0c 	jmp	0x1844	; 0x1844 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <ADC_init>:

#include <avr/io.h>

void ADC_init(void)
{
	DDRC = 0x00;
      92:	14 ba       	out	0x14, r1	; 20
	// AREF = AVcc
	ADMUX = (1<<REFS0);
      94:	80 e4       	ldi	r24, 0x40	; 64
      96:	87 b9       	out	0x07, r24	; 7
	
	// ADC Enable and prescaler of 128
	// 16000000/128 = 125000
	ADCSRA = (1<<ADEN)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0);
      98:	87 e8       	ldi	r24, 0x87	; 135
      9a:	86 b9       	out	0x06, r24	; 6
      9c:	08 95       	ret

0000009e <ADC_get_value>:
{
	// select the corresponding channel 0~7
	// ANDing with '7' will always keep the value
	// of 'ch' between 0 and 7
	ch &= 0b00000111;  // AND operation with 7
	ADMUX = (ADMUX & 0xF8)|ch;     // clears the bottom 3 bits before ORing
      9e:	97 b1       	in	r25, 0x07	; 7
      a0:	98 7f       	andi	r25, 0xF8	; 248
      a2:	87 70       	andi	r24, 0x07	; 7
      a4:	89 2b       	or	r24, r25
      a6:	87 b9       	out	0x07, r24	; 7
	
	// start single conversion
	// write '1' to ADSC
	ADCSRA |= (1<<ADSC);
      a8:	36 9a       	sbi	0x06, 6	; 6
	
	// wait for conversion to complete
	// ADSC becomes '0' again
	// till then, run loop continuously
	while(ADCSRA & (1<<ADSC));
      aa:	36 99       	sbic	0x06, 6	; 6
      ac:	fe cf       	rjmp	.-4      	; 0xaa <ADC_get_value+0xc>
	
	return (ADC);
      ae:	84 b1       	in	r24, 0x04	; 4
      b0:	95 b1       	in	r25, 0x05	; 5
      b2:	08 95       	ret

000000b4 <get_battery_voltage>:
#include "charge_driver.h"
#include "adc_driver.h"

unsigned int get_battery_voltage(void)
{
	unsigned int battery_voltage = ADC_get_value(BATTERY_ADC_CHANNEL);
      b4:	86 e0       	ldi	r24, 0x06	; 6
      b6:	0e 94 4f 00 	call	0x9e	; 0x9e <ADC_get_value>
	battery_voltage = battery_voltage*((long)BATTERY_MAX_MV) / ADC_MAX;
	battery_voltage = battery_voltage*((long) V_BAT_GAIN) / 1000;
      ba:	9c 01       	movw	r18, r24
      bc:	a0 e2       	ldi	r26, 0x20	; 32
      be:	be e4       	ldi	r27, 0x4E	; 78
      c0:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
      c4:	2f ef       	ldi	r18, 0xFF	; 255
      c6:	33 e0       	ldi	r19, 0x03	; 3
      c8:	40 e0       	ldi	r20, 0x00	; 0
      ca:	50 e0       	ldi	r21, 0x00	; 0
      cc:	0e 94 ac 0b 	call	0x1758	; 0x1758 <__divmodsi4>
      d0:	44 27       	eor	r20, r20
      d2:	55 27       	eor	r21, r21
      d4:	af ec       	ldi	r26, 0xCF	; 207
      d6:	b3 e0       	ldi	r27, 0x03	; 3
      d8:	0e 94 e1 0b 	call	0x17c2	; 0x17c2 <__muluhisi3>
      dc:	28 ee       	ldi	r18, 0xE8	; 232
      de:	33 e0       	ldi	r19, 0x03	; 3
      e0:	40 e0       	ldi	r20, 0x00	; 0
      e2:	50 e0       	ldi	r21, 0x00	; 0
      e4:	0e 94 ac 0b 	call	0x1758	; 0x1758 <__divmodsi4>
	return battery_voltage;
}
      e8:	c9 01       	movw	r24, r18
      ea:	08 95       	ret

000000ec <get_converter_voltage>:

unsigned int get_converter_voltage(void)
{
	unsigned int battery_voltage = ADC_get_value(CONVERTER_ADC_CHANNEL);
      ec:	87 e0       	ldi	r24, 0x07	; 7
      ee:	0e 94 4f 00 	call	0x9e	; 0x9e <ADC_get_value>
	battery_voltage = battery_voltage*((long)CONVERTER_MAX_MV)/ADC_MAX;
	battery_voltage = battery_voltage*((long) V_CHR_GAIL) / 1000;
      f2:	9c 01       	movw	r18, r24
      f4:	a0 e2       	ldi	r26, 0x20	; 32
      f6:	be e4       	ldi	r27, 0x4E	; 78
      f8:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
      fc:	2f ef       	ldi	r18, 0xFF	; 255
      fe:	33 e0       	ldi	r19, 0x03	; 3
     100:	40 e0       	ldi	r20, 0x00	; 0
     102:	50 e0       	ldi	r21, 0x00	; 0
     104:	0e 94 ac 0b 	call	0x1758	; 0x1758 <__divmodsi4>
     108:	44 27       	eor	r20, r20
     10a:	55 27       	eor	r21, r21
     10c:	af ec       	ldi	r26, 0xCF	; 207
     10e:	b3 e0       	ldi	r27, 0x03	; 3
     110:	0e 94 e1 0b 	call	0x17c2	; 0x17c2 <__muluhisi3>
     114:	28 ee       	ldi	r18, 0xE8	; 232
     116:	33 e0       	ldi	r19, 0x03	; 3
     118:	40 e0       	ldi	r20, 0x00	; 0
     11a:	50 e0       	ldi	r21, 0x00	; 0
     11c:	0e 94 ac 0b 	call	0x1758	; 0x1758 <__divmodsi4>
	return battery_voltage;
     120:	c9 01       	movw	r24, r18
     122:	08 95       	ret

00000124 <display_title>:
#include "sg90_driver.h"
#include <stdlib.h>

void display_title(void)
{
	hx_set_coordinates(0, 0);
     124:	60 e0       	ldi	r22, 0x00	; 0
     126:	80 e0       	ldi	r24, 0x00	; 0
     128:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_string("AutoTracking LDR");
     12c:	80 e6       	ldi	r24, 0x60	; 96
     12e:	90 e0       	ldi	r25, 0x00	; 0
     130:	0e 94 54 06 	call	0xca8	; 0xca8 <hx_write_string>
	hx_set_coordinates(0, 1);
     134:	61 e0       	ldi	r22, 0x01	; 1
     136:	80 e0       	ldi	r24, 0x00	; 0
     138:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_string("  ScorpionIPX");
     13c:	81 e7       	ldi	r24, 0x71	; 113
     13e:	90 e0       	ldi	r25, 0x00	; 0
     140:	0e 94 54 06 	call	0xca8	; 0xca8 <hx_write_string>
     144:	08 95       	ret

00000146 <display_data_menu>:
}

void display_data_menu(void)
{
	hx_set_coordinates(0, 3);
     146:	63 e0       	ldi	r22, 0x03	; 3
     148:	80 e0       	ldi	r24, 0x00	; 0
     14a:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_string("       ||");
     14e:	8f e7       	ldi	r24, 0x7F	; 127
     150:	90 e0       	ldi	r25, 0x00	; 0
     152:	0e 94 54 06 	call	0xca8	; 0xca8 <hx_write_string>
	hx_set_coordinates(0, 4);
     156:	64 e0       	ldi	r22, 0x04	; 4
     158:	80 e0       	ldi	r24, 0x00	; 0
     15a:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_string("================");
     15e:	89 e8       	ldi	r24, 0x89	; 137
     160:	90 e0       	ldi	r25, 0x00	; 0
     162:	0e 94 54 06 	call	0xca8	; 0xca8 <hx_write_string>
	hx_set_coordinates(0, 5);
     166:	65 e0       	ldi	r22, 0x05	; 5
     168:	80 e0       	ldi	r24, 0x00	; 0
     16a:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_string("       ||");
     16e:	8f e7       	ldi	r24, 0x7F	; 127
     170:	90 e0       	ldi	r25, 0x00	; 0
     172:	0e 94 54 06 	call	0xca8	; 0xca8 <hx_write_string>
     176:	08 95       	ret

00000178 <display_light_sensor_data>:
}

void display_light_sensor_data(uint8_t sensor, int data)
{
     178:	cf 93       	push	r28
     17a:	df 93       	push	r29
     17c:	eb 01       	movw	r28, r22
	//hx_set_coordinates(60, 3 + sensor);
	hx_set_coordinates(24 + 36 * (sensor & 1), 3 + 2 * (sensor >> 1));
     17e:	68 2f       	mov	r22, r24
     180:	6e 7f       	andi	r22, 0xFE	; 254
     182:	6d 5f       	subi	r22, 0xFD	; 253
     184:	81 70       	andi	r24, 0x01	; 1
     186:	94 e2       	ldi	r25, 0x24	; 36
     188:	89 9f       	mul	r24, r25
     18a:	80 2d       	mov	r24, r0
     18c:	11 24       	eor	r1, r1
     18e:	88 5e       	subi	r24, 0xE8	; 232
     190:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	
	// hx_write_char('0' + ((data / 100) % 10));
	hx_write_char('0' + ((data / 10) % 10));
     194:	2a e0       	ldi	r18, 0x0A	; 10
     196:	30 e0       	ldi	r19, 0x00	; 0
     198:	ce 01       	movw	r24, r28
     19a:	b9 01       	movw	r22, r18
     19c:	0e 94 98 0b 	call	0x1730	; 0x1730 <__divmodhi4>
     1a0:	c8 2f       	mov	r28, r24
     1a2:	cb 01       	movw	r24, r22
     1a4:	b9 01       	movw	r22, r18
     1a6:	0e 94 98 0b 	call	0x1730	; 0x1730 <__divmodhi4>
     1aa:	80 5d       	subi	r24, 0xD0	; 208
     1ac:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + (data % 10));
     1b0:	80 e3       	ldi	r24, 0x30	; 48
     1b2:	8c 0f       	add	r24, r28
     1b4:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	
	hx_set_coordinates(18, 7);
     1b8:	67 e0       	ldi	r22, 0x07	; 7
     1ba:	82 e1       	ldi	r24, 0x12	; 18
     1bc:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_char('0' + OCR1A / 100);
     1c0:	2a b5       	in	r18, 0x2a	; 42
     1c2:	3b b5       	in	r19, 0x2b	; 43
     1c4:	36 95       	lsr	r19
     1c6:	27 95       	ror	r18
     1c8:	36 95       	lsr	r19
     1ca:	27 95       	ror	r18
     1cc:	ab e7       	ldi	r26, 0x7B	; 123
     1ce:	b4 e1       	ldi	r27, 0x14	; 20
     1d0:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     1d4:	96 95       	lsr	r25
     1d6:	87 95       	ror	r24
     1d8:	80 5d       	subi	r24, 0xD0	; 208
     1da:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + (OCR1A / 10) % 10);
     1de:	2a b5       	in	r18, 0x2a	; 42
     1e0:	3b b5       	in	r19, 0x2b	; 43
     1e2:	ad ec       	ldi	r26, 0xCD	; 205
     1e4:	bc ec       	ldi	r27, 0xCC	; 204
     1e6:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     1ea:	ac 01       	movw	r20, r24
     1ec:	56 95       	lsr	r21
     1ee:	47 95       	ror	r20
     1f0:	56 95       	lsr	r21
     1f2:	47 95       	ror	r20
     1f4:	56 95       	lsr	r21
     1f6:	47 95       	ror	r20
     1f8:	9a 01       	movw	r18, r20
     1fa:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     1fe:	96 95       	lsr	r25
     200:	87 95       	ror	r24
     202:	96 95       	lsr	r25
     204:	87 95       	ror	r24
     206:	96 95       	lsr	r25
     208:	87 95       	ror	r24
     20a:	9c 01       	movw	r18, r24
     20c:	22 0f       	add	r18, r18
     20e:	33 1f       	adc	r19, r19
     210:	88 0f       	add	r24, r24
     212:	99 1f       	adc	r25, r25
     214:	88 0f       	add	r24, r24
     216:	99 1f       	adc	r25, r25
     218:	88 0f       	add	r24, r24
     21a:	99 1f       	adc	r25, r25
     21c:	82 0f       	add	r24, r18
     21e:	93 1f       	adc	r25, r19
     220:	9a 01       	movw	r18, r20
     222:	28 1b       	sub	r18, r24
     224:	39 0b       	sbc	r19, r25
     226:	c9 01       	movw	r24, r18
     228:	80 5d       	subi	r24, 0xD0	; 208
     22a:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + OCR1A % 10);
     22e:	4a b5       	in	r20, 0x2a	; 42
     230:	5b b5       	in	r21, 0x2b	; 43
     232:	9a 01       	movw	r18, r20
     234:	ad ec       	ldi	r26, 0xCD	; 205
     236:	bc ec       	ldi	r27, 0xCC	; 204
     238:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     23c:	96 95       	lsr	r25
     23e:	87 95       	ror	r24
     240:	96 95       	lsr	r25
     242:	87 95       	ror	r24
     244:	96 95       	lsr	r25
     246:	87 95       	ror	r24
     248:	9c 01       	movw	r18, r24
     24a:	22 0f       	add	r18, r18
     24c:	33 1f       	adc	r19, r19
     24e:	88 0f       	add	r24, r24
     250:	99 1f       	adc	r25, r25
     252:	88 0f       	add	r24, r24
     254:	99 1f       	adc	r25, r25
     256:	88 0f       	add	r24, r24
     258:	99 1f       	adc	r25, r25
     25a:	82 0f       	add	r24, r18
     25c:	93 1f       	adc	r25, r19
     25e:	9a 01       	movw	r18, r20
     260:	28 1b       	sub	r18, r24
     262:	39 0b       	sbc	r19, r25
     264:	c9 01       	movw	r24, r18
     266:	80 5d       	subi	r24, 0xD0	; 208
     268:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	
	hx_set_coordinates(66, 7);
     26c:	67 e0       	ldi	r22, 0x07	; 7
     26e:	82 e4       	ldi	r24, 0x42	; 66
     270:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_char('0' + OCR1B / 100);
     274:	28 b5       	in	r18, 0x28	; 40
     276:	39 b5       	in	r19, 0x29	; 41
     278:	36 95       	lsr	r19
     27a:	27 95       	ror	r18
     27c:	36 95       	lsr	r19
     27e:	27 95       	ror	r18
     280:	ab e7       	ldi	r26, 0x7B	; 123
     282:	b4 e1       	ldi	r27, 0x14	; 20
     284:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     288:	96 95       	lsr	r25
     28a:	87 95       	ror	r24
     28c:	80 5d       	subi	r24, 0xD0	; 208
     28e:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + (OCR1B / 10) % 10);
     292:	28 b5       	in	r18, 0x28	; 40
     294:	39 b5       	in	r19, 0x29	; 41
     296:	ad ec       	ldi	r26, 0xCD	; 205
     298:	bc ec       	ldi	r27, 0xCC	; 204
     29a:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     29e:	ac 01       	movw	r20, r24
     2a0:	56 95       	lsr	r21
     2a2:	47 95       	ror	r20
     2a4:	56 95       	lsr	r21
     2a6:	47 95       	ror	r20
     2a8:	56 95       	lsr	r21
     2aa:	47 95       	ror	r20
     2ac:	9a 01       	movw	r18, r20
     2ae:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     2b2:	96 95       	lsr	r25
     2b4:	87 95       	ror	r24
     2b6:	96 95       	lsr	r25
     2b8:	87 95       	ror	r24
     2ba:	96 95       	lsr	r25
     2bc:	87 95       	ror	r24
     2be:	9c 01       	movw	r18, r24
     2c0:	22 0f       	add	r18, r18
     2c2:	33 1f       	adc	r19, r19
     2c4:	88 0f       	add	r24, r24
     2c6:	99 1f       	adc	r25, r25
     2c8:	88 0f       	add	r24, r24
     2ca:	99 1f       	adc	r25, r25
     2cc:	88 0f       	add	r24, r24
     2ce:	99 1f       	adc	r25, r25
     2d0:	82 0f       	add	r24, r18
     2d2:	93 1f       	adc	r25, r19
     2d4:	9a 01       	movw	r18, r20
     2d6:	28 1b       	sub	r18, r24
     2d8:	39 0b       	sbc	r19, r25
     2da:	c9 01       	movw	r24, r18
     2dc:	80 5d       	subi	r24, 0xD0	; 208
     2de:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + OCR1B % 10);
     2e2:	48 b5       	in	r20, 0x28	; 40
     2e4:	59 b5       	in	r21, 0x29	; 41
     2e6:	9a 01       	movw	r18, r20
     2e8:	ad ec       	ldi	r26, 0xCD	; 205
     2ea:	bc ec       	ldi	r27, 0xCC	; 204
     2ec:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     2f0:	96 95       	lsr	r25
     2f2:	87 95       	ror	r24
     2f4:	96 95       	lsr	r25
     2f6:	87 95       	ror	r24
     2f8:	96 95       	lsr	r25
     2fa:	87 95       	ror	r24
     2fc:	9c 01       	movw	r18, r24
     2fe:	22 0f       	add	r18, r18
     300:	33 1f       	adc	r19, r19
     302:	88 0f       	add	r24, r24
     304:	99 1f       	adc	r25, r25
     306:	88 0f       	add	r24, r24
     308:	99 1f       	adc	r25, r25
     30a:	88 0f       	add	r24, r24
     30c:	99 1f       	adc	r25, r25
     30e:	82 0f       	add	r24, r18
     310:	93 1f       	adc	r25, r19
     312:	9a 01       	movw	r18, r20
     314:	28 1b       	sub	r18, r24
     316:	39 0b       	sbc	r19, r25
     318:	c9 01       	movw	r24, r18
     31a:	80 5d       	subi	r24, 0xD0	; 208
     31c:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
}
     320:	df 91       	pop	r29
     322:	cf 91       	pop	r28
     324:	08 95       	ret

00000326 <display_idle_state_message>:

void display_idle_state_message(void)
{
	hx_set_coordinates(0, 3);
     326:	63 e0       	ldi	r22, 0x03	; 3
     328:	80 e0       	ldi	r24, 0x00	; 0
     32a:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_string("- system is in ");
     32e:	8a e9       	ldi	r24, 0x9A	; 154
     330:	90 e0       	ldi	r25, 0x00	; 0
     332:	0e 94 54 06 	call	0xca8	; 0xca8 <hx_write_string>
	hx_set_coordinates(0, 4);
     336:	64 e0       	ldi	r22, 0x04	; 4
     338:	80 e0       	ldi	r24, 0x00	; 0
     33a:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_string("IDLE mode");
     33e:	8a ea       	ldi	r24, 0xAA	; 170
     340:	90 e0       	ldi	r25, 0x00	; 0
     342:	0e 94 54 06 	call	0xca8	; 0xca8 <hx_write_string>
	hx_set_coordinates(0, 6);
     346:	66 e0       	ldi	r22, 0x06	; 6
     348:	80 e0       	ldi	r24, 0x00	; 0
     34a:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_string("going to sleep");
     34e:	84 eb       	ldi	r24, 0xB4	; 180
     350:	90 e0       	ldi	r25, 0x00	; 0
     352:	0e 94 54 06 	call	0xca8	; 0xca8 <hx_write_string>
     356:	08 95       	ret

00000358 <display_manual_state_message>:
}


void display_manual_state_message(void)
{
	hx_set_coordinates(0, 3);
     358:	63 e0       	ldi	r22, 0x03	; 3
     35a:	80 e0       	ldi	r24, 0x00	; 0
     35c:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_string("- system is in ");
     360:	8a e9       	ldi	r24, 0x9A	; 154
     362:	90 e0       	ldi	r25, 0x00	; 0
     364:	0e 94 54 06 	call	0xca8	; 0xca8 <hx_write_string>
	hx_set_coordinates(0, 4);
     368:	64 e0       	ldi	r22, 0x04	; 4
     36a:	80 e0       	ldi	r24, 0x00	; 0
     36c:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_string("MANUAL mode");
     370:	83 ec       	ldi	r24, 0xC3	; 195
     372:	90 e0       	ldi	r25, 0x00	; 0
     374:	0e 94 54 06 	call	0xca8	; 0xca8 <hx_write_string>
	
	hx_set_coordinates(0, 6);
     378:	66 e0       	ldi	r22, 0x06	; 6
     37a:	80 e0       	ldi	r24, 0x00	; 0
     37c:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_string("JX:");
     380:	8f ec       	ldi	r24, 0xCF	; 207
     382:	90 e0       	ldi	r25, 0x00	; 0
     384:	0e 94 54 06 	call	0xca8	; 0xca8 <hx_write_string>
	hx_set_coordinates(54, 6);
     388:	66 e0       	ldi	r22, 0x06	; 6
     38a:	86 e3       	ldi	r24, 0x36	; 54
     38c:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_string("B:");
     390:	83 ed       	ldi	r24, 0xD3	; 211
     392:	90 e0       	ldi	r25, 0x00	; 0
     394:	0e 94 54 06 	call	0xca8	; 0xca8 <hx_write_string>
	
	hx_set_coordinates(0, 7);
     398:	67 e0       	ldi	r22, 0x07	; 7
     39a:	80 e0       	ldi	r24, 0x00	; 0
     39c:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_string("JY:");
     3a0:	86 ed       	ldi	r24, 0xD6	; 214
     3a2:	90 e0       	ldi	r25, 0x00	; 0
     3a4:	0e 94 54 06 	call	0xca8	; 0xca8 <hx_write_string>
	hx_set_coordinates(54, 7);
     3a8:	67 e0       	ldi	r22, 0x07	; 7
     3aa:	86 e3       	ldi	r24, 0x36	; 54
     3ac:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_string("A:");
     3b0:	8a ed       	ldi	r24, 0xDA	; 218
     3b2:	90 e0       	ldi	r25, 0x00	; 0
     3b4:	0e 94 54 06 	call	0xca8	; 0xca8 <hx_write_string>
     3b8:	08 95       	ret

000003ba <display_joystick_data>:
}

void display_joystick_data(unsigned int x, unsigned int y)
{	 
     3ba:	ef 92       	push	r14
     3bc:	ff 92       	push	r15
     3be:	0f 93       	push	r16
     3c0:	1f 93       	push	r17
     3c2:	cf 93       	push	r28
     3c4:	df 93       	push	r29
     3c6:	7c 01       	movw	r14, r24
     3c8:	8b 01       	movw	r16, r22
	hx_set_coordinates(24, 6);
     3ca:	66 e0       	ldi	r22, 0x06	; 6
     3cc:	88 e1       	ldi	r24, 0x18	; 24
     3ce:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	
	hx_write_char('0' + x / 1000);
     3d2:	97 01       	movw	r18, r14
     3d4:	36 95       	lsr	r19
     3d6:	27 95       	ror	r18
     3d8:	36 95       	lsr	r19
     3da:	27 95       	ror	r18
     3dc:	36 95       	lsr	r19
     3de:	27 95       	ror	r18
     3e0:	a5 ec       	ldi	r26, 0xC5	; 197
     3e2:	b0 e2       	ldi	r27, 0x20	; 32
     3e4:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     3e8:	92 95       	swap	r25
     3ea:	82 95       	swap	r24
     3ec:	8f 70       	andi	r24, 0x0F	; 15
     3ee:	89 27       	eor	r24, r25
     3f0:	9f 70       	andi	r25, 0x0F	; 15
     3f2:	89 27       	eor	r24, r25
     3f4:	80 5d       	subi	r24, 0xD0	; 208
     3f6:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + (x / 100) % 10);
     3fa:	97 01       	movw	r18, r14
     3fc:	36 95       	lsr	r19
     3fe:	27 95       	ror	r18
     400:	36 95       	lsr	r19
     402:	27 95       	ror	r18
     404:	ab e7       	ldi	r26, 0x7B	; 123
     406:	b4 e1       	ldi	r27, 0x14	; 20
     408:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     40c:	ac 01       	movw	r20, r24
     40e:	56 95       	lsr	r21
     410:	47 95       	ror	r20
     412:	9a 01       	movw	r18, r20
     414:	ad ec       	ldi	r26, 0xCD	; 205
     416:	bc ec       	ldi	r27, 0xCC	; 204
     418:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     41c:	96 95       	lsr	r25
     41e:	87 95       	ror	r24
     420:	96 95       	lsr	r25
     422:	87 95       	ror	r24
     424:	96 95       	lsr	r25
     426:	87 95       	ror	r24
     428:	9c 01       	movw	r18, r24
     42a:	22 0f       	add	r18, r18
     42c:	33 1f       	adc	r19, r19
     42e:	88 0f       	add	r24, r24
     430:	99 1f       	adc	r25, r25
     432:	88 0f       	add	r24, r24
     434:	99 1f       	adc	r25, r25
     436:	88 0f       	add	r24, r24
     438:	99 1f       	adc	r25, r25
     43a:	82 0f       	add	r24, r18
     43c:	93 1f       	adc	r25, r19
     43e:	9a 01       	movw	r18, r20
     440:	28 1b       	sub	r18, r24
     442:	39 0b       	sbc	r19, r25
     444:	c9 01       	movw	r24, r18
     446:	80 5d       	subi	r24, 0xD0	; 208
     448:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + (x / 10) % 10);
     44c:	97 01       	movw	r18, r14
     44e:	ad ec       	ldi	r26, 0xCD	; 205
     450:	bc ec       	ldi	r27, 0xCC	; 204
     452:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     456:	ec 01       	movw	r28, r24
     458:	d6 95       	lsr	r29
     45a:	c7 95       	ror	r28
     45c:	d6 95       	lsr	r29
     45e:	c7 95       	ror	r28
     460:	d6 95       	lsr	r29
     462:	c7 95       	ror	r28
     464:	9e 01       	movw	r18, r28
     466:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     46a:	96 95       	lsr	r25
     46c:	87 95       	ror	r24
     46e:	96 95       	lsr	r25
     470:	87 95       	ror	r24
     472:	96 95       	lsr	r25
     474:	87 95       	ror	r24
     476:	9c 01       	movw	r18, r24
     478:	22 0f       	add	r18, r18
     47a:	33 1f       	adc	r19, r19
     47c:	88 0f       	add	r24, r24
     47e:	99 1f       	adc	r25, r25
     480:	88 0f       	add	r24, r24
     482:	99 1f       	adc	r25, r25
     484:	88 0f       	add	r24, r24
     486:	99 1f       	adc	r25, r25
     488:	82 0f       	add	r24, r18
     48a:	93 1f       	adc	r25, r19
     48c:	9e 01       	movw	r18, r28
     48e:	28 1b       	sub	r18, r24
     490:	39 0b       	sbc	r19, r25
     492:	c9 01       	movw	r24, r18
     494:	80 5d       	subi	r24, 0xD0	; 208
     496:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + x % 10);
     49a:	ce 01       	movw	r24, r28
     49c:	88 0f       	add	r24, r24
     49e:	99 1f       	adc	r25, r25
     4a0:	cc 0f       	add	r28, r28
     4a2:	dd 1f       	adc	r29, r29
     4a4:	cc 0f       	add	r28, r28
     4a6:	dd 1f       	adc	r29, r29
     4a8:	cc 0f       	add	r28, r28
     4aa:	dd 1f       	adc	r29, r29
     4ac:	c8 0f       	add	r28, r24
     4ae:	d9 1f       	adc	r29, r25
     4b0:	c7 01       	movw	r24, r14
     4b2:	8c 1b       	sub	r24, r28
     4b4:	9d 0b       	sbc	r25, r29
     4b6:	80 5d       	subi	r24, 0xD0	; 208
     4b8:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	
	hx_set_coordinates(72, 6);
     4bc:	66 e0       	ldi	r22, 0x06	; 6
     4be:	88 e4       	ldi	r24, 0x48	; 72
     4c0:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	
	hx_write_char('0' + SG90_ROTATE_DUTY_CYCLE_REGISTER / 1000);
     4c4:	28 b5       	in	r18, 0x28	; 40
     4c6:	39 b5       	in	r19, 0x29	; 41
     4c8:	36 95       	lsr	r19
     4ca:	27 95       	ror	r18
     4cc:	36 95       	lsr	r19
     4ce:	27 95       	ror	r18
     4d0:	36 95       	lsr	r19
     4d2:	27 95       	ror	r18
     4d4:	a5 ec       	ldi	r26, 0xC5	; 197
     4d6:	b0 e2       	ldi	r27, 0x20	; 32
     4d8:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     4dc:	92 95       	swap	r25
     4de:	82 95       	swap	r24
     4e0:	8f 70       	andi	r24, 0x0F	; 15
     4e2:	89 27       	eor	r24, r25
     4e4:	9f 70       	andi	r25, 0x0F	; 15
     4e6:	89 27       	eor	r24, r25
     4e8:	80 5d       	subi	r24, 0xD0	; 208
     4ea:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + (SG90_ROTATE_DUTY_CYCLE_REGISTER / 100) % 10);
     4ee:	28 b5       	in	r18, 0x28	; 40
     4f0:	39 b5       	in	r19, 0x29	; 41
     4f2:	36 95       	lsr	r19
     4f4:	27 95       	ror	r18
     4f6:	36 95       	lsr	r19
     4f8:	27 95       	ror	r18
     4fa:	ab e7       	ldi	r26, 0x7B	; 123
     4fc:	b4 e1       	ldi	r27, 0x14	; 20
     4fe:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     502:	ac 01       	movw	r20, r24
     504:	56 95       	lsr	r21
     506:	47 95       	ror	r20
     508:	9a 01       	movw	r18, r20
     50a:	ad ec       	ldi	r26, 0xCD	; 205
     50c:	bc ec       	ldi	r27, 0xCC	; 204
     50e:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     512:	96 95       	lsr	r25
     514:	87 95       	ror	r24
     516:	96 95       	lsr	r25
     518:	87 95       	ror	r24
     51a:	96 95       	lsr	r25
     51c:	87 95       	ror	r24
     51e:	9c 01       	movw	r18, r24
     520:	22 0f       	add	r18, r18
     522:	33 1f       	adc	r19, r19
     524:	88 0f       	add	r24, r24
     526:	99 1f       	adc	r25, r25
     528:	88 0f       	add	r24, r24
     52a:	99 1f       	adc	r25, r25
     52c:	88 0f       	add	r24, r24
     52e:	99 1f       	adc	r25, r25
     530:	82 0f       	add	r24, r18
     532:	93 1f       	adc	r25, r19
     534:	9a 01       	movw	r18, r20
     536:	28 1b       	sub	r18, r24
     538:	39 0b       	sbc	r19, r25
     53a:	c9 01       	movw	r24, r18
     53c:	80 5d       	subi	r24, 0xD0	; 208
     53e:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + (SG90_ROTATE_DUTY_CYCLE_REGISTER / 10) % 10);
     542:	28 b5       	in	r18, 0x28	; 40
     544:	39 b5       	in	r19, 0x29	; 41
     546:	ad ec       	ldi	r26, 0xCD	; 205
     548:	bc ec       	ldi	r27, 0xCC	; 204
     54a:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     54e:	ac 01       	movw	r20, r24
     550:	56 95       	lsr	r21
     552:	47 95       	ror	r20
     554:	56 95       	lsr	r21
     556:	47 95       	ror	r20
     558:	56 95       	lsr	r21
     55a:	47 95       	ror	r20
     55c:	9a 01       	movw	r18, r20
     55e:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     562:	96 95       	lsr	r25
     564:	87 95       	ror	r24
     566:	96 95       	lsr	r25
     568:	87 95       	ror	r24
     56a:	96 95       	lsr	r25
     56c:	87 95       	ror	r24
     56e:	9c 01       	movw	r18, r24
     570:	22 0f       	add	r18, r18
     572:	33 1f       	adc	r19, r19
     574:	88 0f       	add	r24, r24
     576:	99 1f       	adc	r25, r25
     578:	88 0f       	add	r24, r24
     57a:	99 1f       	adc	r25, r25
     57c:	88 0f       	add	r24, r24
     57e:	99 1f       	adc	r25, r25
     580:	82 0f       	add	r24, r18
     582:	93 1f       	adc	r25, r19
     584:	9a 01       	movw	r18, r20
     586:	28 1b       	sub	r18, r24
     588:	39 0b       	sbc	r19, r25
     58a:	c9 01       	movw	r24, r18
     58c:	80 5d       	subi	r24, 0xD0	; 208
     58e:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + SG90_ROTATE_DUTY_CYCLE_REGISTER % 10);
     592:	48 b5       	in	r20, 0x28	; 40
     594:	59 b5       	in	r21, 0x29	; 41
     596:	9a 01       	movw	r18, r20
     598:	ad ec       	ldi	r26, 0xCD	; 205
     59a:	bc ec       	ldi	r27, 0xCC	; 204
     59c:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     5a0:	96 95       	lsr	r25
     5a2:	87 95       	ror	r24
     5a4:	96 95       	lsr	r25
     5a6:	87 95       	ror	r24
     5a8:	96 95       	lsr	r25
     5aa:	87 95       	ror	r24
     5ac:	9c 01       	movw	r18, r24
     5ae:	22 0f       	add	r18, r18
     5b0:	33 1f       	adc	r19, r19
     5b2:	88 0f       	add	r24, r24
     5b4:	99 1f       	adc	r25, r25
     5b6:	88 0f       	add	r24, r24
     5b8:	99 1f       	adc	r25, r25
     5ba:	88 0f       	add	r24, r24
     5bc:	99 1f       	adc	r25, r25
     5be:	82 0f       	add	r24, r18
     5c0:	93 1f       	adc	r25, r19
     5c2:	9a 01       	movw	r18, r20
     5c4:	28 1b       	sub	r18, r24
     5c6:	39 0b       	sbc	r19, r25
     5c8:	c9 01       	movw	r24, r18
     5ca:	80 5d       	subi	r24, 0xD0	; 208
     5cc:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	
	hx_set_coordinates(24, 7);
     5d0:	67 e0       	ldi	r22, 0x07	; 7
     5d2:	88 e1       	ldi	r24, 0x18	; 24
     5d4:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	
	hx_write_char('0' + y / 1000);
     5d8:	98 01       	movw	r18, r16
     5da:	36 95       	lsr	r19
     5dc:	27 95       	ror	r18
     5de:	36 95       	lsr	r19
     5e0:	27 95       	ror	r18
     5e2:	36 95       	lsr	r19
     5e4:	27 95       	ror	r18
     5e6:	a5 ec       	ldi	r26, 0xC5	; 197
     5e8:	b0 e2       	ldi	r27, 0x20	; 32
     5ea:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     5ee:	92 95       	swap	r25
     5f0:	82 95       	swap	r24
     5f2:	8f 70       	andi	r24, 0x0F	; 15
     5f4:	89 27       	eor	r24, r25
     5f6:	9f 70       	andi	r25, 0x0F	; 15
     5f8:	89 27       	eor	r24, r25
     5fa:	80 5d       	subi	r24, 0xD0	; 208
     5fc:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + (y / 100) % 10);
     600:	98 01       	movw	r18, r16
     602:	36 95       	lsr	r19
     604:	27 95       	ror	r18
     606:	36 95       	lsr	r19
     608:	27 95       	ror	r18
     60a:	ab e7       	ldi	r26, 0x7B	; 123
     60c:	b4 e1       	ldi	r27, 0x14	; 20
     60e:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     612:	ac 01       	movw	r20, r24
     614:	56 95       	lsr	r21
     616:	47 95       	ror	r20
     618:	9a 01       	movw	r18, r20
     61a:	ad ec       	ldi	r26, 0xCD	; 205
     61c:	bc ec       	ldi	r27, 0xCC	; 204
     61e:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     622:	96 95       	lsr	r25
     624:	87 95       	ror	r24
     626:	96 95       	lsr	r25
     628:	87 95       	ror	r24
     62a:	96 95       	lsr	r25
     62c:	87 95       	ror	r24
     62e:	9c 01       	movw	r18, r24
     630:	22 0f       	add	r18, r18
     632:	33 1f       	adc	r19, r19
     634:	88 0f       	add	r24, r24
     636:	99 1f       	adc	r25, r25
     638:	88 0f       	add	r24, r24
     63a:	99 1f       	adc	r25, r25
     63c:	88 0f       	add	r24, r24
     63e:	99 1f       	adc	r25, r25
     640:	82 0f       	add	r24, r18
     642:	93 1f       	adc	r25, r19
     644:	9a 01       	movw	r18, r20
     646:	28 1b       	sub	r18, r24
     648:	39 0b       	sbc	r19, r25
     64a:	c9 01       	movw	r24, r18
     64c:	80 5d       	subi	r24, 0xD0	; 208
     64e:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + (y / 10) % 10);
     652:	98 01       	movw	r18, r16
     654:	ad ec       	ldi	r26, 0xCD	; 205
     656:	bc ec       	ldi	r27, 0xCC	; 204
     658:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     65c:	ec 01       	movw	r28, r24
     65e:	d6 95       	lsr	r29
     660:	c7 95       	ror	r28
     662:	d6 95       	lsr	r29
     664:	c7 95       	ror	r28
     666:	d6 95       	lsr	r29
     668:	c7 95       	ror	r28
     66a:	9e 01       	movw	r18, r28
     66c:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     670:	96 95       	lsr	r25
     672:	87 95       	ror	r24
     674:	96 95       	lsr	r25
     676:	87 95       	ror	r24
     678:	96 95       	lsr	r25
     67a:	87 95       	ror	r24
     67c:	9c 01       	movw	r18, r24
     67e:	22 0f       	add	r18, r18
     680:	33 1f       	adc	r19, r19
     682:	88 0f       	add	r24, r24
     684:	99 1f       	adc	r25, r25
     686:	88 0f       	add	r24, r24
     688:	99 1f       	adc	r25, r25
     68a:	88 0f       	add	r24, r24
     68c:	99 1f       	adc	r25, r25
     68e:	82 0f       	add	r24, r18
     690:	93 1f       	adc	r25, r19
     692:	9e 01       	movw	r18, r28
     694:	28 1b       	sub	r18, r24
     696:	39 0b       	sbc	r19, r25
     698:	c9 01       	movw	r24, r18
     69a:	80 5d       	subi	r24, 0xD0	; 208
     69c:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + y % 10);
     6a0:	ce 01       	movw	r24, r28
     6a2:	88 0f       	add	r24, r24
     6a4:	99 1f       	adc	r25, r25
     6a6:	cc 0f       	add	r28, r28
     6a8:	dd 1f       	adc	r29, r29
     6aa:	cc 0f       	add	r28, r28
     6ac:	dd 1f       	adc	r29, r29
     6ae:	cc 0f       	add	r28, r28
     6b0:	dd 1f       	adc	r29, r29
     6b2:	c8 0f       	add	r28, r24
     6b4:	d9 1f       	adc	r29, r25
     6b6:	c8 01       	movw	r24, r16
     6b8:	8c 1b       	sub	r24, r28
     6ba:	9d 0b       	sbc	r25, r29
     6bc:	80 5d       	subi	r24, 0xD0	; 208
     6be:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	
	hx_set_coordinates(72, 7);
     6c2:	67 e0       	ldi	r22, 0x07	; 7
     6c4:	88 e4       	ldi	r24, 0x48	; 72
     6c6:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	
	hx_write_char('0' + SG90_INCLINE_DUTY_CYCLE_REGISTER / 1000);
     6ca:	2a b5       	in	r18, 0x2a	; 42
     6cc:	3b b5       	in	r19, 0x2b	; 43
     6ce:	36 95       	lsr	r19
     6d0:	27 95       	ror	r18
     6d2:	36 95       	lsr	r19
     6d4:	27 95       	ror	r18
     6d6:	36 95       	lsr	r19
     6d8:	27 95       	ror	r18
     6da:	a5 ec       	ldi	r26, 0xC5	; 197
     6dc:	b0 e2       	ldi	r27, 0x20	; 32
     6de:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     6e2:	92 95       	swap	r25
     6e4:	82 95       	swap	r24
     6e6:	8f 70       	andi	r24, 0x0F	; 15
     6e8:	89 27       	eor	r24, r25
     6ea:	9f 70       	andi	r25, 0x0F	; 15
     6ec:	89 27       	eor	r24, r25
     6ee:	80 5d       	subi	r24, 0xD0	; 208
     6f0:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + (SG90_INCLINE_DUTY_CYCLE_REGISTER / 100) % 10);
     6f4:	2a b5       	in	r18, 0x2a	; 42
     6f6:	3b b5       	in	r19, 0x2b	; 43
     6f8:	36 95       	lsr	r19
     6fa:	27 95       	ror	r18
     6fc:	36 95       	lsr	r19
     6fe:	27 95       	ror	r18
     700:	ab e7       	ldi	r26, 0x7B	; 123
     702:	b4 e1       	ldi	r27, 0x14	; 20
     704:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     708:	ac 01       	movw	r20, r24
     70a:	56 95       	lsr	r21
     70c:	47 95       	ror	r20
     70e:	9a 01       	movw	r18, r20
     710:	ad ec       	ldi	r26, 0xCD	; 205
     712:	bc ec       	ldi	r27, 0xCC	; 204
     714:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     718:	96 95       	lsr	r25
     71a:	87 95       	ror	r24
     71c:	96 95       	lsr	r25
     71e:	87 95       	ror	r24
     720:	96 95       	lsr	r25
     722:	87 95       	ror	r24
     724:	9c 01       	movw	r18, r24
     726:	22 0f       	add	r18, r18
     728:	33 1f       	adc	r19, r19
     72a:	88 0f       	add	r24, r24
     72c:	99 1f       	adc	r25, r25
     72e:	88 0f       	add	r24, r24
     730:	99 1f       	adc	r25, r25
     732:	88 0f       	add	r24, r24
     734:	99 1f       	adc	r25, r25
     736:	82 0f       	add	r24, r18
     738:	93 1f       	adc	r25, r19
     73a:	9a 01       	movw	r18, r20
     73c:	28 1b       	sub	r18, r24
     73e:	39 0b       	sbc	r19, r25
     740:	c9 01       	movw	r24, r18
     742:	80 5d       	subi	r24, 0xD0	; 208
     744:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + (SG90_INCLINE_DUTY_CYCLE_REGISTER / 10) % 10);
     748:	2a b5       	in	r18, 0x2a	; 42
     74a:	3b b5       	in	r19, 0x2b	; 43
     74c:	ad ec       	ldi	r26, 0xCD	; 205
     74e:	bc ec       	ldi	r27, 0xCC	; 204
     750:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     754:	ac 01       	movw	r20, r24
     756:	56 95       	lsr	r21
     758:	47 95       	ror	r20
     75a:	56 95       	lsr	r21
     75c:	47 95       	ror	r20
     75e:	56 95       	lsr	r21
     760:	47 95       	ror	r20
     762:	9a 01       	movw	r18, r20
     764:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     768:	96 95       	lsr	r25
     76a:	87 95       	ror	r24
     76c:	96 95       	lsr	r25
     76e:	87 95       	ror	r24
     770:	96 95       	lsr	r25
     772:	87 95       	ror	r24
     774:	9c 01       	movw	r18, r24
     776:	22 0f       	add	r18, r18
     778:	33 1f       	adc	r19, r19
     77a:	88 0f       	add	r24, r24
     77c:	99 1f       	adc	r25, r25
     77e:	88 0f       	add	r24, r24
     780:	99 1f       	adc	r25, r25
     782:	88 0f       	add	r24, r24
     784:	99 1f       	adc	r25, r25
     786:	82 0f       	add	r24, r18
     788:	93 1f       	adc	r25, r19
     78a:	9a 01       	movw	r18, r20
     78c:	28 1b       	sub	r18, r24
     78e:	39 0b       	sbc	r19, r25
     790:	c9 01       	movw	r24, r18
     792:	80 5d       	subi	r24, 0xD0	; 208
     794:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + SG90_INCLINE_DUTY_CYCLE_REGISTER % 10);
     798:	4a b5       	in	r20, 0x2a	; 42
     79a:	5b b5       	in	r21, 0x2b	; 43
     79c:	9a 01       	movw	r18, r20
     79e:	ad ec       	ldi	r26, 0xCD	; 205
     7a0:	bc ec       	ldi	r27, 0xCC	; 204
     7a2:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     7a6:	96 95       	lsr	r25
     7a8:	87 95       	ror	r24
     7aa:	96 95       	lsr	r25
     7ac:	87 95       	ror	r24
     7ae:	96 95       	lsr	r25
     7b0:	87 95       	ror	r24
     7b2:	9c 01       	movw	r18, r24
     7b4:	22 0f       	add	r18, r18
     7b6:	33 1f       	adc	r19, r19
     7b8:	88 0f       	add	r24, r24
     7ba:	99 1f       	adc	r25, r25
     7bc:	88 0f       	add	r24, r24
     7be:	99 1f       	adc	r25, r25
     7c0:	88 0f       	add	r24, r24
     7c2:	99 1f       	adc	r25, r25
     7c4:	82 0f       	add	r24, r18
     7c6:	93 1f       	adc	r25, r19
     7c8:	9a 01       	movw	r18, r20
     7ca:	28 1b       	sub	r18, r24
     7cc:	39 0b       	sbc	r19, r25
     7ce:	c9 01       	movw	r24, r18
     7d0:	80 5d       	subi	r24, 0xD0	; 208
     7d2:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	
	
}
     7d6:	df 91       	pop	r29
     7d8:	cf 91       	pop	r28
     7da:	1f 91       	pop	r17
     7dc:	0f 91       	pop	r16
     7de:	ff 90       	pop	r15
     7e0:	ef 90       	pop	r14
     7e2:	08 95       	ret

000007e4 <display_monitoring_message>:

void display_monitoring_message(void)
{
	hx_set_coordinates(0, 3);
     7e4:	63 e0       	ldi	r22, 0x03	; 3
     7e6:	80 e0       	ldi	r24, 0x00	; 0
     7e8:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_string("- system is in ");
     7ec:	8a e9       	ldi	r24, 0x9A	; 154
     7ee:	90 e0       	ldi	r25, 0x00	; 0
     7f0:	0e 94 54 06 	call	0xca8	; 0xca8 <hx_write_string>
	hx_set_coordinates(0, 4);
     7f4:	64 e0       	ldi	r22, 0x04	; 4
     7f6:	80 e0       	ldi	r24, 0x00	; 0
     7f8:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_string("MONITORING mode");
     7fc:	8d ed       	ldi	r24, 0xDD	; 221
     7fe:	90 e0       	ldi	r25, 0x00	; 0
     800:	0e 94 54 06 	call	0xca8	; 0xca8 <hx_write_string>
	
	hx_set_coordinates(0, 6);
     804:	66 e0       	ldi	r22, 0x06	; 6
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_string("Vbat:");
     80c:	8d ee       	ldi	r24, 0xED	; 237
     80e:	90 e0       	ldi	r25, 0x00	; 0
     810:	0e 94 54 06 	call	0xca8	; 0xca8 <hx_write_string>
	hx_set_coordinates(80, 6);
     814:	66 e0       	ldi	r22, 0x06	; 6
     816:	80 e5       	ldi	r24, 0x50	; 80
     818:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_string("V");
     81c:	83 ef       	ldi	r24, 0xF3	; 243
     81e:	90 e0       	ldi	r25, 0x00	; 0
     820:	0e 94 54 06 	call	0xca8	; 0xca8 <hx_write_string>
	
	hx_set_coordinates(0, 7);
     824:	67 e0       	ldi	r22, 0x07	; 7
     826:	80 e0       	ldi	r24, 0x00	; 0
     828:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_string("Vchr:");
     82c:	85 ef       	ldi	r24, 0xF5	; 245
     82e:	90 e0       	ldi	r25, 0x00	; 0
     830:	0e 94 54 06 	call	0xca8	; 0xca8 <hx_write_string>
	hx_set_coordinates(80, 7);
     834:	67 e0       	ldi	r22, 0x07	; 7
     836:	80 e5       	ldi	r24, 0x50	; 80
     838:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_string("V");
     83c:	83 ef       	ldi	r24, 0xF3	; 243
     83e:	90 e0       	ldi	r25, 0x00	; 0
     840:	0e 94 54 06 	call	0xca8	; 0xca8 <hx_write_string>
     844:	08 95       	ret

00000846 <display_monitoring_data>:
}

void display_monitoring_data(unsigned int v_bat, unsigned int v_chr)
{
     846:	ef 92       	push	r14
     848:	ff 92       	push	r15
     84a:	0f 93       	push	r16
     84c:	1f 93       	push	r17
     84e:	cf 93       	push	r28
     850:	df 93       	push	r29
     852:	7c 01       	movw	r14, r24
     854:	8b 01       	movw	r16, r22
	hx_set_coordinates(42, 6);
     856:	66 e0       	ldi	r22, 0x06	; 6
     858:	8a e2       	ldi	r24, 0x2A	; 42
     85a:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	
	hx_write_char('0' + v_bat / 10000);
     85e:	97 01       	movw	r18, r14
     860:	32 95       	swap	r19
     862:	22 95       	swap	r18
     864:	2f 70       	andi	r18, 0x0F	; 15
     866:	23 27       	eor	r18, r19
     868:	3f 70       	andi	r19, 0x0F	; 15
     86a:	23 27       	eor	r18, r19
     86c:	a7 e4       	ldi	r26, 0x47	; 71
     86e:	b3 e0       	ldi	r27, 0x03	; 3
     870:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     874:	96 95       	lsr	r25
     876:	87 95       	ror	r24
     878:	96 95       	lsr	r25
     87a:	87 95       	ror	r24
     87c:	96 95       	lsr	r25
     87e:	87 95       	ror	r24
     880:	80 5d       	subi	r24, 0xD0	; 208
     882:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + (v_bat / 1000) % 10);
     886:	97 01       	movw	r18, r14
     888:	36 95       	lsr	r19
     88a:	27 95       	ror	r18
     88c:	36 95       	lsr	r19
     88e:	27 95       	ror	r18
     890:	36 95       	lsr	r19
     892:	27 95       	ror	r18
     894:	a5 ec       	ldi	r26, 0xC5	; 197
     896:	b0 e2       	ldi	r27, 0x20	; 32
     898:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     89c:	ac 01       	movw	r20, r24
     89e:	52 95       	swap	r21
     8a0:	42 95       	swap	r20
     8a2:	4f 70       	andi	r20, 0x0F	; 15
     8a4:	45 27       	eor	r20, r21
     8a6:	5f 70       	andi	r21, 0x0F	; 15
     8a8:	45 27       	eor	r20, r21
     8aa:	9a 01       	movw	r18, r20
     8ac:	ad ec       	ldi	r26, 0xCD	; 205
     8ae:	bc ec       	ldi	r27, 0xCC	; 204
     8b0:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     8b4:	96 95       	lsr	r25
     8b6:	87 95       	ror	r24
     8b8:	96 95       	lsr	r25
     8ba:	87 95       	ror	r24
     8bc:	96 95       	lsr	r25
     8be:	87 95       	ror	r24
     8c0:	9c 01       	movw	r18, r24
     8c2:	22 0f       	add	r18, r18
     8c4:	33 1f       	adc	r19, r19
     8c6:	88 0f       	add	r24, r24
     8c8:	99 1f       	adc	r25, r25
     8ca:	88 0f       	add	r24, r24
     8cc:	99 1f       	adc	r25, r25
     8ce:	88 0f       	add	r24, r24
     8d0:	99 1f       	adc	r25, r25
     8d2:	82 0f       	add	r24, r18
     8d4:	93 1f       	adc	r25, r19
     8d6:	9a 01       	movw	r18, r20
     8d8:	28 1b       	sub	r18, r24
     8da:	39 0b       	sbc	r19, r25
     8dc:	c9 01       	movw	r24, r18
     8de:	80 5d       	subi	r24, 0xD0	; 208
     8e0:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('.');
     8e4:	8e e2       	ldi	r24, 0x2E	; 46
     8e6:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + (v_bat / 100) % 10);
     8ea:	97 01       	movw	r18, r14
     8ec:	36 95       	lsr	r19
     8ee:	27 95       	ror	r18
     8f0:	36 95       	lsr	r19
     8f2:	27 95       	ror	r18
     8f4:	ab e7       	ldi	r26, 0x7B	; 123
     8f6:	b4 e1       	ldi	r27, 0x14	; 20
     8f8:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     8fc:	ac 01       	movw	r20, r24
     8fe:	56 95       	lsr	r21
     900:	47 95       	ror	r20
     902:	9a 01       	movw	r18, r20
     904:	ad ec       	ldi	r26, 0xCD	; 205
     906:	bc ec       	ldi	r27, 0xCC	; 204
     908:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     90c:	96 95       	lsr	r25
     90e:	87 95       	ror	r24
     910:	96 95       	lsr	r25
     912:	87 95       	ror	r24
     914:	96 95       	lsr	r25
     916:	87 95       	ror	r24
     918:	9c 01       	movw	r18, r24
     91a:	22 0f       	add	r18, r18
     91c:	33 1f       	adc	r19, r19
     91e:	88 0f       	add	r24, r24
     920:	99 1f       	adc	r25, r25
     922:	88 0f       	add	r24, r24
     924:	99 1f       	adc	r25, r25
     926:	88 0f       	add	r24, r24
     928:	99 1f       	adc	r25, r25
     92a:	82 0f       	add	r24, r18
     92c:	93 1f       	adc	r25, r19
     92e:	9a 01       	movw	r18, r20
     930:	28 1b       	sub	r18, r24
     932:	39 0b       	sbc	r19, r25
     934:	c9 01       	movw	r24, r18
     936:	80 5d       	subi	r24, 0xD0	; 208
     938:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + (v_bat / 10) % 10);
     93c:	97 01       	movw	r18, r14
     93e:	ad ec       	ldi	r26, 0xCD	; 205
     940:	bc ec       	ldi	r27, 0xCC	; 204
     942:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     946:	ec 01       	movw	r28, r24
     948:	d6 95       	lsr	r29
     94a:	c7 95       	ror	r28
     94c:	d6 95       	lsr	r29
     94e:	c7 95       	ror	r28
     950:	d6 95       	lsr	r29
     952:	c7 95       	ror	r28
     954:	9e 01       	movw	r18, r28
     956:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     95a:	96 95       	lsr	r25
     95c:	87 95       	ror	r24
     95e:	96 95       	lsr	r25
     960:	87 95       	ror	r24
     962:	96 95       	lsr	r25
     964:	87 95       	ror	r24
     966:	9c 01       	movw	r18, r24
     968:	22 0f       	add	r18, r18
     96a:	33 1f       	adc	r19, r19
     96c:	88 0f       	add	r24, r24
     96e:	99 1f       	adc	r25, r25
     970:	88 0f       	add	r24, r24
     972:	99 1f       	adc	r25, r25
     974:	88 0f       	add	r24, r24
     976:	99 1f       	adc	r25, r25
     978:	82 0f       	add	r24, r18
     97a:	93 1f       	adc	r25, r19
     97c:	9e 01       	movw	r18, r28
     97e:	28 1b       	sub	r18, r24
     980:	39 0b       	sbc	r19, r25
     982:	c9 01       	movw	r24, r18
     984:	80 5d       	subi	r24, 0xD0	; 208
     986:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + v_bat % 10);
     98a:	ce 01       	movw	r24, r28
     98c:	88 0f       	add	r24, r24
     98e:	99 1f       	adc	r25, r25
     990:	cc 0f       	add	r28, r28
     992:	dd 1f       	adc	r29, r29
     994:	cc 0f       	add	r28, r28
     996:	dd 1f       	adc	r29, r29
     998:	cc 0f       	add	r28, r28
     99a:	dd 1f       	adc	r29, r29
     99c:	c8 0f       	add	r28, r24
     99e:	d9 1f       	adc	r29, r25
     9a0:	c7 01       	movw	r24, r14
     9a2:	8c 1b       	sub	r24, r28
     9a4:	9d 0b       	sbc	r25, r29
     9a6:	80 5d       	subi	r24, 0xD0	; 208
     9a8:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	
	hx_set_coordinates(42, 7);
     9ac:	67 e0       	ldi	r22, 0x07	; 7
     9ae:	8a e2       	ldi	r24, 0x2A	; 42
     9b0:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	
	hx_write_char('0' + v_chr / 10000);
     9b4:	98 01       	movw	r18, r16
     9b6:	32 95       	swap	r19
     9b8:	22 95       	swap	r18
     9ba:	2f 70       	andi	r18, 0x0F	; 15
     9bc:	23 27       	eor	r18, r19
     9be:	3f 70       	andi	r19, 0x0F	; 15
     9c0:	23 27       	eor	r18, r19
     9c2:	a7 e4       	ldi	r26, 0x47	; 71
     9c4:	b3 e0       	ldi	r27, 0x03	; 3
     9c6:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     9ca:	96 95       	lsr	r25
     9cc:	87 95       	ror	r24
     9ce:	96 95       	lsr	r25
     9d0:	87 95       	ror	r24
     9d2:	96 95       	lsr	r25
     9d4:	87 95       	ror	r24
     9d6:	80 5d       	subi	r24, 0xD0	; 208
     9d8:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + (v_chr / 1000) % 10);
     9dc:	98 01       	movw	r18, r16
     9de:	36 95       	lsr	r19
     9e0:	27 95       	ror	r18
     9e2:	36 95       	lsr	r19
     9e4:	27 95       	ror	r18
     9e6:	36 95       	lsr	r19
     9e8:	27 95       	ror	r18
     9ea:	a5 ec       	ldi	r26, 0xC5	; 197
     9ec:	b0 e2       	ldi	r27, 0x20	; 32
     9ee:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     9f2:	ac 01       	movw	r20, r24
     9f4:	52 95       	swap	r21
     9f6:	42 95       	swap	r20
     9f8:	4f 70       	andi	r20, 0x0F	; 15
     9fa:	45 27       	eor	r20, r21
     9fc:	5f 70       	andi	r21, 0x0F	; 15
     9fe:	45 27       	eor	r20, r21
     a00:	9a 01       	movw	r18, r20
     a02:	ad ec       	ldi	r26, 0xCD	; 205
     a04:	bc ec       	ldi	r27, 0xCC	; 204
     a06:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     a0a:	96 95       	lsr	r25
     a0c:	87 95       	ror	r24
     a0e:	96 95       	lsr	r25
     a10:	87 95       	ror	r24
     a12:	96 95       	lsr	r25
     a14:	87 95       	ror	r24
     a16:	9c 01       	movw	r18, r24
     a18:	22 0f       	add	r18, r18
     a1a:	33 1f       	adc	r19, r19
     a1c:	88 0f       	add	r24, r24
     a1e:	99 1f       	adc	r25, r25
     a20:	88 0f       	add	r24, r24
     a22:	99 1f       	adc	r25, r25
     a24:	88 0f       	add	r24, r24
     a26:	99 1f       	adc	r25, r25
     a28:	82 0f       	add	r24, r18
     a2a:	93 1f       	adc	r25, r19
     a2c:	9a 01       	movw	r18, r20
     a2e:	28 1b       	sub	r18, r24
     a30:	39 0b       	sbc	r19, r25
     a32:	c9 01       	movw	r24, r18
     a34:	80 5d       	subi	r24, 0xD0	; 208
     a36:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('.');
     a3a:	8e e2       	ldi	r24, 0x2E	; 46
     a3c:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + (v_chr / 100) % 10);
     a40:	98 01       	movw	r18, r16
     a42:	36 95       	lsr	r19
     a44:	27 95       	ror	r18
     a46:	36 95       	lsr	r19
     a48:	27 95       	ror	r18
     a4a:	ab e7       	ldi	r26, 0x7B	; 123
     a4c:	b4 e1       	ldi	r27, 0x14	; 20
     a4e:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     a52:	ac 01       	movw	r20, r24
     a54:	56 95       	lsr	r21
     a56:	47 95       	ror	r20
     a58:	9a 01       	movw	r18, r20
     a5a:	ad ec       	ldi	r26, 0xCD	; 205
     a5c:	bc ec       	ldi	r27, 0xCC	; 204
     a5e:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     a62:	96 95       	lsr	r25
     a64:	87 95       	ror	r24
     a66:	96 95       	lsr	r25
     a68:	87 95       	ror	r24
     a6a:	96 95       	lsr	r25
     a6c:	87 95       	ror	r24
     a6e:	9c 01       	movw	r18, r24
     a70:	22 0f       	add	r18, r18
     a72:	33 1f       	adc	r19, r19
     a74:	88 0f       	add	r24, r24
     a76:	99 1f       	adc	r25, r25
     a78:	88 0f       	add	r24, r24
     a7a:	99 1f       	adc	r25, r25
     a7c:	88 0f       	add	r24, r24
     a7e:	99 1f       	adc	r25, r25
     a80:	82 0f       	add	r24, r18
     a82:	93 1f       	adc	r25, r19
     a84:	9a 01       	movw	r18, r20
     a86:	28 1b       	sub	r18, r24
     a88:	39 0b       	sbc	r19, r25
     a8a:	c9 01       	movw	r24, r18
     a8c:	80 5d       	subi	r24, 0xD0	; 208
     a8e:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + (v_chr / 10) % 10);
     a92:	98 01       	movw	r18, r16
     a94:	ad ec       	ldi	r26, 0xCD	; 205
     a96:	bc ec       	ldi	r27, 0xCC	; 204
     a98:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     a9c:	ec 01       	movw	r28, r24
     a9e:	d6 95       	lsr	r29
     aa0:	c7 95       	ror	r28
     aa2:	d6 95       	lsr	r29
     aa4:	c7 95       	ror	r28
     aa6:	d6 95       	lsr	r29
     aa8:	c7 95       	ror	r28
     aaa:	9e 01       	movw	r18, r28
     aac:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     ab0:	96 95       	lsr	r25
     ab2:	87 95       	ror	r24
     ab4:	96 95       	lsr	r25
     ab6:	87 95       	ror	r24
     ab8:	96 95       	lsr	r25
     aba:	87 95       	ror	r24
     abc:	9c 01       	movw	r18, r24
     abe:	22 0f       	add	r18, r18
     ac0:	33 1f       	adc	r19, r19
     ac2:	88 0f       	add	r24, r24
     ac4:	99 1f       	adc	r25, r25
     ac6:	88 0f       	add	r24, r24
     ac8:	99 1f       	adc	r25, r25
     aca:	88 0f       	add	r24, r24
     acc:	99 1f       	adc	r25, r25
     ace:	82 0f       	add	r24, r18
     ad0:	93 1f       	adc	r25, r19
     ad2:	9e 01       	movw	r18, r28
     ad4:	28 1b       	sub	r18, r24
     ad6:	39 0b       	sbc	r19, r25
     ad8:	c9 01       	movw	r24, r18
     ada:	80 5d       	subi	r24, 0xD0	; 208
     adc:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + v_chr % 10);
     ae0:	ce 01       	movw	r24, r28
     ae2:	88 0f       	add	r24, r24
     ae4:	99 1f       	adc	r25, r25
     ae6:	cc 0f       	add	r28, r28
     ae8:	dd 1f       	adc	r29, r29
     aea:	cc 0f       	add	r28, r28
     aec:	dd 1f       	adc	r29, r29
     aee:	cc 0f       	add	r28, r28
     af0:	dd 1f       	adc	r29, r29
     af2:	c8 0f       	add	r28, r24
     af4:	d9 1f       	adc	r29, r25
     af6:	c8 01       	movw	r24, r16
     af8:	8c 1b       	sub	r24, r28
     afa:	9d 0b       	sbc	r25, r29
     afc:	80 5d       	subi	r24, 0xD0	; 208
     afe:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
     b02:	df 91       	pop	r29
     b04:	cf 91       	pop	r28
     b06:	1f 91       	pop	r17
     b08:	0f 91       	pop	r16
     b0a:	ff 90       	pop	r15
     b0c:	ef 90       	pop	r14
     b0e:	08 95       	ret

00000b10 <hx_send_data>:
}

void hx_send_data(unsigned char _data)
{
	// activate hx1230
	CLEAR_HX_CE;
     b10:	a9 98       	cbi	0x15, 1	; 21
	#ifdef HX_DELAY_ENABLED
	_delay_us(HX_DELAY_US);
	#endif
	
	// configure communication for data transfer
	SET_HX_DIN;
     b12:	ae 9a       	sbi	0x15, 6	; 21
	#ifdef HX_DELAY_ENABLED
	_delay_us(HX_DELAY_US);
	#endif
	
	// toggle clock
	SET_HX_CLK;
     b14:	af 9a       	sbi	0x15, 7	; 21
	#ifdef HX_DELAY_ENABLED
	_delay_us(HX_DELAY_US);
	#endif
	CLEAR_HX_CLK;
     b16:	af 98       	cbi	0x15, 7	; 21
	#ifdef HX_DELAY_ENABLED
	_delay_us(HX_DELAY_US);
	#endif
	
	// send the actual data, MSB fiHX_RST
	for(int bit_position = 7; bit_position >= 0; bit_position--)
     b18:	27 e0       	ldi	r18, 0x07	; 7
     b1a:	30 e0       	ldi	r19, 0x00	; 0
	{
		// calculate bit to be send
		if(((_data >> bit_position) & 1) == 1)
     b1c:	90 e0       	ldi	r25, 0x00	; 0
     b1e:	ac 01       	movw	r20, r24
     b20:	02 2e       	mov	r0, r18
     b22:	02 c0       	rjmp	.+4      	; 0xb28 <hx_send_data+0x18>
     b24:	55 95       	asr	r21
     b26:	47 95       	ror	r20
     b28:	0a 94       	dec	r0
     b2a:	e2 f7       	brpl	.-8      	; 0xb24 <hx_send_data+0x14>
     b2c:	40 ff       	sbrs	r20, 0
     b2e:	02 c0       	rjmp	.+4      	; 0xb34 <hx_send_data+0x24>
		{
			SET_HX_DIN;
     b30:	ae 9a       	sbi	0x15, 6	; 21
     b32:	01 c0       	rjmp	.+2      	; 0xb36 <hx_send_data+0x26>
			_delay_us(HX_DELAY_US);
			#endif
		}
		else
		{
			CLEAR_HX_DIN;
     b34:	ae 98       	cbi	0x15, 6	; 21
			_delay_us(HX_DELAY_US);
			#endif
		}
		
		// toggle clock
		SET_HX_CLK;
     b36:	af 9a       	sbi	0x15, 7	; 21
		#ifdef HX_DELAY_ENABLED
		_delay_us(HX_DELAY_US);
		#endif
		CLEAR_HX_CLK;
     b38:	af 98       	cbi	0x15, 7	; 21
	#ifdef HX_DELAY_ENABLED
	_delay_us(HX_DELAY_US);
	#endif
	
	// send the actual data, MSB fiHX_RST
	for(int bit_position = 7; bit_position >= 0; bit_position--)
     b3a:	21 50       	subi	r18, 0x01	; 1
     b3c:	31 09       	sbc	r19, r1
     b3e:	78 f7       	brcc	.-34     	; 0xb1e <hx_send_data+0xe>
		_delay_us(HX_DELAY_US);
		#endif
	}
	
	// deactivate hx1230
	SET_HX_CE;
     b40:	a9 9a       	sbi	0x15, 1	; 21
     b42:	08 95       	ret

00000b44 <hx_send_command>:
}

void hx_send_command(unsigned char _command)
{
	// activate hx1230
	CLEAR_HX_CE;
     b44:	a9 98       	cbi	0x15, 1	; 21
	#ifdef HX_DELAY_ENABLED
	_delay_us(HX_DELAY_US);
	#endif
	
	// configure communication for command transfer
	CLEAR_HX_DIN;
     b46:	ae 98       	cbi	0x15, 6	; 21
	
	// toggle clock
	SET_HX_CLK;
     b48:	af 9a       	sbi	0x15, 7	; 21
	#ifdef HX_DELAY_ENABLED
	_delay_us(HX_DELAY_US);
	#endif
	CLEAR_HX_CLK;
     b4a:	af 98       	cbi	0x15, 7	; 21
	#ifdef HX_DELAY_ENABLED
	_delay_us(HX_DELAY_US);
	#endif
	
	// send the actual command, MSB fiHX_RST
	for(int bit_position = 7; bit_position >= 0; bit_position--)
     b4c:	27 e0       	ldi	r18, 0x07	; 7
     b4e:	30 e0       	ldi	r19, 0x00	; 0
	{
		// calculate bit to be send
		if(((_command >> bit_position) & 1) == 1)
     b50:	90 e0       	ldi	r25, 0x00	; 0
     b52:	ac 01       	movw	r20, r24
     b54:	02 2e       	mov	r0, r18
     b56:	02 c0       	rjmp	.+4      	; 0xb5c <hx_send_command+0x18>
     b58:	55 95       	asr	r21
     b5a:	47 95       	ror	r20
     b5c:	0a 94       	dec	r0
     b5e:	e2 f7       	brpl	.-8      	; 0xb58 <hx_send_command+0x14>
     b60:	40 ff       	sbrs	r20, 0
     b62:	02 c0       	rjmp	.+4      	; 0xb68 <hx_send_command+0x24>
		{
			SET_HX_DIN;
     b64:	ae 9a       	sbi	0x15, 6	; 21
     b66:	01 c0       	rjmp	.+2      	; 0xb6a <hx_send_command+0x26>
			_delay_us(HX_DELAY_US);
			#endif
		}
		else
		{
			CLEAR_HX_DIN;
     b68:	ae 98       	cbi	0x15, 6	; 21
			_delay_us(HX_DELAY_US);
			#endif
		}
		
		// toggle clock
		SET_HX_CLK;
     b6a:	af 9a       	sbi	0x15, 7	; 21
		#ifdef HX_DELAY_ENABLED
		_delay_us(HX_DELAY_US);
		#endif
		CLEAR_HX_CLK;
     b6c:	af 98       	cbi	0x15, 7	; 21
	#ifdef HX_DELAY_ENABLED
	_delay_us(HX_DELAY_US);
	#endif
	
	// send the actual command, MSB fiHX_RST
	for(int bit_position = 7; bit_position >= 0; bit_position--)
     b6e:	21 50       	subi	r18, 0x01	; 1
     b70:	31 09       	sbc	r19, r1
     b72:	78 f7       	brcc	.-34     	; 0xb52 <hx_send_command+0xe>
		_delay_us(HX_DELAY_US);
		#endif
	}
	
	// deactivate hx1230
	SET_HX_CE;
     b74:	a9 9a       	sbi	0x15, 1	; 21
     b76:	08 95       	ret

00000b78 <init_hx1230_control>:


void init_hx1230_control(void)
{
	// set required pins as output
	HX1230_DDR |= ((1 << HX_RST) | (1 << HX_CE) | (1 << HX_DIN) | (1 << HX_CLK));
     b78:	84 b3       	in	r24, 0x14	; 20
     b7a:	83 6c       	ori	r24, 0xC3	; 195
     b7c:	84 bb       	out	0x14, r24	; 20
	
	// set idle state
	CLEAR_HX_CLK;
     b7e:	af 98       	cbi	0x15, 7	; 21
	#ifdef HX_DELAY_ENABLED
	_delay_us(HX_DELAY_US);
	#endif
	CLEAR_HX_RST;
     b80:	a8 98       	cbi	0x15, 0	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b82:	2f e7       	ldi	r18, 0x7F	; 127
     b84:	88 e3       	ldi	r24, 0x38	; 56
     b86:	91 e0       	ldi	r25, 0x01	; 1
     b88:	21 50       	subi	r18, 0x01	; 1
     b8a:	80 40       	sbci	r24, 0x00	; 0
     b8c:	90 40       	sbci	r25, 0x00	; 0
     b8e:	e1 f7       	brne	.-8      	; 0xb88 <init_hx1230_control+0x10>
     b90:	00 c0       	rjmp	.+0      	; 0xb92 <init_hx1230_control+0x1a>
     b92:	00 00       	nop
	#ifdef HX_DELAY_ENABLED
	_delay_us(HX_DELAY_US);
	#endif
	_delay_ms(50);
	SET_HX_RST;
     b94:	a8 9a       	sbi	0x15, 0	; 21
	#ifdef HX_DELAY_ENABLED
	_delay_us(HX_DELAY_US);
	#endif
	CLEAR_HX_CE;
     b96:	a9 98       	cbi	0x15, 1	; 21
     b98:	8f ec       	ldi	r24, 0xCF	; 207
     b9a:	97 e0       	ldi	r25, 0x07	; 7
     b9c:	01 97       	sbiw	r24, 0x01	; 1
     b9e:	f1 f7       	brne	.-4      	; 0xb9c <init_hx1230_control+0x24>
     ba0:	00 c0       	rjmp	.+0      	; 0xba2 <init_hx1230_control+0x2a>
     ba2:	00 00       	nop
	#ifdef HX_DELAY_ENABLED
	_delay_us(HX_DELAY_US);
	#endif
	_delay_ms(1);
	SET_HX_CE;
     ba4:	a9 9a       	sbi	0x15, 1	; 21
     ba6:	8f ec       	ldi	r24, 0xCF	; 207
     ba8:	97 e0       	ldi	r25, 0x07	; 7
     baa:	01 97       	sbiw	r24, 0x01	; 1
     bac:	f1 f7       	brne	.-4      	; 0xbaa <init_hx1230_control+0x32>
     bae:	00 c0       	rjmp	.+0      	; 0xbb0 <init_hx1230_control+0x38>
     bb0:	00 00       	nop
	_delay_ms(1);
	
	// commands needed to initialize hx1230 display
	// found within a chinese data sheet
	
	hx_send_command(0x2f);
     bb2:	8f e2       	ldi	r24, 0x2F	; 47
     bb4:	0e 94 a2 05 	call	0xb44	; 0xb44 <hx_send_command>
	hx_send_command(0x90);
     bb8:	80 e9       	ldi	r24, 0x90	; 144
     bba:	0e 94 a2 05 	call	0xb44	; 0xb44 <hx_send_command>
	hx_send_command(0xa6);
     bbe:	86 ea       	ldi	r24, 0xA6	; 166
     bc0:	0e 94 a2 05 	call	0xb44	; 0xb44 <hx_send_command>
	hx_send_command(0xa4);
     bc4:	84 ea       	ldi	r24, 0xA4	; 164
     bc6:	0e 94 a2 05 	call	0xb44	; 0xb44 <hx_send_command>
	hx_send_command(0xaf);
     bca:	8f ea       	ldi	r24, 0xAF	; 175
     bcc:	0e 94 a2 05 	call	0xb44	; 0xb44 <hx_send_command>
	
	hx_send_command(0x40);
     bd0:	80 e4       	ldi	r24, 0x40	; 64
     bd2:	0e 94 a2 05 	call	0xb44	; 0xb44 <hx_send_command>
	hx_send_command(0xb0);
     bd6:	80 eb       	ldi	r24, 0xB0	; 176
     bd8:	0e 94 a2 05 	call	0xb44	; 0xb44 <hx_send_command>
	hx_send_command(0x10);
     bdc:	80 e1       	ldi	r24, 0x10	; 16
     bde:	0e 94 a2 05 	call	0xb44	; 0xb44 <hx_send_command>
	hx_send_command(0x00);
     be2:	80 e0       	ldi	r24, 0x00	; 0
     be4:	0e 94 a2 05 	call	0xb44	; 0xb44 <hx_send_command>
     be8:	08 95       	ret

00000bea <hx_set_coordinates>:
	// deactivate hx1230
	SET_HX_CE;
}

void hx_set_coordinates(unsigned char _x, unsigned char _y)
{
     bea:	cf 93       	push	r28
     bec:	c8 2f       	mov	r28, r24
	// 0, 0 is the upper left corner
	
	hx_send_command(0xB0 + _y);
     bee:	80 eb       	ldi	r24, 0xB0	; 176
     bf0:	86 0f       	add	r24, r22
     bf2:	0e 94 a2 05 	call	0xb44	; 0xb44 <hx_send_command>
	hx_send_command(0x10 | ((_x & 0x7F) >> 4));
     bf6:	8c 2f       	mov	r24, r28
     bf8:	8f 77       	andi	r24, 0x7F	; 127
     bfa:	82 95       	swap	r24
     bfc:	8f 70       	andi	r24, 0x0F	; 15
     bfe:	80 61       	ori	r24, 0x10	; 16
     c00:	0e 94 a2 05 	call	0xb44	; 0xb44 <hx_send_command>
	hx_send_command(0x0F & _x);
     c04:	8c 2f       	mov	r24, r28
     c06:	8f 70       	andi	r24, 0x0F	; 15
     c08:	0e 94 a2 05 	call	0xb44	; 0xb44 <hx_send_command>
}
     c0c:	cf 91       	pop	r28
     c0e:	08 95       	ret

00000c10 <hx_clear_screen>:

void hx_clear_screen(void)
{
     c10:	cf 93       	push	r28
     c12:	df 93       	push	r29
	unsigned char col, row;
	
	hx_set_coordinates(0, 0);
     c14:	60 e0       	ldi	r22, 0x00	; 0
     c16:	80 e0       	ldi	r24, 0x00	; 0
     c18:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
     c1c:	d9 e0       	ldi	r29, 0x09	; 9
     c1e:	07 c0       	rjmp	.+14     	; 0xc2e <hx_clear_screen+0x1e>
	
	for(row = 0; row <= HX_MAX_ROW_ROOT; row ++)
	{
		for(col = 0; col <= HX_MAX_COL; col ++)
		{
			hx_send_data(0x00);
     c20:	80 e0       	ldi	r24, 0x00	; 0
     c22:	0e 94 88 05 	call	0xb10	; 0xb10 <hx_send_data>
     c26:	c1 50       	subi	r28, 0x01	; 1
	
	hx_set_coordinates(0, 0);
	
	for(row = 0; row <= HX_MAX_ROW_ROOT; row ++)
	{
		for(col = 0; col <= HX_MAX_COL; col ++)
     c28:	d9 f7       	brne	.-10     	; 0xc20 <hx_clear_screen+0x10>
     c2a:	d1 50       	subi	r29, 0x01	; 1
{
	unsigned char col, row;
	
	hx_set_coordinates(0, 0);
	
	for(row = 0; row <= HX_MAX_ROW_ROOT; row ++)
     c2c:	11 f0       	breq	.+4      	; 0xc32 <hx_clear_screen+0x22>
	hx_send_command(0x10 | ((_x & 0x7F) >> 4));
	hx_send_command(0x0F & _x);
}

void hx_clear_screen(void)
{
     c2e:	c1 e6       	ldi	r28, 0x61	; 97
     c30:	f7 cf       	rjmp	.-18     	; 0xc20 <hx_clear_screen+0x10>
		for(col = 0; col <= HX_MAX_COL; col ++)
		{
			hx_send_data(0x00);
		}
	}
}
     c32:	df 91       	pop	r29
     c34:	cf 91       	pop	r28
     c36:	08 95       	ret

00000c38 <hx_fill_screen>:

void hx_fill_screen(void)
{
     c38:	cf 93       	push	r28
     c3a:	df 93       	push	r29
	unsigned char col, row;
	
	hx_set_coordinates(0, 0);
     c3c:	60 e0       	ldi	r22, 0x00	; 0
     c3e:	80 e0       	ldi	r24, 0x00	; 0
     c40:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
     c44:	d9 e0       	ldi	r29, 0x09	; 9
     c46:	07 c0       	rjmp	.+14     	; 0xc56 <hx_fill_screen+0x1e>
	
	for(row = 0; row < 9; row ++)
	{
		for(col = 0; col < 96; col ++)
		{
			hx_send_data(0xFF);
     c48:	8f ef       	ldi	r24, 0xFF	; 255
     c4a:	0e 94 88 05 	call	0xb10	; 0xb10 <hx_send_data>
     c4e:	c1 50       	subi	r28, 0x01	; 1
	
	hx_set_coordinates(0, 0);
	
	for(row = 0; row < 9; row ++)
	{
		for(col = 0; col < 96; col ++)
     c50:	d9 f7       	brne	.-10     	; 0xc48 <hx_fill_screen+0x10>
     c52:	d1 50       	subi	r29, 0x01	; 1
{
	unsigned char col, row;
	
	hx_set_coordinates(0, 0);
	
	for(row = 0; row < 9; row ++)
     c54:	11 f0       	breq	.+4      	; 0xc5a <hx_fill_screen+0x22>
		}
	}
}

void hx_fill_screen(void)
{
     c56:	c0 e6       	ldi	r28, 0x60	; 96
     c58:	f7 cf       	rjmp	.-18     	; 0xc48 <hx_fill_screen+0x10>
		for(col = 0; col < 96; col ++)
		{
			hx_send_data(0xFF);
		}
	}
}
     c5a:	df 91       	pop	r29
     c5c:	cf 91       	pop	r28
     c5e:	08 95       	ret

00000c60 <hx_write_char>:

void hx_write_char(const unsigned char _character)
{
     c60:	0f 93       	push	r16
     c62:	1f 93       	push	r17
     c64:	cf 93       	push	r28
     c66:	df 93       	push	r29
     c68:	90 e0       	ldi	r25, 0x00	; 0
     c6a:	ec 01       	movw	r28, r24
     c6c:	cc 0f       	add	r28, r28
     c6e:	dd 1f       	adc	r29, r29
     c70:	c8 0f       	add	r28, r24
     c72:	d9 1f       	adc	r29, r25
     c74:	cc 0f       	add	r28, r28
     c76:	dd 1f       	adc	r29, r29
     c78:	c5 50       	subi	r28, 0x05	; 5
     c7a:	df 4f       	sbci	r29, 0xFF	; 255
     c7c:	01 96       	adiw	r24, 0x01	; 1
     c7e:	8c 01       	movw	r16, r24
     c80:	00 0f       	add	r16, r16
     c82:	11 1f       	adc	r17, r17
     c84:	80 0f       	add	r24, r16
     c86:	91 1f       	adc	r25, r17
     c88:	8c 01       	movw	r16, r24
     c8a:	00 0f       	add	r16, r16
     c8c:	11 1f       	adc	r17, r17
     c8e:	05 50       	subi	r16, 0x05	; 5
     c90:	1f 4f       	sbci	r17, 0xFF	; 255
	
	for(int row_index = 0; row_index < 6; row_index ++)
	{
		hx_send_data(HX_character[_character][row_index]);
     c92:	89 91       	ld	r24, Y+
     c94:	0e 94 88 05 	call	0xb10	; 0xb10 <hx_send_data>
}

void hx_write_char(const unsigned char _character)
{
	
	for(int row_index = 0; row_index < 6; row_index ++)
     c98:	c0 17       	cp	r28, r16
     c9a:	d1 07       	cpc	r29, r17
     c9c:	d1 f7       	brne	.-12     	; 0xc92 <hx_write_char+0x32>
	{
		hx_send_data(HX_character[_character][row_index]);
	}
}
     c9e:	df 91       	pop	r29
     ca0:	cf 91       	pop	r28
     ca2:	1f 91       	pop	r17
     ca4:	0f 91       	pop	r16
     ca6:	08 95       	ret

00000ca8 <hx_write_string>:

void hx_write_string(const char *_characters_array)
{
     ca8:	0f 93       	push	r16
     caa:	1f 93       	push	r17
     cac:	cf 93       	push	r28
     cae:	df 93       	push	r29
	int string_length = strlen(_characters_array);
     cb0:	fc 01       	movw	r30, r24
     cb2:	01 90       	ld	r0, Z+
     cb4:	00 20       	and	r0, r0
     cb6:	e9 f7       	brne	.-6      	; 0xcb2 <hx_write_string+0xa>
     cb8:	31 97       	sbiw	r30, 0x01	; 1
     cba:	e8 1b       	sub	r30, r24
     cbc:	f9 0b       	sbc	r31, r25
	for(int char_index = 0; char_index < string_length; char_index++)
     cbe:	1e 16       	cp	r1, r30
     cc0:	1f 06       	cpc	r1, r31
     cc2:	54 f4       	brge	.+20     	; 0xcd8 <hx_write_string+0x30>
     cc4:	ec 01       	movw	r28, r24
     cc6:	8c 01       	movw	r16, r24
     cc8:	0e 0f       	add	r16, r30
     cca:	1f 1f       	adc	r17, r31
	{
		hx_write_char((const unsigned char)(_characters_array[char_index]));
     ccc:	89 91       	ld	r24, Y+
     cce:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
}

void hx_write_string(const char *_characters_array)
{
	int string_length = strlen(_characters_array);
	for(int char_index = 0; char_index < string_length; char_index++)
     cd2:	c0 17       	cp	r28, r16
     cd4:	d1 07       	cpc	r29, r17
     cd6:	d1 f7       	brne	.-12     	; 0xccc <hx_write_string+0x24>
	{
		hx_write_char((const unsigned char)(_characters_array[char_index]));
	}
     cd8:	df 91       	pop	r29
     cda:	cf 91       	pop	r28
     cdc:	1f 91       	pop	r17
     cde:	0f 91       	pop	r16
     ce0:	08 95       	ret

00000ce2 <manual_control>:
#include "joystick_driver.h"
#include "sg90_driver.h"
#include "unipolar_driver.h"

void manual_control(void)
{
     ce2:	0f 93       	push	r16
     ce4:	1f 93       	push	r17
     ce6:	cf 93       	push	r28
     ce8:	df 93       	push	r29
	unsigned int x = ADC_get_value(ADC_CHANNEL_X_AXIS);
     cea:	84 e0       	ldi	r24, 0x04	; 4
     cec:	0e 94 4f 00 	call	0x9e	; 0x9e <ADC_get_value>
     cf0:	8c 01       	movw	r16, r24
	unsigned int y = ADC_get_value(ADC_CHANNEL_Y_AXIS);
     cf2:	85 e0       	ldi	r24, 0x05	; 5
     cf4:	0e 94 4f 00 	call	0x9e	; 0x9e <ADC_get_value>
     cf8:	ec 01       	movw	r28, r24
	
	display_joystick_data(x, y);
     cfa:	bc 01       	movw	r22, r24
     cfc:	c8 01       	movw	r24, r16
     cfe:	0e 94 dd 01 	call	0x3ba	; 0x3ba <display_joystick_data>
	
	if(y > (JOYSTICK_IDLE_VALUE + JOYSTICK_DEAD_ZONE))
     d02:	c5 36       	cpi	r28, 0x65	; 101
     d04:	82 e0       	ldi	r24, 0x02	; 2
     d06:	d8 07       	cpc	r29, r24
     d08:	50 f0       	brcs	.+20     	; 0xd1e <manual_control+0x3c>
	{
		SG90_INCLINE_DUTY_CYCLE_REGISTER ++;
     d0a:	8a b5       	in	r24, 0x2a	; 42
     d0c:	9b b5       	in	r25, 0x2b	; 43
     d0e:	01 96       	adiw	r24, 0x01	; 1
     d10:	9b bd       	out	0x2b, r25	; 43
     d12:	8a bd       	out	0x2a, r24	; 42
		unipolar_01_step_forward(UNIPOLLAR_01_CURRENT_STEP);
     d14:	80 91 fd 06 	lds	r24, 0x06FD	; 0x8006fd <UNIPOLLAR_01_CURRENT_STEP>
     d18:	0e 94 fd 0a 	call	0x15fa	; 0x15fa <unipolar_01_step_forward>
     d1c:	0c c0       	rjmp	.+24     	; 0xd36 <manual_control+0x54>
	}
	else if(y < (JOYSTICK_IDLE_VALUE - JOYSTICK_DEAD_ZONE))
     d1e:	cc 39       	cpi	r28, 0x9C	; 156
     d20:	d1 40       	sbci	r29, 0x01	; 1
     d22:	48 f4       	brcc	.+18     	; 0xd36 <manual_control+0x54>
	{
		SG90_INCLINE_DUTY_CYCLE_REGISTER --;
     d24:	8a b5       	in	r24, 0x2a	; 42
     d26:	9b b5       	in	r25, 0x2b	; 43
     d28:	01 97       	sbiw	r24, 0x01	; 1
     d2a:	9b bd       	out	0x2b, r25	; 43
     d2c:	8a bd       	out	0x2a, r24	; 42
		unipolar_01_step_backward(UNIPOLLAR_01_CURRENT_STEP);
     d2e:	80 91 fd 06 	lds	r24, 0x06FD	; 0x8006fd <UNIPOLLAR_01_CURRENT_STEP>
     d32:	0e 94 2e 0b 	call	0x165c	; 0x165c <unipolar_01_step_backward>
	}
	
	if(x > (JOYSTICK_IDLE_VALUE + JOYSTICK_DEAD_ZONE))
     d36:	05 36       	cpi	r16, 0x65	; 101
     d38:	82 e0       	ldi	r24, 0x02	; 2
     d3a:	18 07       	cpc	r17, r24
     d3c:	30 f0       	brcs	.+12     	; 0xd4a <manual_control+0x68>
	{
		SG90_ROTATE_DUTY_CYCLE_REGISTER --;
     d3e:	88 b5       	in	r24, 0x28	; 40
     d40:	99 b5       	in	r25, 0x29	; 41
     d42:	01 97       	sbiw	r24, 0x01	; 1
     d44:	99 bd       	out	0x29, r25	; 41
     d46:	88 bd       	out	0x28, r24	; 40
     d48:	08 c0       	rjmp	.+16     	; 0xd5a <manual_control+0x78>
	}
	else if(x < (JOYSTICK_IDLE_VALUE - JOYSTICK_DEAD_ZONE))
     d4a:	0c 39       	cpi	r16, 0x9C	; 156
     d4c:	11 40       	sbci	r17, 0x01	; 1
     d4e:	28 f4       	brcc	.+10     	; 0xd5a <manual_control+0x78>
	{
		SG90_ROTATE_DUTY_CYCLE_REGISTER ++;
     d50:	88 b5       	in	r24, 0x28	; 40
     d52:	99 b5       	in	r25, 0x29	; 41
     d54:	01 96       	adiw	r24, 0x01	; 1
     d56:	99 bd       	out	0x29, r25	; 41
     d58:	88 bd       	out	0x28, r24	; 40
	}
	
	
	if(SG90_INCLINE_DUTY_CYCLE_REGISTER > SG90_UPPER_INCLINE_LIMIT)
     d5a:	4a b5       	in	r20, 0x2a	; 42
     d5c:	5b b5       	in	r21, 0x2b	; 43
     d5e:	86 b5       	in	r24, 0x26	; 38
     d60:	97 b5       	in	r25, 0x27	; 39
     d62:	9c 01       	movw	r18, r24
     d64:	22 0f       	add	r18, r18
     d66:	33 1f       	adc	r19, r19
     d68:	88 0f       	add	r24, r24
     d6a:	99 1f       	adc	r25, r25
     d6c:	88 0f       	add	r24, r24
     d6e:	99 1f       	adc	r25, r25
     d70:	88 0f       	add	r24, r24
     d72:	99 1f       	adc	r25, r25
     d74:	28 0f       	add	r18, r24
     d76:	39 1f       	adc	r19, r25
     d78:	a1 e6       	ldi	r26, 0x61	; 97
     d7a:	b6 ef       	ldi	r27, 0xF6	; 246
     d7c:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     d80:	88 0f       	add	r24, r24
     d82:	89 2f       	mov	r24, r25
     d84:	88 1f       	adc	r24, r24
     d86:	99 0b       	sbc	r25, r25
     d88:	91 95       	neg	r25
     d8a:	88 97       	sbiw	r24, 0x28	; 40
     d8c:	84 17       	cp	r24, r20
     d8e:	95 07       	cpc	r25, r21
     d90:	b8 f4       	brcc	.+46     	; 0xdc0 <manual_control+0xde>
	{
		SG90_INCLINE_DUTY_CYCLE_REGISTER = SG90_UPPER_INCLINE_LIMIT;
     d92:	86 b5       	in	r24, 0x26	; 38
     d94:	97 b5       	in	r25, 0x27	; 39
     d96:	9c 01       	movw	r18, r24
     d98:	22 0f       	add	r18, r18
     d9a:	33 1f       	adc	r19, r19
     d9c:	88 0f       	add	r24, r24
     d9e:	99 1f       	adc	r25, r25
     da0:	88 0f       	add	r24, r24
     da2:	99 1f       	adc	r25, r25
     da4:	88 0f       	add	r24, r24
     da6:	99 1f       	adc	r25, r25
     da8:	28 0f       	add	r18, r24
     daa:	39 1f       	adc	r19, r25
     dac:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     db0:	88 0f       	add	r24, r24
     db2:	89 2f       	mov	r24, r25
     db4:	88 1f       	adc	r24, r24
     db6:	99 0b       	sbc	r25, r25
     db8:	91 95       	neg	r25
     dba:	88 97       	sbiw	r24, 0x28	; 40
     dbc:	9b bd       	out	0x2b, r25	; 43
     dbe:	8a bd       	out	0x2a, r24	; 42
	}
	if(SG90_INCLINE_DUTY_CYCLE_REGISTER < SG90_INCLINE_POS_0)
     dc0:	4a b5       	in	r20, 0x2a	; 42
     dc2:	5b b5       	in	r21, 0x2b	; 43
     dc4:	26 b5       	in	r18, 0x26	; 38
     dc6:	37 b5       	in	r19, 0x27	; 39
     dc8:	ad ec       	ldi	r26, 0xCD	; 205
     dca:	bc ec       	ldi	r27, 0xCC	; 204
     dcc:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     dd0:	92 95       	swap	r25
     dd2:	82 95       	swap	r24
     dd4:	8f 70       	andi	r24, 0x0F	; 15
     dd6:	89 27       	eor	r24, r25
     dd8:	9f 70       	andi	r25, 0x0F	; 15
     dda:	89 27       	eor	r24, r25
     ddc:	81 54       	subi	r24, 0x41	; 65
     dde:	91 09       	sbc	r25, r1
     de0:	48 17       	cp	r20, r24
     de2:	59 07       	cpc	r21, r25
     de4:	70 f4       	brcc	.+28     	; 0xe02 <manual_control+0x120>
	{
		SG90_INCLINE_DUTY_CYCLE_REGISTER = SG90_INCLINE_POS_0;
     de6:	26 b5       	in	r18, 0x26	; 38
     de8:	37 b5       	in	r19, 0x27	; 39
     dea:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     dee:	92 95       	swap	r25
     df0:	82 95       	swap	r24
     df2:	8f 70       	andi	r24, 0x0F	; 15
     df4:	89 27       	eor	r24, r25
     df6:	9f 70       	andi	r25, 0x0F	; 15
     df8:	89 27       	eor	r24, r25
     dfa:	81 54       	subi	r24, 0x41	; 65
     dfc:	91 09       	sbc	r25, r1
     dfe:	9b bd       	out	0x2b, r25	; 43
     e00:	8a bd       	out	0x2a, r24	; 42
	}
	if(SG90_ROTATE_DUTY_CYCLE_REGISTER > SG90_ROTATE_POS_180)
     e02:	48 b5       	in	r20, 0x28	; 40
     e04:	59 b5       	in	r21, 0x29	; 41
     e06:	26 b5       	in	r18, 0x26	; 38
     e08:	37 b5       	in	r19, 0x27	; 39
     e0a:	ad ec       	ldi	r26, 0xCD	; 205
     e0c:	bc ec       	ldi	r27, 0xCC	; 204
     e0e:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     e12:	96 95       	lsr	r25
     e14:	87 95       	ror	r24
     e16:	96 95       	lsr	r25
     e18:	87 95       	ror	r24
     e1a:	96 95       	lsr	r25
     e1c:	87 95       	ror	r24
     e1e:	05 97       	sbiw	r24, 0x05	; 5
     e20:	84 17       	cp	r24, r20
     e22:	95 07       	cpc	r25, r21
     e24:	68 f4       	brcc	.+26     	; 0xe40 <manual_control+0x15e>
	{
		SG90_ROTATE_DUTY_CYCLE_REGISTER = SG90_ROTATE_POS_180;
     e26:	26 b5       	in	r18, 0x26	; 38
     e28:	37 b5       	in	r19, 0x27	; 39
     e2a:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     e2e:	96 95       	lsr	r25
     e30:	87 95       	ror	r24
     e32:	96 95       	lsr	r25
     e34:	87 95       	ror	r24
     e36:	96 95       	lsr	r25
     e38:	87 95       	ror	r24
     e3a:	05 97       	sbiw	r24, 0x05	; 5
     e3c:	99 bd       	out	0x29, r25	; 41
     e3e:	88 bd       	out	0x28, r24	; 40
	}
	if(SG90_ROTATE_DUTY_CYCLE_REGISTER < SG90_ROTATE_POS_0)
     e40:	48 b5       	in	r20, 0x28	; 40
     e42:	59 b5       	in	r21, 0x29	; 41
     e44:	26 b5       	in	r18, 0x26	; 38
     e46:	37 b5       	in	r19, 0x27	; 39
     e48:	ad ec       	ldi	r26, 0xCD	; 205
     e4a:	bc ec       	ldi	r27, 0xCC	; 204
     e4c:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     e50:	92 95       	swap	r25
     e52:	82 95       	swap	r24
     e54:	8f 70       	andi	r24, 0x0F	; 15
     e56:	89 27       	eor	r24, r25
     e58:	9f 70       	andi	r25, 0x0F	; 15
     e5a:	89 27       	eor	r24, r25
     e5c:	cc 97       	sbiw	r24, 0x3c	; 60
     e5e:	48 17       	cp	r20, r24
     e60:	59 07       	cpc	r21, r25
     e62:	68 f4       	brcc	.+26     	; 0xe7e <manual_control+0x19c>
	{
		SG90_ROTATE_DUTY_CYCLE_REGISTER = SG90_ROTATE_POS_0;
     e64:	26 b5       	in	r18, 0x26	; 38
     e66:	37 b5       	in	r19, 0x27	; 39
     e68:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     e6c:	92 95       	swap	r25
     e6e:	82 95       	swap	r24
     e70:	8f 70       	andi	r24, 0x0F	; 15
     e72:	89 27       	eor	r24, r25
     e74:	9f 70       	andi	r25, 0x0F	; 15
     e76:	89 27       	eor	r24, r25
     e78:	cc 97       	sbiw	r24, 0x3c	; 60
     e7a:	99 bd       	out	0x29, r25	; 41
     e7c:	88 bd       	out	0x28, r24	; 40
     e7e:	8f e4       	ldi	r24, 0x4F	; 79
     e80:	93 ec       	ldi	r25, 0xC3	; 195
     e82:	01 97       	sbiw	r24, 0x01	; 1
     e84:	f1 f7       	brne	.-4      	; 0xe82 <manual_control+0x1a0>
     e86:	00 c0       	rjmp	.+0      	; 0xe88 <manual_control+0x1a6>
     e88:	00 00       	nop
	}
	_delay_ms(25);
}
     e8a:	df 91       	pop	r29
     e8c:	cf 91       	pop	r28
     e8e:	1f 91       	pop	r17
     e90:	0f 91       	pop	r16
     e92:	08 95       	ret

00000e94 <get_filtered_light_intensity>:
	adc_value = percentage_value(adc_value);
	return adc_value;
}

int get_filtered_light_intensity(uint8_t sensor)
{
     e94:	0f 93       	push	r16
     e96:	1f 93       	push	r17
     e98:	cf 93       	push	r28
     e9a:	df 93       	push	r29
     e9c:	d8 2f       	mov	r29, r24
     e9e:	cf e0       	ldi	r28, 0x0F	; 15
	uint16_t adc_value = 0;
     ea0:	00 e0       	ldi	r16, 0x00	; 0
     ea2:	10 e0       	ldi	r17, 0x00	; 0
	for(char i = 0; i < FILTLER_RANK; i++)
	{
		adc_value += ADC_get_value(sensor);
     ea4:	8d 2f       	mov	r24, r29
     ea6:	0e 94 4f 00 	call	0x9e	; 0x9e <ADC_get_value>
     eaa:	08 0f       	add	r16, r24
     eac:	19 1f       	adc	r17, r25
     eae:	c1 50       	subi	r28, 0x01	; 1
}

int get_filtered_light_intensity(uint8_t sensor)
{
	uint16_t adc_value = 0;
	for(char i = 0; i < FILTLER_RANK; i++)
     eb0:	c9 f7       	brne	.-14     	; 0xea4 <get_filtered_light_intensity+0x10>
	return adc_value;
}

int percentage_value(int raw_value)
{
	raw_value = raw_value*((long)100)/1023;
     eb2:	98 01       	movw	r18, r16
     eb4:	a9 e8       	ldi	r26, 0x89	; 137
     eb6:	b8 e8       	ldi	r27, 0x88	; 136
     eb8:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     ebc:	dc 01       	movw	r26, r24
     ebe:	b6 95       	lsr	r27
     ec0:	a7 95       	ror	r26
     ec2:	b6 95       	lsr	r27
     ec4:	a7 95       	ror	r26
     ec6:	b6 95       	lsr	r27
     ec8:	a7 95       	ror	r26
     eca:	24 e6       	ldi	r18, 0x64	; 100
     ecc:	30 e0       	ldi	r19, 0x00	; 0
     ece:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <__usmulhisi3>
     ed2:	2f ef       	ldi	r18, 0xFF	; 255
     ed4:	33 e0       	ldi	r19, 0x03	; 3
     ed6:	40 e0       	ldi	r20, 0x00	; 0
     ed8:	50 e0       	ldi	r21, 0x00	; 0
     eda:	0e 94 ac 0b 	call	0x1758	; 0x1758 <__divmodsi4>
		adc_value += ADC_get_value(sensor);
	}
	adc_value /= FILTLER_RANK;
	adc_value = percentage_value(adc_value);
	return adc_value;
}
     ede:	84 e6       	ldi	r24, 0x64	; 100
     ee0:	90 e0       	ldi	r25, 0x00	; 0
     ee2:	82 1b       	sub	r24, r18
     ee4:	93 0b       	sbc	r25, r19
     ee6:	df 91       	pop	r29
     ee8:	cf 91       	pop	r28
     eea:	1f 91       	pop	r17
     eec:	0f 91       	pop	r16
     eee:	08 95       	ret

00000ef0 <uC_init>:
     ef0:	2f ef       	ldi	r18, 0xFF	; 255
     ef2:	80 e7       	ldi	r24, 0x70	; 112
     ef4:	92 e0       	ldi	r25, 0x02	; 2
     ef6:	21 50       	subi	r18, 0x01	; 1
     ef8:	80 40       	sbci	r24, 0x00	; 0
     efa:	90 40       	sbci	r25, 0x00	; 0
     efc:	e1 f7       	brne	.-8      	; 0xef6 <uC_init+0x6>
     efe:	00 c0       	rjmp	.+0      	; 0xf00 <uC_init+0x10>
     f00:	00 00       	nop
{
	// Wait for system to get fully powered up
	_delay_ms(100);
	
	// initialize required modules
	ADC_init();
     f02:	0e 94 49 00 	call	0x92	; 0x92 <ADC_init>
     f06:	2f e7       	ldi	r18, 0x7F	; 127
     f08:	88 e3       	ldi	r24, 0x38	; 56
     f0a:	91 e0       	ldi	r25, 0x01	; 1
     f0c:	21 50       	subi	r18, 0x01	; 1
     f0e:	80 40       	sbci	r24, 0x00	; 0
     f10:	90 40       	sbci	r25, 0x00	; 0
     f12:	e1 f7       	brne	.-8      	; 0xf0c <uC_init+0x1c>
     f14:	00 c0       	rjmp	.+0      	; 0xf16 <uC_init+0x26>
     f16:	00 00       	nop
	_delay_ms(50);
	
	init_pwm_channels();
     f18:	0e 94 95 08 	call	0x112a	; 0x112a <init_pwm_channels>
     f1c:	2f e7       	ldi	r18, 0x7F	; 127
     f1e:	88 e3       	ldi	r24, 0x38	; 56
     f20:	91 e0       	ldi	r25, 0x01	; 1
     f22:	21 50       	subi	r18, 0x01	; 1
     f24:	80 40       	sbci	r24, 0x00	; 0
     f26:	90 40       	sbci	r25, 0x00	; 0
     f28:	e1 f7       	brne	.-8      	; 0xf22 <uC_init+0x32>
     f2a:	00 c0       	rjmp	.+0      	; 0xf2c <uC_init+0x3c>
     f2c:	00 00       	nop
	_delay_ms(50);
	
	init_user_interface();
     f2e:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <init_user_interface>
     f32:	2f e7       	ldi	r18, 0x7F	; 127
     f34:	88 e3       	ldi	r24, 0x38	; 56
     f36:	91 e0       	ldi	r25, 0x01	; 1
     f38:	21 50       	subi	r18, 0x01	; 1
     f3a:	80 40       	sbci	r24, 0x00	; 0
     f3c:	90 40       	sbci	r25, 0x00	; 0
     f3e:	e1 f7       	brne	.-8      	; 0xf38 <uC_init+0x48>
     f40:	00 c0       	rjmp	.+0      	; 0xf42 <uC_init+0x52>
     f42:	00 00       	nop
	_delay_ms(50);
	
	init_unipolar_control();
     f44:	0e 94 f2 0a 	call	0x15e4	; 0x15e4 <init_unipolar_control>
	
	init_hx1230_control();
     f48:	0e 94 bc 05 	call	0xb78	; 0xb78 <init_hx1230_control>
     f4c:	2f e7       	ldi	r18, 0x7F	; 127
     f4e:	88 e3       	ldi	r24, 0x38	; 56
     f50:	91 e0       	ldi	r25, 0x01	; 1
     f52:	21 50       	subi	r18, 0x01	; 1
     f54:	80 40       	sbci	r24, 0x00	; 0
     f56:	90 40       	sbci	r25, 0x00	; 0
     f58:	e1 f7       	brne	.-8      	; 0xf52 <uC_init+0x62>
     f5a:	00 c0       	rjmp	.+0      	; 0xf5c <uC_init+0x6c>
     f5c:	00 00       	nop
	_delay_ms(50);
	hx_fill_screen();
     f5e:	0e 94 1c 06 	call	0xc38	; 0xc38 <hx_fill_screen>
     f62:	2f ef       	ldi	r18, 0xFF	; 255
     f64:	84 e3       	ldi	r24, 0x34	; 52
     f66:	9c e0       	ldi	r25, 0x0C	; 12
     f68:	21 50       	subi	r18, 0x01	; 1
     f6a:	80 40       	sbci	r24, 0x00	; 0
     f6c:	90 40       	sbci	r25, 0x00	; 0
     f6e:	e1 f7       	brne	.-8      	; 0xf68 <uC_init+0x78>
     f70:	00 c0       	rjmp	.+0      	; 0xf72 <uC_init+0x82>
     f72:	00 00       	nop
	_delay_ms(500);
	hx_clear_screen();
     f74:	0e 94 08 06 	call	0xc10	; 0xc10 <hx_clear_screen>
     f78:	2f e7       	ldi	r18, 0x7F	; 127
     f7a:	88 e3       	ldi	r24, 0x38	; 56
     f7c:	91 e0       	ldi	r25, 0x01	; 1
     f7e:	21 50       	subi	r18, 0x01	; 1
     f80:	80 40       	sbci	r24, 0x00	; 0
     f82:	90 40       	sbci	r25, 0x00	; 0
     f84:	e1 f7       	brne	.-8      	; 0xf7e <uC_init+0x8e>
     f86:	00 c0       	rjmp	.+0      	; 0xf88 <uC_init+0x98>
     f88:	00 00       	nop
	_delay_ms(50);
	
	display_title();
     f8a:	0e 94 92 00 	call	0x124	; 0x124 <display_title>
	display_idle_state_message();
     f8e:	0e 94 93 01 	call	0x326	; 0x326 <display_idle_state_message>
	
	sei(); // enable global interrupts
     f92:	78 94       	sei
     f94:	08 95       	ret

00000f96 <main>:

void uC_init(void);

int main(void)
{
	STATE = STATE_INIT;
     f96:	10 92 fe 06 	sts	0x06FE, r1	; 0x8006fe <STATE>
	OLD_STATE = STATE_INIT;
     f9a:	10 92 fc 06 	sts	0x06FC, r1	; 0x8006fc <__data_end>
	uC_init();
     f9e:	0e 94 78 07 	call	0xef0	; 0xef0 <uC_init>
	
	SG90_INCLINE_DUTY_CYCLE_REGISTER = SG90_INCLINE_POS_0;
     fa2:	26 b5       	in	r18, 0x26	; 38
     fa4:	37 b5       	in	r19, 0x27	; 39
     fa6:	ad ec       	ldi	r26, 0xCD	; 205
     fa8:	bc ec       	ldi	r27, 0xCC	; 204
     faa:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     fae:	92 95       	swap	r25
     fb0:	82 95       	swap	r24
     fb2:	8f 70       	andi	r24, 0x0F	; 15
     fb4:	89 27       	eor	r24, r25
     fb6:	9f 70       	andi	r25, 0x0F	; 15
     fb8:	89 27       	eor	r24, r25
     fba:	81 54       	subi	r24, 0x41	; 65
     fbc:	91 09       	sbc	r25, r1
     fbe:	9b bd       	out	0x2b, r25	; 43
     fc0:	8a bd       	out	0x2a, r24	; 42
	SG90_ROTATE_DUTY_CYCLE_REGISTER = SG90_ROTATE_POS_90;
     fc2:	86 b5       	in	r24, 0x26	; 38
     fc4:	97 b5       	in	r25, 0x27	; 39
     fc6:	9c 01       	movw	r18, r24
     fc8:	22 0f       	add	r18, r18
     fca:	33 1f       	adc	r19, r19
     fcc:	88 0f       	add	r24, r24
     fce:	99 1f       	adc	r25, r25
     fd0:	88 0f       	add	r24, r24
     fd2:	99 1f       	adc	r25, r25
     fd4:	88 0f       	add	r24, r24
     fd6:	99 1f       	adc	r25, r25
     fd8:	28 0f       	add	r18, r24
     fda:	39 1f       	adc	r19, r25
     fdc:	a1 e6       	ldi	r26, 0x61	; 97
     fde:	b6 ef       	ldi	r27, 0xF6	; 246
     fe0:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
     fe4:	88 0f       	add	r24, r24
     fe6:	89 2f       	mov	r24, r25
     fe8:	88 1f       	adc	r24, r24
     fea:	99 0b       	sbc	r25, r25
     fec:	91 95       	neg	r25
     fee:	85 97       	sbiw	r24, 0x25	; 37
     ff0:	99 bd       	out	0x29, r25	; 41
     ff2:	88 bd       	out	0x28, r24	; 40
	turn_on_pwm_channels();
     ff4:	0e 94 ad 08 	call	0x115a	; 0x115a <turn_on_pwm_channels>
	
	
	STATE = STATE_IDLE;
     ff8:	81 e0       	ldi	r24, 0x01	; 1
     ffa:	80 93 fe 06 	sts	0x06FE, r24	; 0x8006fe <STATE>
     ffe:	2f ef       	ldi	r18, 0xFF	; 255
    1000:	84 e3       	ldi	r24, 0x34	; 52
    1002:	9c e0       	ldi	r25, 0x0C	; 12
    1004:	21 50       	subi	r18, 0x01	; 1
    1006:	80 40       	sbci	r24, 0x00	; 0
    1008:	90 40       	sbci	r25, 0x00	; 0
    100a:	e1 f7       	brne	.-8      	; 0x1004 <main+0x6e>
    100c:	00 c0       	rjmp	.+0      	; 0x100e <main+0x78>
    100e:	00 00       	nop
	/*DDRC = 0xFF;
	PORTC = 0x00;*/
	_delay_ms(500);
	UNIPOLAR_01_SET_STEP_1;
    1010:	c0 9a       	sbi	0x18, 0	; 24
    1012:	2f ef       	ldi	r18, 0xFF	; 255
    1014:	84 e3       	ldi	r24, 0x34	; 52
    1016:	9c e0       	ldi	r25, 0x0C	; 12
    1018:	21 50       	subi	r18, 0x01	; 1
    101a:	80 40       	sbci	r24, 0x00	; 0
    101c:	90 40       	sbci	r25, 0x00	; 0
    101e:	e1 f7       	brne	.-8      	; 0x1018 <main+0x82>
    1020:	00 c0       	rjmp	.+0      	; 0x1022 <main+0x8c>
    1022:	00 00       	nop
	_delay_ms(500);
	UNIPOLAR_01_CLEAR_STEP_1;
    1024:	c0 98       	cbi	0x18, 0	; 24
    1026:	2f ef       	ldi	r18, 0xFF	; 255
    1028:	84 e3       	ldi	r24, 0x34	; 52
    102a:	9c e0       	ldi	r25, 0x0C	; 12
    102c:	21 50       	subi	r18, 0x01	; 1
    102e:	80 40       	sbci	r24, 0x00	; 0
    1030:	90 40       	sbci	r25, 0x00	; 0
    1032:	e1 f7       	brne	.-8      	; 0x102c <main+0x96>
    1034:	00 c0       	rjmp	.+0      	; 0x1036 <main+0xa0>
    1036:	00 00       	nop
	_delay_ms(500);
	UNIPOLAR_01_SET_STEP_2;
    1038:	c1 9a       	sbi	0x18, 1	; 24
    103a:	2f ef       	ldi	r18, 0xFF	; 255
    103c:	84 e3       	ldi	r24, 0x34	; 52
    103e:	9c e0       	ldi	r25, 0x0C	; 12
    1040:	21 50       	subi	r18, 0x01	; 1
    1042:	80 40       	sbci	r24, 0x00	; 0
    1044:	90 40       	sbci	r25, 0x00	; 0
    1046:	e1 f7       	brne	.-8      	; 0x1040 <main+0xaa>
    1048:	00 c0       	rjmp	.+0      	; 0x104a <main+0xb4>
    104a:	00 00       	nop
	_delay_ms(500);
	UNIPOLAR_01_CLEAR_STEP_2;
    104c:	c1 98       	cbi	0x18, 1	; 24
    104e:	2f ef       	ldi	r18, 0xFF	; 255
    1050:	84 e3       	ldi	r24, 0x34	; 52
    1052:	9c e0       	ldi	r25, 0x0C	; 12
    1054:	21 50       	subi	r18, 0x01	; 1
    1056:	80 40       	sbci	r24, 0x00	; 0
    1058:	90 40       	sbci	r25, 0x00	; 0
    105a:	e1 f7       	brne	.-8      	; 0x1054 <main+0xbe>
    105c:	00 c0       	rjmp	.+0      	; 0x105e <main+0xc8>
    105e:	00 00       	nop
	_delay_ms(500);
	UNIPOLAR_01_SET_STEP_3;
    1060:	c2 9a       	sbi	0x18, 2	; 24
    1062:	2f ef       	ldi	r18, 0xFF	; 255
    1064:	84 e3       	ldi	r24, 0x34	; 52
    1066:	9c e0       	ldi	r25, 0x0C	; 12
    1068:	21 50       	subi	r18, 0x01	; 1
    106a:	80 40       	sbci	r24, 0x00	; 0
    106c:	90 40       	sbci	r25, 0x00	; 0
    106e:	e1 f7       	brne	.-8      	; 0x1068 <main+0xd2>
    1070:	00 c0       	rjmp	.+0      	; 0x1072 <main+0xdc>
    1072:	00 00       	nop
	_delay_ms(500);
	UNIPOLAR_01_CLEAR_STEP_3;
    1074:	c2 98       	cbi	0x18, 2	; 24
    1076:	2f ef       	ldi	r18, 0xFF	; 255
    1078:	84 e3       	ldi	r24, 0x34	; 52
    107a:	9c e0       	ldi	r25, 0x0C	; 12
    107c:	21 50       	subi	r18, 0x01	; 1
    107e:	80 40       	sbci	r24, 0x00	; 0
    1080:	90 40       	sbci	r25, 0x00	; 0
    1082:	e1 f7       	brne	.-8      	; 0x107c <main+0xe6>
    1084:	00 c0       	rjmp	.+0      	; 0x1086 <main+0xf0>
    1086:	00 00       	nop
	_delay_ms(500);
	UNIPOLAR_01_SET_STEP_4;
    1088:	c3 9a       	sbi	0x18, 3	; 24
    108a:	2f ef       	ldi	r18, 0xFF	; 255
    108c:	84 e3       	ldi	r24, 0x34	; 52
    108e:	9c e0       	ldi	r25, 0x0C	; 12
    1090:	21 50       	subi	r18, 0x01	; 1
    1092:	80 40       	sbci	r24, 0x00	; 0
    1094:	90 40       	sbci	r25, 0x00	; 0
    1096:	e1 f7       	brne	.-8      	; 0x1090 <main+0xfa>
    1098:	00 c0       	rjmp	.+0      	; 0x109a <main+0x104>
    109a:	00 00       	nop
	_delay_ms(500);
	UNIPOLAR_01_CLEAR_STEP_4;
    109c:	c3 98       	cbi	0x18, 3	; 24
    109e:	2f ef       	ldi	r18, 0xFF	; 255
    10a0:	84 e3       	ldi	r24, 0x34	; 52
    10a2:	9c e0       	ldi	r25, 0x0C	; 12
    10a4:	21 50       	subi	r18, 0x01	; 1
    10a6:	80 40       	sbci	r24, 0x00	; 0
    10a8:	90 40       	sbci	r25, 0x00	; 0
    10aa:	e1 f7       	brne	.-8      	; 0x10a4 <main+0x10e>
    10ac:	00 c0       	rjmp	.+0      	; 0x10ae <main+0x118>
    10ae:	00 00       	nop
	while (1)
	{
		/*PORTC = ~PORTC;
		_delay_ms(100);*/
		
		if(STATE_CHANGED)
    10b0:	80 91 fe 06 	lds	r24, 0x06FE	; 0x8006fe <STATE>
    10b4:	90 91 fc 06 	lds	r25, 0x06FC	; 0x8006fc <__data_end>
    10b8:	98 17       	cp	r25, r24
    10ba:	71 f0       	breq	.+28     	; 0x10d8 <main+0x142>
		{
			OLD_STATE = STATE; // update state
    10bc:	80 93 fc 06 	sts	0x06FC, r24	; 0x8006fc <__data_end>
			go_to_state(STATE);
    10c0:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <go_to_state>
    10c4:	2f e7       	ldi	r18, 0x7F	; 127
    10c6:	8a e1       	ldi	r24, 0x1A	; 26
    10c8:	96 e0       	ldi	r25, 0x06	; 6
    10ca:	21 50       	subi	r18, 0x01	; 1
    10cc:	80 40       	sbci	r24, 0x00	; 0
    10ce:	90 40       	sbci	r25, 0x00	; 0
    10d0:	e1 f7       	brne	.-8      	; 0x10ca <main+0x134>
    10d2:	00 c0       	rjmp	.+0      	; 0x10d4 <main+0x13e>
    10d4:	00 00       	nop
			_delay_ms(250);
			sei(); // enable interrupts
    10d6:	78 94       	sei
		}
		
		switch(OLD_STATE)
    10d8:	80 91 fc 06 	lds	r24, 0x06FC	; 0x8006fc <__data_end>
    10dc:	83 30       	cpi	r24, 0x03	; 3
    10de:	29 f0       	breq	.+10     	; 0x10ea <main+0x154>
    10e0:	84 30       	cpi	r24, 0x04	; 4
    10e2:	49 f0       	breq	.+18     	; 0x10f6 <main+0x160>
    10e4:	82 30       	cpi	r24, 0x02	; 2
    10e6:	21 f7       	brne	.-56     	; 0x10b0 <main+0x11a>
    10e8:	03 c0       	rjmp	.+6      	; 0x10f0 <main+0x15a>
		{
			case STATE_TRACKING:
			{
				track();
    10ea:	0e 94 22 09 	call	0x1244	; 0x1244 <track>
				break;
    10ee:	e0 cf       	rjmp	.-64     	; 0x10b0 <main+0x11a>
			}
			case STATE_MANUAL:
			{
				manual_control();
    10f0:	0e 94 71 06 	call	0xce2	; 0xce2 <manual_control>
				break;
    10f4:	dd cf       	rjmp	.-70     	; 0x10b0 <main+0x11a>
			}
			case STATE_MONITORING:
			{
				monitor();
    10f6:	0e 94 7e 08 	call	0x10fc	; 0x10fc <monitor>
				break;
    10fa:	da cf       	rjmp	.-76     	; 0x10b0 <main+0x11a>

000010fc <monitor>:
#include <util/delay.h>
#include "charge_driver.h"
#include "graphics.h"

void monitor(void)
{
    10fc:	cf 93       	push	r28
    10fe:	df 93       	push	r29
	unsigned int battery_voltage = get_battery_voltage();
    1100:	0e 94 5a 00 	call	0xb4	; 0xb4 <get_battery_voltage>
    1104:	ec 01       	movw	r28, r24
	unsigned int converter_voltage = get_converter_voltage();
    1106:	0e 94 76 00 	call	0xec	; 0xec <get_converter_voltage>
	
	display_monitoring_data(battery_voltage, converter_voltage);
    110a:	bc 01       	movw	r22, r24
    110c:	ce 01       	movw	r24, r28
    110e:	0e 94 23 04 	call	0x846	; 0x846 <display_monitoring_data>
    1112:	2f ef       	ldi	r18, 0xFF	; 255
    1114:	80 e7       	ldi	r24, 0x70	; 112
    1116:	92 e0       	ldi	r25, 0x02	; 2
    1118:	21 50       	subi	r18, 0x01	; 1
    111a:	80 40       	sbci	r24, 0x00	; 0
    111c:	90 40       	sbci	r25, 0x00	; 0
    111e:	e1 f7       	brne	.-8      	; 0x1118 <monitor+0x1c>
    1120:	00 c0       	rjmp	.+0      	; 0x1122 <monitor+0x26>
    1122:	00 00       	nop
	_delay_ms(100);
    1124:	df 91       	pop	r29
    1126:	cf 91       	pop	r28
    1128:	08 95       	ret

0000112a <init_pwm_channels>:
#include "global.h"
#include <avr/io.h>

void init_pwm_channels(void)
{
	DDRD |= (1 << DDD4)|(1 << DDD5);
    112a:	81 b3       	in	r24, 0x11	; 17
    112c:	80 63       	ori	r24, 0x30	; 48
    112e:	81 bb       	out	0x11, r24	; 17
	// PD4 and PD5 as output of 16bits Timer1
	
	 ICR1 = 2499;
    1130:	83 ec       	ldi	r24, 0xC3	; 195
    1132:	99 e0       	ldi	r25, 0x09	; 9
    1134:	97 bd       	out	0x27, r25	; 39
    1136:	86 bd       	out	0x26, r24	; 38
	 // set TOP to count 20ms
	 // TOP calculated by the formula: F_PWM = F_CPU/(PRESCALER*(1 + TOP))
	 // Atmel-42735-8-bit-AVR-Microcontroller-ATmega328-328P_Datasheet, page 164

	 OCR1A = 00;
    1138:	1b bc       	out	0x2b, r1	; 43
    113a:	1a bc       	out	0x2a, r1	; 42
	 // set PWM for 0% duty cycle

	 OCR1B = 00;
    113c:	19 bc       	out	0x29, r1	; 41
    113e:	18 bc       	out	0x28, r1	; 40
	 // set PWM for 0% duty cycle

	 TCCR1A &= ~((1 << COM1A1)|(1 << COM1B1));
    1140:	8f b5       	in	r24, 0x2f	; 47
    1142:	8f 75       	andi	r24, 0x5F	; 95
    1144:	8f bd       	out	0x2f, r24	; 47
	 // make sure PWM signal is off

	TCCR1B |= (1 << CS11 | 1 << CS10);
    1146:	8e b5       	in	r24, 0x2e	; 46
    1148:	83 60       	ori	r24, 0x03	; 3
    114a:	8e bd       	out	0x2e, r24	; 46
	// START the timer with 64 prescaler

	 TCCR1A |= (1 << WGM11);
    114c:	8f b5       	in	r24, 0x2f	; 47
    114e:	82 60       	ori	r24, 0x02	; 2
    1150:	8f bd       	out	0x2f, r24	; 47
	 TCCR1B |= (1 << WGM12)|(1 << WGM13);
    1152:	8e b5       	in	r24, 0x2e	; 46
    1154:	88 61       	ori	r24, 0x18	; 24
    1156:	8e bd       	out	0x2e, r24	; 46
    1158:	08 95       	ret

0000115a <turn_on_pwm_channels>:
	 // set Fast PWM mode using ICR1 as TOP
}

void turn_on_pwm_channels(void)
{
	TCCR1A |= (1 << COM1A1)|(1 << COM1B1);
    115a:	8f b5       	in	r24, 0x2f	; 47
    115c:	80 6a       	ori	r24, 0xA0	; 160
    115e:	8f bd       	out	0x2f, r24	; 47
    1160:	08 95       	ret

00001162 <idle_state_setup>:
    1162:	2f ef       	ldi	r18, 0xFF	; 255
    1164:	81 ee       	ldi	r24, 0xE1	; 225
    1166:	94 e0       	ldi	r25, 0x04	; 4
    1168:	21 50       	subi	r18, 0x01	; 1
    116a:	80 40       	sbci	r24, 0x00	; 0
    116c:	90 40       	sbci	r25, 0x00	; 0
    116e:	e1 f7       	brne	.-8      	; 0x1168 <idle_state_setup+0x6>
    1170:	00 c0       	rjmp	.+0      	; 0x1172 <idle_state_setup+0x10>
    1172:	00 00       	nop
}

void idle_state_setup(void)
{
	_delay_ms(200);
	hx_clear_screen();
    1174:	0e 94 08 06 	call	0xc10	; 0xc10 <hx_clear_screen>
	display_title();
    1178:	0e 94 92 00 	call	0x124	; 0x124 <display_title>
	display_idle_state_message();
    117c:	0e 94 93 01 	call	0x326	; 0x326 <display_idle_state_message>
    1180:	08 95       	ret

00001182 <manual_state_setup>:
    1182:	2f ef       	ldi	r18, 0xFF	; 255
    1184:	81 ee       	ldi	r24, 0xE1	; 225
    1186:	94 e0       	ldi	r25, 0x04	; 4
    1188:	21 50       	subi	r18, 0x01	; 1
    118a:	80 40       	sbci	r24, 0x00	; 0
    118c:	90 40       	sbci	r25, 0x00	; 0
    118e:	e1 f7       	brne	.-8      	; 0x1188 <manual_state_setup+0x6>
    1190:	00 c0       	rjmp	.+0      	; 0x1192 <manual_state_setup+0x10>
    1192:	00 00       	nop
}

void manual_state_setup(void)
{
	_delay_ms(200);
	hx_clear_screen();
    1194:	0e 94 08 06 	call	0xc10	; 0xc10 <hx_clear_screen>
	display_title();
    1198:	0e 94 92 00 	call	0x124	; 0x124 <display_title>
	display_manual_state_message();
    119c:	0e 94 ac 01 	call	0x358	; 0x358 <display_manual_state_message>
    11a0:	08 95       	ret

000011a2 <tracking_state_setup>:
    11a2:	2f ef       	ldi	r18, 0xFF	; 255
    11a4:	81 ee       	ldi	r24, 0xE1	; 225
    11a6:	94 e0       	ldi	r25, 0x04	; 4
    11a8:	21 50       	subi	r18, 0x01	; 1
    11aa:	80 40       	sbci	r24, 0x00	; 0
    11ac:	90 40       	sbci	r25, 0x00	; 0
    11ae:	e1 f7       	brne	.-8      	; 0x11a8 <tracking_state_setup+0x6>
    11b0:	00 c0       	rjmp	.+0      	; 0x11b2 <tracking_state_setup+0x10>
    11b2:	00 00       	nop
}

void tracking_state_setup(void)
{
	_delay_ms(200);
	hx_clear_screen();
    11b4:	0e 94 08 06 	call	0xc10	; 0xc10 <hx_clear_screen>
	display_title();
    11b8:	0e 94 92 00 	call	0x124	; 0x124 <display_title>
	display_data_menu();
    11bc:	0e 94 a3 00 	call	0x146	; 0x146 <display_data_menu>
    11c0:	2f ef       	ldi	r18, 0xFF	; 255
    11c2:	84 e3       	ldi	r24, 0x34	; 52
    11c4:	9c e0       	ldi	r25, 0x0C	; 12
    11c6:	21 50       	subi	r18, 0x01	; 1
    11c8:	80 40       	sbci	r24, 0x00	; 0
    11ca:	90 40       	sbci	r25, 0x00	; 0
    11cc:	e1 f7       	brne	.-8      	; 0x11c6 <tracking_state_setup+0x24>
    11ce:	00 c0       	rjmp	.+0      	; 0x11d0 <tracking_state_setup+0x2e>
    11d0:	00 00       	nop
    11d2:	08 95       	ret

000011d4 <monitoring_state_setup>:
    11d4:	2f ef       	ldi	r18, 0xFF	; 255
    11d6:	81 ee       	ldi	r24, 0xE1	; 225
    11d8:	94 e0       	ldi	r25, 0x04	; 4
    11da:	21 50       	subi	r18, 0x01	; 1
    11dc:	80 40       	sbci	r24, 0x00	; 0
    11de:	90 40       	sbci	r25, 0x00	; 0
    11e0:	e1 f7       	brne	.-8      	; 0x11da <monitoring_state_setup+0x6>
    11e2:	00 c0       	rjmp	.+0      	; 0x11e4 <monitoring_state_setup+0x10>
    11e4:	00 00       	nop
}

void monitoring_state_setup(void)
{
	_delay_ms(200);
	hx_clear_screen();
    11e6:	0e 94 08 06 	call	0xc10	; 0xc10 <hx_clear_screen>
	display_title();
    11ea:	0e 94 92 00 	call	0x124	; 0x124 <display_title>
	display_monitoring_message();
    11ee:	0e 94 f2 03 	call	0x7e4	; 0x7e4 <display_monitoring_message>
    11f2:	08 95       	ret

000011f4 <go_to_state>:
#include "graphics.h"
#include "state_handler.h"
#include "hx1230.h"

void go_to_state(unsigned char state)
{
    11f4:	cf 93       	push	r28
    11f6:	c8 2f       	mov	r28, r24
	hx_clear_screen();
    11f8:	0e 94 08 06 	call	0xc10	; 0xc10 <hx_clear_screen>
	switch(state)
    11fc:	c2 30       	cpi	r28, 0x02	; 2
    11fe:	79 f0       	breq	.+30     	; 0x121e <go_to_state+0x2a>
    1200:	18 f4       	brcc	.+6      	; 0x1208 <go_to_state+0x14>
    1202:	c1 30       	cpi	r28, 0x01	; 1
    1204:	31 f0       	breq	.+12     	; 0x1212 <go_to_state+0x1e>
    1206:	1c c0       	rjmp	.+56     	; 0x1240 <go_to_state+0x4c>
    1208:	c3 30       	cpi	r28, 0x03	; 3
    120a:	79 f0       	breq	.+30     	; 0x122a <go_to_state+0x36>
    120c:	c4 30       	cpi	r28, 0x04	; 4
    120e:	99 f0       	breq	.+38     	; 0x1236 <go_to_state+0x42>
    1210:	17 c0       	rjmp	.+46     	; 0x1240 <go_to_state+0x4c>
	{
		case STATE_IDLE:
		{
			STATE = STATE_IDLE; // update global state
    1212:	81 e0       	ldi	r24, 0x01	; 1
    1214:	80 93 fe 06 	sts	0x06FE, r24	; 0x8006fe <STATE>
			idle_state_setup();
    1218:	0e 94 b1 08 	call	0x1162	; 0x1162 <idle_state_setup>
			break;
    121c:	11 c0       	rjmp	.+34     	; 0x1240 <go_to_state+0x4c>
		}
		case STATE_MANUAL:
		{
			STATE = STATE_MANUAL; // update global state
    121e:	82 e0       	ldi	r24, 0x02	; 2
    1220:	80 93 fe 06 	sts	0x06FE, r24	; 0x8006fe <STATE>
			manual_state_setup();
    1224:	0e 94 c1 08 	call	0x1182	; 0x1182 <manual_state_setup>
			break;
    1228:	0b c0       	rjmp	.+22     	; 0x1240 <go_to_state+0x4c>
		}
		case STATE_TRACKING:
		{
			STATE = STATE_TRACKING; // update global state
    122a:	83 e0       	ldi	r24, 0x03	; 3
    122c:	80 93 fe 06 	sts	0x06FE, r24	; 0x8006fe <STATE>
			tracking_state_setup();
    1230:	0e 94 d1 08 	call	0x11a2	; 0x11a2 <tracking_state_setup>
			break;
    1234:	05 c0       	rjmp	.+10     	; 0x1240 <go_to_state+0x4c>
		}
		case STATE_MONITORING:
		{
			STATE = STATE_MONITORING; // update global state
    1236:	84 e0       	ldi	r24, 0x04	; 4
    1238:	80 93 fe 06 	sts	0x06FE, r24	; 0x8006fe <STATE>
			monitoring_state_setup();
    123c:	0e 94 ea 08 	call	0x11d4	; 0x11d4 <monitoring_state_setup>
			break;
		}
	}
}
    1240:	cf 91       	pop	r28
    1242:	08 95       	ret

00001244 <track>:

int up_down_movement_gradient_request;
int left_right_movement_gradient_request;

void track(void)
{
    1244:	cf 93       	push	r28
    1246:	df 93       	push	r29
	light_up_left = get_filtered_light_intensity(LS_UP_LEFT);
    1248:	80 e0       	ldi	r24, 0x00	; 0
    124a:	0e 94 4a 07 	call	0xe94	; 0xe94 <get_filtered_light_intensity>
    124e:	90 93 12 07 	sts	0x0712, r25	; 0x800712 <light_up_left+0x1>
    1252:	80 93 11 07 	sts	0x0711, r24	; 0x800711 <light_up_left>
	light_up_right = get_filtered_light_intensity(LS_UP_RIGHT);
    1256:	81 e0       	ldi	r24, 0x01	; 1
    1258:	0e 94 4a 07 	call	0xe94	; 0xe94 <get_filtered_light_intensity>
    125c:	90 93 04 07 	sts	0x0704, r25	; 0x800704 <light_up_right+0x1>
    1260:	80 93 03 07 	sts	0x0703, r24	; 0x800703 <light_up_right>
	light_down_left = get_filtered_light_intensity(LS_DOWN_LEFT);
    1264:	82 e0       	ldi	r24, 0x02	; 2
    1266:	0e 94 4a 07 	call	0xe94	; 0xe94 <get_filtered_light_intensity>
    126a:	90 93 0e 07 	sts	0x070E, r25	; 0x80070e <light_down_left+0x1>
    126e:	80 93 0d 07 	sts	0x070D, r24	; 0x80070d <light_down_left>
	light_down_right = get_filtered_light_intensity(LS_DOWN_RIGHT);
    1272:	83 e0       	ldi	r24, 0x03	; 3
    1274:	0e 94 4a 07 	call	0xe94	; 0xe94 <get_filtered_light_intensity>
    1278:	90 93 06 07 	sts	0x0706, r25	; 0x800706 <light_down_right+0x1>
    127c:	80 93 05 07 	sts	0x0705, r24	; 0x800705 <light_down_right>
	
	display_light_sensor_data(LS_UP_LEFT, light_up_left);
    1280:	60 91 11 07 	lds	r22, 0x0711	; 0x800711 <light_up_left>
    1284:	70 91 12 07 	lds	r23, 0x0712	; 0x800712 <light_up_left+0x1>
    1288:	80 e0       	ldi	r24, 0x00	; 0
    128a:	0e 94 bc 00 	call	0x178	; 0x178 <display_light_sensor_data>
	display_light_sensor_data(LS_UP_RIGHT, light_up_right);
    128e:	60 91 03 07 	lds	r22, 0x0703	; 0x800703 <light_up_right>
    1292:	70 91 04 07 	lds	r23, 0x0704	; 0x800704 <light_up_right+0x1>
    1296:	81 e0       	ldi	r24, 0x01	; 1
    1298:	0e 94 bc 00 	call	0x178	; 0x178 <display_light_sensor_data>
	display_light_sensor_data(LS_DOWN_LEFT, light_down_left);
    129c:	60 91 0d 07 	lds	r22, 0x070D	; 0x80070d <light_down_left>
    12a0:	70 91 0e 07 	lds	r23, 0x070E	; 0x80070e <light_down_left+0x1>
    12a4:	82 e0       	ldi	r24, 0x02	; 2
    12a6:	0e 94 bc 00 	call	0x178	; 0x178 <display_light_sensor_data>
	display_light_sensor_data(LS_DOWN_RIGHT, light_down_right);
    12aa:	60 91 05 07 	lds	r22, 0x0705	; 0x800705 <light_down_right>
    12ae:	70 91 06 07 	lds	r23, 0x0706	; 0x800706 <light_down_right+0x1>
    12b2:	83 e0       	ldi	r24, 0x03	; 3
    12b4:	0e 94 bc 00 	call	0x178	; 0x178 <display_light_sensor_data>
	
	up_intensity_average = light_up_left + light_up_right;
    12b8:	e0 91 11 07 	lds	r30, 0x0711	; 0x800711 <light_up_left>
    12bc:	f0 91 12 07 	lds	r31, 0x0712	; 0x800712 <light_up_left+0x1>
    12c0:	60 91 03 07 	lds	r22, 0x0703	; 0x800703 <light_up_right>
    12c4:	70 91 04 07 	lds	r23, 0x0704	; 0x800704 <light_up_right+0x1>
	up_intensity_average >>= 1;
    12c8:	af 01       	movw	r20, r30
    12ca:	46 0f       	add	r20, r22
    12cc:	57 1f       	adc	r21, r23
    12ce:	55 95       	asr	r21
    12d0:	47 95       	ror	r20
    12d2:	50 93 10 07 	sts	0x0710, r21	; 0x800710 <up_intensity_average+0x1>
    12d6:	40 93 0f 07 	sts	0x070F, r20	; 0x80070f <up_intensity_average>
	
	down_intensity_average = light_down_left + light_down_right;
    12da:	20 91 0d 07 	lds	r18, 0x070D	; 0x80070d <light_down_left>
    12de:	30 91 0e 07 	lds	r19, 0x070E	; 0x80070e <light_down_left+0x1>
    12e2:	80 91 05 07 	lds	r24, 0x0705	; 0x800705 <light_down_right>
    12e6:	90 91 06 07 	lds	r25, 0x0706	; 0x800706 <light_down_right+0x1>
	down_intensity_average >>= 1;
    12ea:	a9 01       	movw	r20, r18
    12ec:	48 0f       	add	r20, r24
    12ee:	59 1f       	adc	r21, r25
    12f0:	55 95       	asr	r21
    12f2:	47 95       	ror	r20
    12f4:	50 93 00 07 	sts	0x0700, r21	; 0x800700 <down_intensity_average+0x1>
    12f8:	40 93 ff 06 	sts	0x06FF, r20	; 0x8006ff <down_intensity_average>
	
	left_intensity_average = light_up_left + light_down_left;
	left_intensity_average >>= 1;
    12fc:	2e 0f       	add	r18, r30
    12fe:	3f 1f       	adc	r19, r31
    1300:	35 95       	asr	r19
    1302:	27 95       	ror	r18
    1304:	30 93 02 07 	sts	0x0702, r19	; 0x800702 <left_intensity_average+0x1>
    1308:	20 93 01 07 	sts	0x0701, r18	; 0x800701 <left_intensity_average>
	
	right_intensity_average = light_up_right + light_down_right;
	right_intensity_average >>= 1;
    130c:	86 0f       	add	r24, r22
    130e:	97 1f       	adc	r25, r23
    1310:	95 95       	asr	r25
    1312:	87 95       	ror	r24
    1314:	90 93 0c 07 	sts	0x070C, r25	; 0x80070c <right_intensity_average+0x1>
    1318:	80 93 0b 07 	sts	0x070B, r24	; 0x80070b <right_intensity_average>
	
	hx_set_coordinates(42, 2);
    131c:	62 e0       	ldi	r22, 0x02	; 2
    131e:	8a e2       	ldi	r24, 0x2A	; 42
    1320:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_char('0' + (up_intensity_average / 10) % 10);
    1324:	80 91 0f 07 	lds	r24, 0x070F	; 0x80070f <up_intensity_average>
    1328:	90 91 10 07 	lds	r25, 0x0710	; 0x800710 <up_intensity_average+0x1>
    132c:	ca e0       	ldi	r28, 0x0A	; 10
    132e:	d0 e0       	ldi	r29, 0x00	; 0
    1330:	be 01       	movw	r22, r28
    1332:	0e 94 98 0b 	call	0x1730	; 0x1730 <__divmodhi4>
    1336:	cb 01       	movw	r24, r22
    1338:	be 01       	movw	r22, r28
    133a:	0e 94 98 0b 	call	0x1730	; 0x1730 <__divmodhi4>
    133e:	80 5d       	subi	r24, 0xD0	; 208
    1340:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + up_intensity_average % 10);
    1344:	80 91 0f 07 	lds	r24, 0x070F	; 0x80070f <up_intensity_average>
    1348:	90 91 10 07 	lds	r25, 0x0710	; 0x800710 <up_intensity_average+0x1>
    134c:	be 01       	movw	r22, r28
    134e:	0e 94 98 0b 	call	0x1730	; 0x1730 <__divmodhi4>
    1352:	80 5d       	subi	r24, 0xD0	; 208
    1354:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	
	hx_set_coordinates(42, 6);
    1358:	66 e0       	ldi	r22, 0x06	; 6
    135a:	8a e2       	ldi	r24, 0x2A	; 42
    135c:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_char('0' + (down_intensity_average / 10) % 10);
    1360:	80 91 ff 06 	lds	r24, 0x06FF	; 0x8006ff <down_intensity_average>
    1364:	90 91 00 07 	lds	r25, 0x0700	; 0x800700 <down_intensity_average+0x1>
    1368:	be 01       	movw	r22, r28
    136a:	0e 94 98 0b 	call	0x1730	; 0x1730 <__divmodhi4>
    136e:	cb 01       	movw	r24, r22
    1370:	be 01       	movw	r22, r28
    1372:	0e 94 98 0b 	call	0x1730	; 0x1730 <__divmodhi4>
    1376:	80 5d       	subi	r24, 0xD0	; 208
    1378:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + down_intensity_average % 10);
    137c:	80 91 ff 06 	lds	r24, 0x06FF	; 0x8006ff <down_intensity_average>
    1380:	90 91 00 07 	lds	r25, 0x0700	; 0x800700 <down_intensity_average+0x1>
    1384:	be 01       	movw	r22, r28
    1386:	0e 94 98 0b 	call	0x1730	; 0x1730 <__divmodhi4>
    138a:	80 5d       	subi	r24, 0xD0	; 208
    138c:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	
	hx_set_coordinates(6, 4);
    1390:	64 e0       	ldi	r22, 0x04	; 4
    1392:	86 e0       	ldi	r24, 0x06	; 6
    1394:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_char('0' + (left_intensity_average / 10) % 10);
    1398:	80 91 01 07 	lds	r24, 0x0701	; 0x800701 <left_intensity_average>
    139c:	90 91 02 07 	lds	r25, 0x0702	; 0x800702 <left_intensity_average+0x1>
    13a0:	be 01       	movw	r22, r28
    13a2:	0e 94 98 0b 	call	0x1730	; 0x1730 <__divmodhi4>
    13a6:	cb 01       	movw	r24, r22
    13a8:	be 01       	movw	r22, r28
    13aa:	0e 94 98 0b 	call	0x1730	; 0x1730 <__divmodhi4>
    13ae:	80 5d       	subi	r24, 0xD0	; 208
    13b0:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + left_intensity_average % 10);
    13b4:	80 91 01 07 	lds	r24, 0x0701	; 0x800701 <left_intensity_average>
    13b8:	90 91 02 07 	lds	r25, 0x0702	; 0x800702 <left_intensity_average+0x1>
    13bc:	be 01       	movw	r22, r28
    13be:	0e 94 98 0b 	call	0x1730	; 0x1730 <__divmodhi4>
    13c2:	80 5d       	subi	r24, 0xD0	; 208
    13c4:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	
	hx_set_coordinates(78, 4);
    13c8:	64 e0       	ldi	r22, 0x04	; 4
    13ca:	8e e4       	ldi	r24, 0x4E	; 78
    13cc:	0e 94 f5 05 	call	0xbea	; 0xbea <hx_set_coordinates>
	hx_write_char('0' + (right_intensity_average / 10) % 10);
    13d0:	80 91 0b 07 	lds	r24, 0x070B	; 0x80070b <right_intensity_average>
    13d4:	90 91 0c 07 	lds	r25, 0x070C	; 0x80070c <right_intensity_average+0x1>
    13d8:	be 01       	movw	r22, r28
    13da:	0e 94 98 0b 	call	0x1730	; 0x1730 <__divmodhi4>
    13de:	cb 01       	movw	r24, r22
    13e0:	be 01       	movw	r22, r28
    13e2:	0e 94 98 0b 	call	0x1730	; 0x1730 <__divmodhi4>
    13e6:	80 5d       	subi	r24, 0xD0	; 208
    13e8:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	hx_write_char('0' + right_intensity_average % 10);
    13ec:	80 91 0b 07 	lds	r24, 0x070B	; 0x80070b <right_intensity_average>
    13f0:	90 91 0c 07 	lds	r25, 0x070C	; 0x80070c <right_intensity_average+0x1>
    13f4:	be 01       	movw	r22, r28
    13f6:	0e 94 98 0b 	call	0x1730	; 0x1730 <__divmodhi4>
    13fa:	80 5d       	subi	r24, 0xD0	; 208
    13fc:	0e 94 30 06 	call	0xc60	; 0xc60 <hx_write_char>
	
	up_down_movement_gradient_request = up_intensity_average - down_intensity_average;
    1400:	80 91 0f 07 	lds	r24, 0x070F	; 0x80070f <up_intensity_average>
    1404:	90 91 10 07 	lds	r25, 0x0710	; 0x800710 <up_intensity_average+0x1>
    1408:	20 91 ff 06 	lds	r18, 0x06FF	; 0x8006ff <down_intensity_average>
    140c:	30 91 00 07 	lds	r19, 0x0700	; 0x800700 <down_intensity_average+0x1>
    1410:	82 1b       	sub	r24, r18
    1412:	93 0b       	sbc	r25, r19
    1414:	90 93 08 07 	sts	0x0708, r25	; 0x800708 <up_down_movement_gradient_request+0x1>
    1418:	80 93 07 07 	sts	0x0707, r24	; 0x800707 <up_down_movement_gradient_request>
	left_right_movement_gradient_request = left_intensity_average - right_intensity_average;
    141c:	20 91 01 07 	lds	r18, 0x0701	; 0x800701 <left_intensity_average>
    1420:	30 91 02 07 	lds	r19, 0x0702	; 0x800702 <left_intensity_average+0x1>
    1424:	40 91 0b 07 	lds	r20, 0x070B	; 0x80070b <right_intensity_average>
    1428:	50 91 0c 07 	lds	r21, 0x070C	; 0x80070c <right_intensity_average+0x1>
    142c:	24 1b       	sub	r18, r20
    142e:	35 0b       	sbc	r19, r21
    1430:	30 93 0a 07 	sts	0x070A, r19	; 0x80070a <left_right_movement_gradient_request+0x1>
    1434:	20 93 09 07 	sts	0x0709, r18	; 0x800709 <left_right_movement_gradient_request>
	
	if(abs(up_down_movement_gradient_request) > TRACKING_TOLERANCE)
    1438:	9c 01       	movw	r18, r24
    143a:	99 23       	and	r25, r25
    143c:	24 f4       	brge	.+8      	; 0x1446 <track+0x202>
    143e:	22 27       	eor	r18, r18
    1440:	33 27       	eor	r19, r19
    1442:	28 1b       	sub	r18, r24
    1444:	39 0b       	sbc	r19, r25
    1446:	23 30       	cpi	r18, 0x03	; 3
    1448:	31 05       	cpc	r19, r1
    144a:	84 f0       	brlt	.+32     	; 0x146c <track+0x228>
	{
		SG90_INCLINE_DUTY_CYCLE_REGISTER -= up_down_movement_gradient_request / 4;
    144c:	4a b5       	in	r20, 0x2a	; 42
    144e:	5b b5       	in	r21, 0x2b	; 43
    1450:	9c 01       	movw	r18, r24
    1452:	99 23       	and	r25, r25
    1454:	14 f4       	brge	.+4      	; 0x145a <track+0x216>
    1456:	2d 5f       	subi	r18, 0xFD	; 253
    1458:	3f 4f       	sbci	r19, 0xFF	; 255
    145a:	35 95       	asr	r19
    145c:	27 95       	ror	r18
    145e:	35 95       	asr	r19
    1460:	27 95       	ror	r18
    1462:	ca 01       	movw	r24, r20
    1464:	82 1b       	sub	r24, r18
    1466:	93 0b       	sbc	r25, r19
    1468:	9b bd       	out	0x2b, r25	; 43
    146a:	8a bd       	out	0x2a, r24	; 42
	}
	
	if(abs(left_right_movement_gradient_request) > TRACKING_TOLERANCE)
    146c:	80 91 09 07 	lds	r24, 0x0709	; 0x800709 <left_right_movement_gradient_request>
    1470:	90 91 0a 07 	lds	r25, 0x070A	; 0x80070a <left_right_movement_gradient_request+0x1>
    1474:	9c 01       	movw	r18, r24
    1476:	99 23       	and	r25, r25
    1478:	24 f4       	brge	.+8      	; 0x1482 <track+0x23e>
    147a:	22 27       	eor	r18, r18
    147c:	33 27       	eor	r19, r19
    147e:	28 1b       	sub	r18, r24
    1480:	39 0b       	sbc	r19, r25
    1482:	23 30       	cpi	r18, 0x03	; 3
    1484:	31 05       	cpc	r19, r1
    1486:	84 f0       	brlt	.+32     	; 0x14a8 <track+0x264>
	{
		SG90_ROTATE_DUTY_CYCLE_REGISTER -= left_right_movement_gradient_request / 4;
    1488:	48 b5       	in	r20, 0x28	; 40
    148a:	59 b5       	in	r21, 0x29	; 41
    148c:	9c 01       	movw	r18, r24
    148e:	99 23       	and	r25, r25
    1490:	14 f4       	brge	.+4      	; 0x1496 <track+0x252>
    1492:	2d 5f       	subi	r18, 0xFD	; 253
    1494:	3f 4f       	sbci	r19, 0xFF	; 255
    1496:	35 95       	asr	r19
    1498:	27 95       	ror	r18
    149a:	35 95       	asr	r19
    149c:	27 95       	ror	r18
    149e:	ca 01       	movw	r24, r20
    14a0:	82 1b       	sub	r24, r18
    14a2:	93 0b       	sbc	r25, r19
    14a4:	99 bd       	out	0x29, r25	; 41
    14a6:	88 bd       	out	0x28, r24	; 40
	}
	if(SG90_INCLINE_DUTY_CYCLE_REGISTER > SG90_UPPER_INCLINE_LIMIT)
    14a8:	4a b5       	in	r20, 0x2a	; 42
    14aa:	5b b5       	in	r21, 0x2b	; 43
    14ac:	86 b5       	in	r24, 0x26	; 38
    14ae:	97 b5       	in	r25, 0x27	; 39
    14b0:	9c 01       	movw	r18, r24
    14b2:	22 0f       	add	r18, r18
    14b4:	33 1f       	adc	r19, r19
    14b6:	88 0f       	add	r24, r24
    14b8:	99 1f       	adc	r25, r25
    14ba:	88 0f       	add	r24, r24
    14bc:	99 1f       	adc	r25, r25
    14be:	88 0f       	add	r24, r24
    14c0:	99 1f       	adc	r25, r25
    14c2:	28 0f       	add	r18, r24
    14c4:	39 1f       	adc	r19, r25
    14c6:	a1 e6       	ldi	r26, 0x61	; 97
    14c8:	b6 ef       	ldi	r27, 0xF6	; 246
    14ca:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
    14ce:	88 0f       	add	r24, r24
    14d0:	89 2f       	mov	r24, r25
    14d2:	88 1f       	adc	r24, r24
    14d4:	99 0b       	sbc	r25, r25
    14d6:	91 95       	neg	r25
    14d8:	88 97       	sbiw	r24, 0x28	; 40
    14da:	84 17       	cp	r24, r20
    14dc:	95 07       	cpc	r25, r21
    14de:	b8 f4       	brcc	.+46     	; 0x150e <track+0x2ca>
	{
		SG90_INCLINE_DUTY_CYCLE_REGISTER = SG90_UPPER_INCLINE_LIMIT;
    14e0:	86 b5       	in	r24, 0x26	; 38
    14e2:	97 b5       	in	r25, 0x27	; 39
    14e4:	9c 01       	movw	r18, r24
    14e6:	22 0f       	add	r18, r18
    14e8:	33 1f       	adc	r19, r19
    14ea:	88 0f       	add	r24, r24
    14ec:	99 1f       	adc	r25, r25
    14ee:	88 0f       	add	r24, r24
    14f0:	99 1f       	adc	r25, r25
    14f2:	88 0f       	add	r24, r24
    14f4:	99 1f       	adc	r25, r25
    14f6:	28 0f       	add	r18, r24
    14f8:	39 1f       	adc	r19, r25
    14fa:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
    14fe:	88 0f       	add	r24, r24
    1500:	89 2f       	mov	r24, r25
    1502:	88 1f       	adc	r24, r24
    1504:	99 0b       	sbc	r25, r25
    1506:	91 95       	neg	r25
    1508:	88 97       	sbiw	r24, 0x28	; 40
    150a:	9b bd       	out	0x2b, r25	; 43
    150c:	8a bd       	out	0x2a, r24	; 42
	}
	if(SG90_INCLINE_DUTY_CYCLE_REGISTER < SG90_INCLINE_POS_0)
    150e:	4a b5       	in	r20, 0x2a	; 42
    1510:	5b b5       	in	r21, 0x2b	; 43
    1512:	26 b5       	in	r18, 0x26	; 38
    1514:	37 b5       	in	r19, 0x27	; 39
    1516:	ad ec       	ldi	r26, 0xCD	; 205
    1518:	bc ec       	ldi	r27, 0xCC	; 204
    151a:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
    151e:	92 95       	swap	r25
    1520:	82 95       	swap	r24
    1522:	8f 70       	andi	r24, 0x0F	; 15
    1524:	89 27       	eor	r24, r25
    1526:	9f 70       	andi	r25, 0x0F	; 15
    1528:	89 27       	eor	r24, r25
    152a:	81 54       	subi	r24, 0x41	; 65
    152c:	91 09       	sbc	r25, r1
    152e:	48 17       	cp	r20, r24
    1530:	59 07       	cpc	r21, r25
    1532:	70 f4       	brcc	.+28     	; 0x1550 <track+0x30c>
	{
		SG90_INCLINE_DUTY_CYCLE_REGISTER = SG90_INCLINE_POS_0;
    1534:	26 b5       	in	r18, 0x26	; 38
    1536:	37 b5       	in	r19, 0x27	; 39
    1538:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
    153c:	92 95       	swap	r25
    153e:	82 95       	swap	r24
    1540:	8f 70       	andi	r24, 0x0F	; 15
    1542:	89 27       	eor	r24, r25
    1544:	9f 70       	andi	r25, 0x0F	; 15
    1546:	89 27       	eor	r24, r25
    1548:	81 54       	subi	r24, 0x41	; 65
    154a:	91 09       	sbc	r25, r1
    154c:	9b bd       	out	0x2b, r25	; 43
    154e:	8a bd       	out	0x2a, r24	; 42
	}
	if(SG90_ROTATE_DUTY_CYCLE_REGISTER > SG90_ROTATE_POS_180)
    1550:	48 b5       	in	r20, 0x28	; 40
    1552:	59 b5       	in	r21, 0x29	; 41
    1554:	26 b5       	in	r18, 0x26	; 38
    1556:	37 b5       	in	r19, 0x27	; 39
    1558:	ad ec       	ldi	r26, 0xCD	; 205
    155a:	bc ec       	ldi	r27, 0xCC	; 204
    155c:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
    1560:	96 95       	lsr	r25
    1562:	87 95       	ror	r24
    1564:	96 95       	lsr	r25
    1566:	87 95       	ror	r24
    1568:	96 95       	lsr	r25
    156a:	87 95       	ror	r24
    156c:	05 97       	sbiw	r24, 0x05	; 5
    156e:	84 17       	cp	r24, r20
    1570:	95 07       	cpc	r25, r21
    1572:	68 f4       	brcc	.+26     	; 0x158e <track+0x34a>
	{
		SG90_ROTATE_DUTY_CYCLE_REGISTER = SG90_ROTATE_POS_180;
    1574:	26 b5       	in	r18, 0x26	; 38
    1576:	37 b5       	in	r19, 0x27	; 39
    1578:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
    157c:	96 95       	lsr	r25
    157e:	87 95       	ror	r24
    1580:	96 95       	lsr	r25
    1582:	87 95       	ror	r24
    1584:	96 95       	lsr	r25
    1586:	87 95       	ror	r24
    1588:	05 97       	sbiw	r24, 0x05	; 5
    158a:	99 bd       	out	0x29, r25	; 41
    158c:	88 bd       	out	0x28, r24	; 40
	}
	if(SG90_ROTATE_DUTY_CYCLE_REGISTER < SG90_ROTATE_POS_0)
    158e:	48 b5       	in	r20, 0x28	; 40
    1590:	59 b5       	in	r21, 0x29	; 41
    1592:	26 b5       	in	r18, 0x26	; 38
    1594:	37 b5       	in	r19, 0x27	; 39
    1596:	ad ec       	ldi	r26, 0xCD	; 205
    1598:	bc ec       	ldi	r27, 0xCC	; 204
    159a:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
    159e:	92 95       	swap	r25
    15a0:	82 95       	swap	r24
    15a2:	8f 70       	andi	r24, 0x0F	; 15
    15a4:	89 27       	eor	r24, r25
    15a6:	9f 70       	andi	r25, 0x0F	; 15
    15a8:	89 27       	eor	r24, r25
    15aa:	cc 97       	sbiw	r24, 0x3c	; 60
    15ac:	48 17       	cp	r20, r24
    15ae:	59 07       	cpc	r21, r25
    15b0:	68 f4       	brcc	.+26     	; 0x15cc <track+0x388>
	{
		SG90_ROTATE_DUTY_CYCLE_REGISTER = SG90_ROTATE_POS_0;
    15b2:	26 b5       	in	r18, 0x26	; 38
    15b4:	37 b5       	in	r19, 0x27	; 39
    15b6:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
    15ba:	92 95       	swap	r25
    15bc:	82 95       	swap	r24
    15be:	8f 70       	andi	r24, 0x0F	; 15
    15c0:	89 27       	eor	r24, r25
    15c2:	9f 70       	andi	r25, 0x0F	; 15
    15c4:	89 27       	eor	r24, r25
    15c6:	cc 97       	sbiw	r24, 0x3c	; 60
    15c8:	99 bd       	out	0x29, r25	; 41
    15ca:	88 bd       	out	0x28, r24	; 40
    15cc:	2f ef       	ldi	r18, 0xFF	; 255
    15ce:	80 e7       	ldi	r24, 0x70	; 112
    15d0:	92 e0       	ldi	r25, 0x02	; 2
    15d2:	21 50       	subi	r18, 0x01	; 1
    15d4:	80 40       	sbci	r24, 0x00	; 0
    15d6:	90 40       	sbci	r25, 0x00	; 0
    15d8:	e1 f7       	brne	.-8      	; 0x15d2 <track+0x38e>
    15da:	00 c0       	rjmp	.+0      	; 0x15dc <track+0x398>
    15dc:	00 00       	nop
	}
	_delay_ms(100);
    15de:	df 91       	pop	r29
    15e0:	cf 91       	pop	r28
    15e2:	08 95       	ret

000015e4 <init_unipolar_control>:
#include <util/delay.h>
#include "unipolar_driver.h"

void init_unipolar_control(void)
{
	UNIPOLAR_01_DDR |= ((1 << UNIPOLAR_01_STEP_1) | (1 << UNIPOLAR_01_STEP_2) | (1 << UNIPOLAR_01_STEP_3) | (1 << UNIPOLAR_01_STEP_4));
    15e4:	87 b3       	in	r24, 0x17	; 23
    15e6:	8f 60       	ori	r24, 0x0F	; 15
    15e8:	87 bb       	out	0x17, r24	; 23
	UNIPOLAR_01_CLEAR_STEP_1;
    15ea:	c0 98       	cbi	0x18, 0	; 24
	UNIPOLAR_01_CLEAR_STEP_2;
    15ec:	c1 98       	cbi	0x18, 1	; 24
	UNIPOLAR_01_CLEAR_STEP_3;
    15ee:	c2 98       	cbi	0x18, 2	; 24
	UNIPOLAR_01_CLEAR_STEP_4;
    15f0:	c3 98       	cbi	0x18, 3	; 24
	UNIPOLLAR_01_CURRENT_STEP = 4;
    15f2:	84 e0       	ldi	r24, 0x04	; 4
    15f4:	80 93 fd 06 	sts	0x06FD, r24	; 0x8006fd <UNIPOLLAR_01_CURRENT_STEP>
    15f8:	08 95       	ret

000015fa <unipolar_01_step_forward>:
}

void unipolar_01_step_forward(unsigned char current_step)
{
	switch(current_step)
    15fa:	82 30       	cpi	r24, 0x02	; 2
    15fc:	89 f0       	breq	.+34     	; 0x1620 <unipolar_01_step_forward+0x26>
    15fe:	18 f4       	brcc	.+6      	; 0x1606 <unipolar_01_step_forward+0xc>
    1600:	81 30       	cpi	r24, 0x01	; 1
    1602:	31 f0       	breq	.+12     	; 0x1610 <unipolar_01_step_forward+0x16>
    1604:	24 c0       	rjmp	.+72     	; 0x164e <unipolar_01_step_forward+0x54>
    1606:	83 30       	cpi	r24, 0x03	; 3
    1608:	99 f0       	breq	.+38     	; 0x1630 <unipolar_01_step_forward+0x36>
    160a:	84 30       	cpi	r24, 0x04	; 4
    160c:	c9 f0       	breq	.+50     	; 0x1640 <unipolar_01_step_forward+0x46>
    160e:	1f c0       	rjmp	.+62     	; 0x164e <unipolar_01_step_forward+0x54>
	{
		case 1:
		{
			UNIPOLAR_01_CLEAR_STEP_1;
    1610:	c0 98       	cbi	0x18, 0	; 24
			UNIPOLAR_01_SET_STEP_2;
    1612:	c1 9a       	sbi	0x18, 1	; 24
			UNIPOLAR_01_CLEAR_STEP_3;
    1614:	c2 98       	cbi	0x18, 2	; 24
			UNIPOLAR_01_CLEAR_STEP_4;
    1616:	c3 98       	cbi	0x18, 3	; 24
			UNIPOLLAR_01_CURRENT_STEP = 2;
    1618:	82 e0       	ldi	r24, 0x02	; 2
    161a:	80 93 fd 06 	sts	0x06FD, r24	; 0x8006fd <UNIPOLLAR_01_CURRENT_STEP>
			break;
    161e:	17 c0       	rjmp	.+46     	; 0x164e <unipolar_01_step_forward+0x54>
		}
		case 2:
		{
			UNIPOLAR_01_CLEAR_STEP_1;
    1620:	c0 98       	cbi	0x18, 0	; 24
			UNIPOLAR_01_CLEAR_STEP_2;
    1622:	c1 98       	cbi	0x18, 1	; 24
			UNIPOLAR_01_SET_STEP_3;
    1624:	c2 9a       	sbi	0x18, 2	; 24
			UNIPOLAR_01_CLEAR_STEP_4;
    1626:	c3 98       	cbi	0x18, 3	; 24
			UNIPOLLAR_01_CURRENT_STEP = 3;
    1628:	83 e0       	ldi	r24, 0x03	; 3
    162a:	80 93 fd 06 	sts	0x06FD, r24	; 0x8006fd <UNIPOLLAR_01_CURRENT_STEP>
			break;
    162e:	0f c0       	rjmp	.+30     	; 0x164e <unipolar_01_step_forward+0x54>
		}
		case 3:
		{
			UNIPOLAR_01_CLEAR_STEP_1;
    1630:	c0 98       	cbi	0x18, 0	; 24
			UNIPOLAR_01_CLEAR_STEP_2;
    1632:	c1 98       	cbi	0x18, 1	; 24
			UNIPOLAR_01_CLEAR_STEP_3;
    1634:	c2 98       	cbi	0x18, 2	; 24
			UNIPOLAR_01_SET_STEP_4;
    1636:	c3 9a       	sbi	0x18, 3	; 24
			UNIPOLLAR_01_CURRENT_STEP = 4;
    1638:	84 e0       	ldi	r24, 0x04	; 4
    163a:	80 93 fd 06 	sts	0x06FD, r24	; 0x8006fd <UNIPOLLAR_01_CURRENT_STEP>
			break;
    163e:	07 c0       	rjmp	.+14     	; 0x164e <unipolar_01_step_forward+0x54>
		}
		case 4:
		{
			UNIPOLAR_01_SET_STEP_1;
    1640:	c0 9a       	sbi	0x18, 0	; 24
			UNIPOLAR_01_CLEAR_STEP_2;
    1642:	c1 98       	cbi	0x18, 1	; 24
			UNIPOLAR_01_CLEAR_STEP_3;
    1644:	c2 98       	cbi	0x18, 2	; 24
			UNIPOLAR_01_CLEAR_STEP_4;
    1646:	c3 98       	cbi	0x18, 3	; 24
			UNIPOLLAR_01_CURRENT_STEP = 1;
    1648:	81 e0       	ldi	r24, 0x01	; 1
    164a:	80 93 fd 06 	sts	0x06FD, r24	; 0x8006fd <UNIPOLLAR_01_CURRENT_STEP>
    164e:	8f e6       	ldi	r24, 0x6F	; 111
    1650:	97 e1       	ldi	r25, 0x17	; 23
    1652:	01 97       	sbiw	r24, 0x01	; 1
    1654:	f1 f7       	brne	.-4      	; 0x1652 <unipolar_01_step_forward+0x58>
    1656:	00 c0       	rjmp	.+0      	; 0x1658 <unipolar_01_step_forward+0x5e>
    1658:	00 00       	nop
    165a:	08 95       	ret

0000165c <unipolar_01_step_backward>:
	_delay_ms(3);
}

void unipolar_01_step_backward(unsigned char current_step)
{
	switch(current_step)
    165c:	82 30       	cpi	r24, 0x02	; 2
    165e:	89 f0       	breq	.+34     	; 0x1682 <unipolar_01_step_backward+0x26>
    1660:	18 f4       	brcc	.+6      	; 0x1668 <unipolar_01_step_backward+0xc>
    1662:	81 30       	cpi	r24, 0x01	; 1
    1664:	31 f0       	breq	.+12     	; 0x1672 <unipolar_01_step_backward+0x16>
    1666:	24 c0       	rjmp	.+72     	; 0x16b0 <unipolar_01_step_backward+0x54>
    1668:	83 30       	cpi	r24, 0x03	; 3
    166a:	99 f0       	breq	.+38     	; 0x1692 <unipolar_01_step_backward+0x36>
    166c:	84 30       	cpi	r24, 0x04	; 4
    166e:	c9 f0       	breq	.+50     	; 0x16a2 <unipolar_01_step_backward+0x46>
    1670:	1f c0       	rjmp	.+62     	; 0x16b0 <unipolar_01_step_backward+0x54>
	{
		case 1:
		{
			UNIPOLAR_01_CLEAR_STEP_1;
    1672:	c0 98       	cbi	0x18, 0	; 24
			UNIPOLAR_01_CLEAR_STEP_2;
    1674:	c1 98       	cbi	0x18, 1	; 24
			UNIPOLAR_01_CLEAR_STEP_3;
    1676:	c2 98       	cbi	0x18, 2	; 24
			UNIPOLAR_01_SET_STEP_4;
    1678:	c3 9a       	sbi	0x18, 3	; 24
			UNIPOLLAR_01_CURRENT_STEP = 4;
    167a:	84 e0       	ldi	r24, 0x04	; 4
    167c:	80 93 fd 06 	sts	0x06FD, r24	; 0x8006fd <UNIPOLLAR_01_CURRENT_STEP>
			break;
    1680:	17 c0       	rjmp	.+46     	; 0x16b0 <unipolar_01_step_backward+0x54>
		}
		case 2:
		{
			UNIPOLAR_01_SET_STEP_1;
    1682:	c0 9a       	sbi	0x18, 0	; 24
			UNIPOLAR_01_CLEAR_STEP_2;
    1684:	c1 98       	cbi	0x18, 1	; 24
			UNIPOLAR_01_CLEAR_STEP_3;
    1686:	c2 98       	cbi	0x18, 2	; 24
			UNIPOLAR_01_CLEAR_STEP_4;
    1688:	c3 98       	cbi	0x18, 3	; 24
			UNIPOLLAR_01_CURRENT_STEP = 1;
    168a:	81 e0       	ldi	r24, 0x01	; 1
    168c:	80 93 fd 06 	sts	0x06FD, r24	; 0x8006fd <UNIPOLLAR_01_CURRENT_STEP>
			break;
    1690:	0f c0       	rjmp	.+30     	; 0x16b0 <unipolar_01_step_backward+0x54>
		}
		case 3:
		{
			UNIPOLAR_01_CLEAR_STEP_1;
    1692:	c0 98       	cbi	0x18, 0	; 24
			UNIPOLAR_01_SET_STEP_2;
    1694:	c1 9a       	sbi	0x18, 1	; 24
			UNIPOLAR_01_CLEAR_STEP_3;
    1696:	c2 98       	cbi	0x18, 2	; 24
			UNIPOLAR_01_CLEAR_STEP_4;
    1698:	c3 98       	cbi	0x18, 3	; 24
			UNIPOLLAR_01_CURRENT_STEP = 2;
    169a:	82 e0       	ldi	r24, 0x02	; 2
    169c:	80 93 fd 06 	sts	0x06FD, r24	; 0x8006fd <UNIPOLLAR_01_CURRENT_STEP>
			break;
    16a0:	07 c0       	rjmp	.+14     	; 0x16b0 <unipolar_01_step_backward+0x54>
		}
		case 4:
		{
			UNIPOLAR_01_CLEAR_STEP_1;
    16a2:	c0 98       	cbi	0x18, 0	; 24
			UNIPOLAR_01_CLEAR_STEP_2;
    16a4:	c1 98       	cbi	0x18, 1	; 24
			UNIPOLAR_01_SET_STEP_3;
    16a6:	c2 9a       	sbi	0x18, 2	; 24
			UNIPOLAR_01_CLEAR_STEP_4;
    16a8:	c3 98       	cbi	0x18, 3	; 24
			UNIPOLLAR_01_CURRENT_STEP = 3;
    16aa:	83 e0       	ldi	r24, 0x03	; 3
    16ac:	80 93 fd 06 	sts	0x06FD, r24	; 0x8006fd <UNIPOLLAR_01_CURRENT_STEP>
    16b0:	8f e6       	ldi	r24, 0x6F	; 111
    16b2:	97 e1       	ldi	r25, 0x17	; 23
    16b4:	01 97       	sbiw	r24, 0x01	; 1
    16b6:	f1 f7       	brne	.-4      	; 0x16b4 <unipolar_01_step_backward+0x58>
    16b8:	00 c0       	rjmp	.+0      	; 0x16ba <unipolar_01_step_backward+0x5e>
    16ba:	00 00       	nop
    16bc:	08 95       	ret

000016be <init_next_state_button>:
}


void init_next_state_button(void)
{
	BUTTON_1_DRR &= ~(1 << BUTTON_1_PIN); // PD2 is input
    16be:	8a 98       	cbi	0x11, 2	; 17

	BUTTON_1_PORT |= (1 << BUTTON_1_PIN);    // turn on the pull-up resistor
    16c0:	92 9a       	sbi	0x12, 2	; 18
	// PD2 is now an input with pull-up enabled



	MCUCR &= ~(1 << ISC00 | 1 << ISC01);    // low level of INT0 generates an interrupt request: when BUTTON_1 is pressed
    16c2:	85 b7       	in	r24, 0x35	; 53
    16c4:	8c 7f       	andi	r24, 0xFC	; 252
    16c6:	85 bf       	out	0x35, r24	; 53
	GICR |= (1 << INT0);     // turns on INT0
    16c8:	8b b7       	in	r24, 0x3b	; 59
    16ca:	80 64       	ori	r24, 0x40	; 64
    16cc:	8b bf       	out	0x3b, r24	; 59
    16ce:	08 95       	ret

000016d0 <init_user_interface>:



void init_user_interface(void)
{
	init_next_state_button();
    16d0:	0e 94 5f 0b 	call	0x16be	; 0x16be <init_next_state_button>
    16d4:	08 95       	ret

000016d6 <__vector_1>:
	MCUCR &= ~(1 << ISC00 | 1 << ISC01);    // low level of INT0 generates an interrupt request: when BUTTON_1 is pressed
	GICR |= (1 << INT0);     // turns on INT0
}

ISR (INT0_vect)
{
    16d6:	1f 92       	push	r1
    16d8:	0f 92       	push	r0
    16da:	0f b6       	in	r0, 0x3f	; 63
    16dc:	0f 92       	push	r0
    16de:	11 24       	eor	r1, r1
    16e0:	8f 93       	push	r24
	cli(); // temporarily disable interrupts
    16e2:	f8 94       	cli
	switch(STATE)
    16e4:	80 91 fe 06 	lds	r24, 0x06FE	; 0x8006fe <STATE>
    16e8:	82 30       	cpi	r24, 0x02	; 2
    16ea:	69 f0       	breq	.+26     	; 0x1706 <__vector_1+0x30>
    16ec:	18 f4       	brcc	.+6      	; 0x16f4 <__vector_1+0x1e>
    16ee:	81 30       	cpi	r24, 0x01	; 1
    16f0:	31 f0       	breq	.+12     	; 0x16fe <__vector_1+0x28>
    16f2:	15 c0       	rjmp	.+42     	; 0x171e <__vector_1+0x48>
    16f4:	83 30       	cpi	r24, 0x03	; 3
    16f6:	59 f0       	breq	.+22     	; 0x170e <__vector_1+0x38>
    16f8:	84 30       	cpi	r24, 0x04	; 4
    16fa:	69 f0       	breq	.+26     	; 0x1716 <__vector_1+0x40>
    16fc:	10 c0       	rjmp	.+32     	; 0x171e <__vector_1+0x48>
	{
		case STATE_IDLE:
		{
			STATE = STATE_MANUAL;
    16fe:	82 e0       	ldi	r24, 0x02	; 2
    1700:	80 93 fe 06 	sts	0x06FE, r24	; 0x8006fe <STATE>
			break;
    1704:	0f c0       	rjmp	.+30     	; 0x1724 <__vector_1+0x4e>
		}
		case STATE_MANUAL:
		{
			STATE = STATE_TRACKING;
    1706:	83 e0       	ldi	r24, 0x03	; 3
    1708:	80 93 fe 06 	sts	0x06FE, r24	; 0x8006fe <STATE>
			break;
    170c:	0b c0       	rjmp	.+22     	; 0x1724 <__vector_1+0x4e>
		}
		case STATE_TRACKING:
		{
			STATE = STATE_MONITORING;
    170e:	84 e0       	ldi	r24, 0x04	; 4
    1710:	80 93 fe 06 	sts	0x06FE, r24	; 0x8006fe <STATE>
			break;
    1714:	07 c0       	rjmp	.+14     	; 0x1724 <__vector_1+0x4e>
		}
		case STATE_MONITORING:
		{
			STATE = STATE_IDLE;
    1716:	81 e0       	ldi	r24, 0x01	; 1
    1718:	80 93 fe 06 	sts	0x06FE, r24	; 0x8006fe <STATE>
			break;
    171c:	03 c0       	rjmp	.+6      	; 0x1724 <__vector_1+0x4e>
		}
		default:
		{
			STATE = STATE_IDLE;
    171e:	81 e0       	ldi	r24, 0x01	; 1
    1720:	80 93 fe 06 	sts	0x06FE, r24	; 0x8006fe <STATE>
			break;
		}
	}
    1724:	8f 91       	pop	r24
    1726:	0f 90       	pop	r0
    1728:	0f be       	out	0x3f, r0	; 63
    172a:	0f 90       	pop	r0
    172c:	1f 90       	pop	r1
    172e:	18 95       	reti

00001730 <__divmodhi4>:
    1730:	97 fb       	bst	r25, 7
    1732:	07 2e       	mov	r0, r23
    1734:	16 f4       	brtc	.+4      	; 0x173a <__divmodhi4+0xa>
    1736:	00 94       	com	r0
    1738:	07 d0       	rcall	.+14     	; 0x1748 <__divmodhi4_neg1>
    173a:	77 fd       	sbrc	r23, 7
    173c:	09 d0       	rcall	.+18     	; 0x1750 <__divmodhi4_neg2>
    173e:	0e 94 ec 0b 	call	0x17d8	; 0x17d8 <__udivmodhi4>
    1742:	07 fc       	sbrc	r0, 7
    1744:	05 d0       	rcall	.+10     	; 0x1750 <__divmodhi4_neg2>
    1746:	3e f4       	brtc	.+14     	; 0x1756 <__divmodhi4_exit>

00001748 <__divmodhi4_neg1>:
    1748:	90 95       	com	r25
    174a:	81 95       	neg	r24
    174c:	9f 4f       	sbci	r25, 0xFF	; 255
    174e:	08 95       	ret

00001750 <__divmodhi4_neg2>:
    1750:	70 95       	com	r23
    1752:	61 95       	neg	r22
    1754:	7f 4f       	sbci	r23, 0xFF	; 255

00001756 <__divmodhi4_exit>:
    1756:	08 95       	ret

00001758 <__divmodsi4>:
    1758:	05 2e       	mov	r0, r21
    175a:	97 fb       	bst	r25, 7
    175c:	1e f4       	brtc	.+6      	; 0x1764 <__divmodsi4+0xc>
    175e:	00 94       	com	r0
    1760:	0e 94 c3 0b 	call	0x1786	; 0x1786 <__negsi2>
    1764:	57 fd       	sbrc	r21, 7
    1766:	07 d0       	rcall	.+14     	; 0x1776 <__divmodsi4_neg2>
    1768:	0e 94 00 0c 	call	0x1800	; 0x1800 <__udivmodsi4>
    176c:	07 fc       	sbrc	r0, 7
    176e:	03 d0       	rcall	.+6      	; 0x1776 <__divmodsi4_neg2>
    1770:	4e f4       	brtc	.+18     	; 0x1784 <__divmodsi4_exit>
    1772:	0c 94 c3 0b 	jmp	0x1786	; 0x1786 <__negsi2>

00001776 <__divmodsi4_neg2>:
    1776:	50 95       	com	r21
    1778:	40 95       	com	r20
    177a:	30 95       	com	r19
    177c:	21 95       	neg	r18
    177e:	3f 4f       	sbci	r19, 0xFF	; 255
    1780:	4f 4f       	sbci	r20, 0xFF	; 255
    1782:	5f 4f       	sbci	r21, 0xFF	; 255

00001784 <__divmodsi4_exit>:
    1784:	08 95       	ret

00001786 <__negsi2>:
    1786:	90 95       	com	r25
    1788:	80 95       	com	r24
    178a:	70 95       	com	r23
    178c:	61 95       	neg	r22
    178e:	7f 4f       	sbci	r23, 0xFF	; 255
    1790:	8f 4f       	sbci	r24, 0xFF	; 255
    1792:	9f 4f       	sbci	r25, 0xFF	; 255
    1794:	08 95       	ret

00001796 <__umulhisi3>:
    1796:	a2 9f       	mul	r26, r18
    1798:	b0 01       	movw	r22, r0
    179a:	b3 9f       	mul	r27, r19
    179c:	c0 01       	movw	r24, r0
    179e:	a3 9f       	mul	r26, r19
    17a0:	70 0d       	add	r23, r0
    17a2:	81 1d       	adc	r24, r1
    17a4:	11 24       	eor	r1, r1
    17a6:	91 1d       	adc	r25, r1
    17a8:	b2 9f       	mul	r27, r18
    17aa:	70 0d       	add	r23, r0
    17ac:	81 1d       	adc	r24, r1
    17ae:	11 24       	eor	r1, r1
    17b0:	91 1d       	adc	r25, r1
    17b2:	08 95       	ret

000017b4 <__usmulhisi3>:
    17b4:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>

000017b8 <__usmulhisi3_tail>:
    17b8:	b7 ff       	sbrs	r27, 7
    17ba:	08 95       	ret
    17bc:	82 1b       	sub	r24, r18
    17be:	93 0b       	sbc	r25, r19
    17c0:	08 95       	ret

000017c2 <__muluhisi3>:
    17c2:	0e 94 cb 0b 	call	0x1796	; 0x1796 <__umulhisi3>
    17c6:	a5 9f       	mul	r26, r21
    17c8:	90 0d       	add	r25, r0
    17ca:	b4 9f       	mul	r27, r20
    17cc:	90 0d       	add	r25, r0
    17ce:	a4 9f       	mul	r26, r20
    17d0:	80 0d       	add	r24, r0
    17d2:	91 1d       	adc	r25, r1
    17d4:	11 24       	eor	r1, r1
    17d6:	08 95       	ret

000017d8 <__udivmodhi4>:
    17d8:	aa 1b       	sub	r26, r26
    17da:	bb 1b       	sub	r27, r27
    17dc:	51 e1       	ldi	r21, 0x11	; 17
    17de:	07 c0       	rjmp	.+14     	; 0x17ee <__udivmodhi4_ep>

000017e0 <__udivmodhi4_loop>:
    17e0:	aa 1f       	adc	r26, r26
    17e2:	bb 1f       	adc	r27, r27
    17e4:	a6 17       	cp	r26, r22
    17e6:	b7 07       	cpc	r27, r23
    17e8:	10 f0       	brcs	.+4      	; 0x17ee <__udivmodhi4_ep>
    17ea:	a6 1b       	sub	r26, r22
    17ec:	b7 0b       	sbc	r27, r23

000017ee <__udivmodhi4_ep>:
    17ee:	88 1f       	adc	r24, r24
    17f0:	99 1f       	adc	r25, r25
    17f2:	5a 95       	dec	r21
    17f4:	a9 f7       	brne	.-22     	; 0x17e0 <__udivmodhi4_loop>
    17f6:	80 95       	com	r24
    17f8:	90 95       	com	r25
    17fa:	bc 01       	movw	r22, r24
    17fc:	cd 01       	movw	r24, r26
    17fe:	08 95       	ret

00001800 <__udivmodsi4>:
    1800:	a1 e2       	ldi	r26, 0x21	; 33
    1802:	1a 2e       	mov	r1, r26
    1804:	aa 1b       	sub	r26, r26
    1806:	bb 1b       	sub	r27, r27
    1808:	fd 01       	movw	r30, r26
    180a:	0d c0       	rjmp	.+26     	; 0x1826 <__udivmodsi4_ep>

0000180c <__udivmodsi4_loop>:
    180c:	aa 1f       	adc	r26, r26
    180e:	bb 1f       	adc	r27, r27
    1810:	ee 1f       	adc	r30, r30
    1812:	ff 1f       	adc	r31, r31
    1814:	a2 17       	cp	r26, r18
    1816:	b3 07       	cpc	r27, r19
    1818:	e4 07       	cpc	r30, r20
    181a:	f5 07       	cpc	r31, r21
    181c:	20 f0       	brcs	.+8      	; 0x1826 <__udivmodsi4_ep>
    181e:	a2 1b       	sub	r26, r18
    1820:	b3 0b       	sbc	r27, r19
    1822:	e4 0b       	sbc	r30, r20
    1824:	f5 0b       	sbc	r31, r21

00001826 <__udivmodsi4_ep>:
    1826:	66 1f       	adc	r22, r22
    1828:	77 1f       	adc	r23, r23
    182a:	88 1f       	adc	r24, r24
    182c:	99 1f       	adc	r25, r25
    182e:	1a 94       	dec	r1
    1830:	69 f7       	brne	.-38     	; 0x180c <__udivmodsi4_loop>
    1832:	60 95       	com	r22
    1834:	70 95       	com	r23
    1836:	80 95       	com	r24
    1838:	90 95       	com	r25
    183a:	9b 01       	movw	r18, r22
    183c:	ac 01       	movw	r20, r24
    183e:	bd 01       	movw	r22, r26
    1840:	cf 01       	movw	r24, r30
    1842:	08 95       	ret

00001844 <_exit>:
    1844:	f8 94       	cli

00001846 <__stop_program>:
    1846:	ff cf       	rjmp	.-2      	; 0x1846 <__stop_program>
