
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 7.61

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cam_memory[14][2]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.21    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   150    1.85    0.71    0.47    0.67 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.71    0.00    0.67 ^ cam_memory[14][2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.67   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cam_memory[14][2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.32    0.32   library removal time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: compare_enable (input port clocked by core_clock)
Endpoint: valid$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v compare_enable (in)
                                         compare_enable (net)
                  0.00    0.00    0.20 v input9/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.22    0.20    0.20    0.40 v input9/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net10 (net)
                  0.20    0.00    0.40 v valid$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ valid$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: match$_DFF_PN0_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.21    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   150    1.85    0.71    0.47    0.67 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.71    0.00    0.67 ^ match$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.67   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ match$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.12    9.88   library recovery time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  9.21   slack (MET)


Startpoint: compare_data[5] (input port clocked by core_clock)
Endpoint: match_addr[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.03    0.00    0.00    0.20 ^ compare_data[5] (in)
                                         compare_data[5] (net)
                  0.00    0.00    0.20 ^ input6/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     7    0.28    0.27    0.22    0.42 ^ input6/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net7 (net)
                  0.27    0.00    0.42 ^ _476_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.22    0.22    0.26    0.68 ^ _476_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _163_ (net)
                  0.22    0.00    0.68 ^ _581_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.11    0.33    1.00 v _581_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _268_ (net)
                  0.11    0.00    1.00 v _582_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.02    0.12    0.26    1.27 v _582_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _269_ (net)
                  0.12    0.00    1.27 v _583_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     2    0.03    0.24    0.17    1.44 ^ _583_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _270_ (net)
                  0.24    0.00    1.44 ^ _606_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.04    0.20    0.30    1.74 ^ _606_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _293_ (net)
                  0.20    0.00    1.74 ^ _652_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.02    0.22    0.13    1.88 v _652_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _339_ (net)
                  0.22    0.00    1.88 v _653_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.05    0.40    0.28    2.16 ^ _653_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _340_ (net)
                  0.40    0.00    2.16 ^ _866_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.17    0.07    2.23 v _866_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _130_ (net)
                  0.17    0.00    2.23 v match_addr[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  2.23   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ match_addr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -2.23   data arrival time
-----------------------------------------------------------------------------
                                  7.61   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: match$_DFF_PN0_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.21    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   150    1.85    0.71    0.47    0.67 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.71    0.00    0.67 ^ match$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.67   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ match$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.12    9.88   library recovery time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  9.21   slack (MET)


Startpoint: compare_data[5] (input port clocked by core_clock)
Endpoint: match_addr[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.03    0.00    0.00    0.20 ^ compare_data[5] (in)
                                         compare_data[5] (net)
                  0.00    0.00    0.20 ^ input6/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     7    0.28    0.27    0.22    0.42 ^ input6/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net7 (net)
                  0.27    0.00    0.42 ^ _476_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.22    0.22    0.26    0.68 ^ _476_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _163_ (net)
                  0.22    0.00    0.68 ^ _581_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.11    0.33    1.00 v _581_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _268_ (net)
                  0.11    0.00    1.00 v _582_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.02    0.12    0.26    1.27 v _582_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _269_ (net)
                  0.12    0.00    1.27 v _583_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     2    0.03    0.24    0.17    1.44 ^ _583_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _270_ (net)
                  0.24    0.00    1.44 ^ _606_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.04    0.20    0.30    1.74 ^ _606_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _293_ (net)
                  0.20    0.00    1.74 ^ _652_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.02    0.22    0.13    1.88 v _652_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _339_ (net)
                  0.22    0.00    1.88 v _653_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.05    0.40    0.28    2.16 ^ _653_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _340_ (net)
                  0.40    0.00    2.16 ^ _866_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.17    0.07    2.23 v _866_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _130_ (net)
                  0.17    0.00    2.23 v match_addr[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  2.23   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ match_addr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -2.23   data arrival time
-----------------------------------------------------------------------------
                                  7.61   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
2.092252731323242

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7472

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.26395243406295776

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.29429998993873596

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8969

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: cam_memory[12][4]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: match_addr[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cam_memory[12][4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.45    0.45 ^ cam_memory[12][4]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.26    0.70 v _498_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.27    0.97 v _499_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.32    1.30 v _500_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.27    1.56 ^ _512_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
   0.14    1.71 v _561_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.28    1.99 ^ _653_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.07    2.06 v _866_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.00    2.06 v match_addr[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           2.06   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ match_addr[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
  -0.16    9.84   library setup time
           9.84   data required time
---------------------------------------------------------
           9.84   data required time
          -2.06   data arrival time
---------------------------------------------------------
           7.78   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: valid_bits[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: valid_bits[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ valid_bits[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.37    0.37 v valid_bits[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.17    0.54 v _896_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.00    0.54 v valid_bits[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.54   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ valid_bits[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.54   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
2.2334

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
7.6109

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
340.776395

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.44e-02   2.81e-03   9.08e-08   2.72e-02  58.5%
Combinational          1.42e-02   5.14e-03   1.28e-07   1.93e-02  41.5%
Clock                  0.00e+00   0.00e+00   4.17e-07   4.17e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.86e-02   7.95e-03   6.36e-07   4.65e-02 100.0%
                          82.9%      17.1%       0.0%
