/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  wire [5:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [7:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  reg [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [16:0] celloutsig_1_5z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = celloutsig_0_22z ? _00_ : celloutsig_0_17z;
  assign celloutsig_1_2z = celloutsig_1_1z ? in_data[135] : celloutsig_1_0z[2];
  assign celloutsig_1_18z = celloutsig_1_0z[2] ? celloutsig_1_0z[5] : celloutsig_1_10z;
  assign celloutsig_0_20z = celloutsig_0_18z[4] ? celloutsig_0_18z[0] : in_data[29];
  assign celloutsig_0_2z = in_data[54] ? celloutsig_0_0z[1] : celloutsig_0_0z[5];
  assign celloutsig_0_6z = ~((in_data[41] | celloutsig_0_4z[2]) & (in_data[48] | in_data[43]));
  assign celloutsig_1_3z = celloutsig_1_2z | celloutsig_1_0z[5];
  assign celloutsig_0_5z = celloutsig_0_1z[5] | celloutsig_0_2z;
  assign celloutsig_0_8z = celloutsig_0_0z[1] | celloutsig_0_0z[4];
  assign celloutsig_0_21z = celloutsig_0_16z | celloutsig_0_18z[5];
  reg [5:0] _12_;
  always_ff @(negedge clkin_data[128], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _12_ <= 6'h00;
    else _12_ <= in_data[38:33];
  assign { _01_[5:2], _00_, _01_[0] } = _12_;
  assign celloutsig_1_10z = { celloutsig_1_5z[1], celloutsig_1_4z, celloutsig_1_1z } > celloutsig_1_5z[9:7];
  assign celloutsig_0_7z = { in_data[19:4], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z } > { in_data[28], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_32z = { celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_20z } <= { celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_23z };
  assign celloutsig_1_1z = in_data[188:179] <= in_data[139:130];
  assign celloutsig_0_9z = celloutsig_0_1z[2:0] <= celloutsig_0_1z[3:1];
  assign celloutsig_0_11z = celloutsig_0_0z[5:2] <= celloutsig_0_0z[5:2];
  assign celloutsig_0_12z = { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_11z } <= { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_17z = celloutsig_0_15z <= { celloutsig_0_1z[6:5], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_13z = ! celloutsig_0_0z;
  assign celloutsig_0_3z = celloutsig_0_1z[4] & ~(celloutsig_0_1z[6]);
  assign celloutsig_0_14z = { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_7z } != { in_data[31:21], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_16z = | { celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_23z = | { celloutsig_0_18z[6:1], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_20z };
  assign celloutsig_1_19z = ^ { celloutsig_1_5z[14:11], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_22z = ^ { celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_14z };
  assign celloutsig_0_1z = in_data[34:28] >> { celloutsig_0_0z[5], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[70:65] <<< in_data[15:10];
  assign celloutsig_0_15z = { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_13z } <<< { in_data[85:74], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_1_0z = in_data[174:162] ^ in_data[164:152];
  assign celloutsig_0_10z = celloutsig_0_1z[5:3] ^ { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_9z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_5z = 17'h00000;
    else if (clkin_data[32]) celloutsig_1_5z = in_data[164:148];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_4z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_4z = { celloutsig_0_1z[4:3], celloutsig_0_3z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_18z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_18z = { celloutsig_0_1z[6:2], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_16z };
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_2z) | (celloutsig_1_3z & celloutsig_1_0z[4]));
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
