$date
	Tue May 28 05:09:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var reg 1 ! CLK $end
$var reg 1 " RSTN $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
