
UltraTherapy_SJTK_F103VGT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009888  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005b0  08009a70  08009a70  0000aa70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a020  0800a020  0000c198  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800a020  0800a020  0000c198  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800a020  0800a020  0000c198  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a020  0800a020  0000b020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a024  0800a024  0000b024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000198  20000000  0800a028  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000698  20000198  0800a1c0  0000c198  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000830  0800a1c0  0000c830  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c198  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001358e  00000000  00000000  0000c1c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003bfa  00000000  00000000  0001f74f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001248  00000000  00000000  00023350  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e1f  00000000  00000000  00024598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c4fe  00000000  00000000  000253b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018daa  00000000  00000000  000418b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a2304  00000000  00000000  0005a65f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fc963  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bc0  00000000  00000000  000fc9a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  00101568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000198 	.word	0x20000198
 8000204:	00000000 	.word	0x00000000
 8000208:	08009a58 	.word	0x08009a58

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	2000019c 	.word	0x2000019c
 8000224:	08009a58 	.word	0x08009a58

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	@ 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	3c01      	subs	r4, #1
 8000364:	bf28      	it	cs
 8000366:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800036a:	d2e9      	bcs.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000512:	bf08      	it	eq
 8000514:	4770      	bxeq	lr
 8000516:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800051a:	bf04      	itt	eq
 800051c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000530:	e71c      	b.n	800036c <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_ul2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	e00a      	b.n	800055a <__aeabi_l2d+0x16>

08000544 <__aeabi_l2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000552:	d502      	bpl.n	800055a <__aeabi_l2d+0x16>
 8000554:	4240      	negs	r0, r0
 8000556:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800055a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000562:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000566:	f43f aed8 	beq.w	800031a <__adddf3+0xe6>
 800056a:	f04f 0203 	mov.w	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000582:	f1c2 0320 	rsb	r3, r2, #32
 8000586:	fa00 fc03 	lsl.w	ip, r0, r3
 800058a:	fa20 f002 	lsr.w	r0, r0, r2
 800058e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000592:	ea40 000e 	orr.w	r0, r0, lr
 8000596:	fa21 f102 	lsr.w	r1, r1, r2
 800059a:	4414      	add	r4, r2
 800059c:	e6bd      	b.n	800031a <__adddf3+0xe6>
 800059e:	bf00      	nop

080005a0 <__aeabi_dmul>:
 80005a0:	b570      	push	{r4, r5, r6, lr}
 80005a2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005a6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ae:	bf1d      	ittte	ne
 80005b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005b4:	ea94 0f0c 	teqne	r4, ip
 80005b8:	ea95 0f0c 	teqne	r5, ip
 80005bc:	f000 f8de 	bleq	800077c <__aeabi_dmul+0x1dc>
 80005c0:	442c      	add	r4, r5
 80005c2:	ea81 0603 	eor.w	r6, r1, r3
 80005c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005d2:	bf18      	it	ne
 80005d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e0:	d038      	beq.n	8000654 <__aeabi_dmul+0xb4>
 80005e2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ee:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005f2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005f6:	f04f 0600 	mov.w	r6, #0
 80005fa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005fe:	f09c 0f00 	teq	ip, #0
 8000602:	bf18      	it	ne
 8000604:	f04e 0e01 	orrne.w	lr, lr, #1
 8000608:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800060c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000610:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000614:	d204      	bcs.n	8000620 <__aeabi_dmul+0x80>
 8000616:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800061a:	416d      	adcs	r5, r5
 800061c:	eb46 0606 	adc.w	r6, r6, r6
 8000620:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000624:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000628:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800062c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000630:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000634:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000638:	bf88      	it	hi
 800063a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800063e:	d81e      	bhi.n	800067e <__aeabi_dmul+0xde>
 8000640:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000644:	bf08      	it	eq
 8000646:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800064a:	f150 0000 	adcs.w	r0, r0, #0
 800064e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000658:	ea46 0101 	orr.w	r1, r6, r1
 800065c:	ea40 0002 	orr.w	r0, r0, r2
 8000660:	ea81 0103 	eor.w	r1, r1, r3
 8000664:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000668:	bfc2      	ittt	gt
 800066a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800066e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000672:	bd70      	popgt	{r4, r5, r6, pc}
 8000674:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000678:	f04f 0e00 	mov.w	lr, #0
 800067c:	3c01      	subs	r4, #1
 800067e:	f300 80ab 	bgt.w	80007d8 <__aeabi_dmul+0x238>
 8000682:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000686:	bfde      	ittt	le
 8000688:	2000      	movle	r0, #0
 800068a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800068e:	bd70      	pople	{r4, r5, r6, pc}
 8000690:	f1c4 0400 	rsb	r4, r4, #0
 8000694:	3c20      	subs	r4, #32
 8000696:	da35      	bge.n	8000704 <__aeabi_dmul+0x164>
 8000698:	340c      	adds	r4, #12
 800069a:	dc1b      	bgt.n	80006d4 <__aeabi_dmul+0x134>
 800069c:	f104 0414 	add.w	r4, r4, #20
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f305 	lsl.w	r3, r0, r5
 80006a8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c0:	fa21 f604 	lsr.w	r6, r1, r4
 80006c4:	eb42 0106 	adc.w	r1, r2, r6
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f1c4 040c 	rsb	r4, r4, #12
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f304 	lsl.w	r3, r0, r4
 80006e0:	fa20 f005 	lsr.w	r0, r0, r5
 80006e4:	fa01 f204 	lsl.w	r2, r1, r4
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006f4:	f141 0100 	adc.w	r1, r1, #0
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f1c4 0520 	rsb	r5, r4, #32
 8000708:	fa00 f205 	lsl.w	r2, r0, r5
 800070c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000710:	fa20 f304 	lsr.w	r3, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea43 0302 	orr.w	r3, r3, r2
 800071c:	fa21 f004 	lsr.w	r0, r1, r4
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	fa21 f204 	lsr.w	r2, r1, r4
 8000728:	ea20 0002 	bic.w	r0, r0, r2
 800072c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f094 0f00 	teq	r4, #0
 8000740:	d10f      	bne.n	8000762 <__aeabi_dmul+0x1c2>
 8000742:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000746:	0040      	lsls	r0, r0, #1
 8000748:	eb41 0101 	adc.w	r1, r1, r1
 800074c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000750:	bf08      	it	eq
 8000752:	3c01      	subeq	r4, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1a6>
 8000756:	ea41 0106 	orr.w	r1, r1, r6
 800075a:	f095 0f00 	teq	r5, #0
 800075e:	bf18      	it	ne
 8000760:	4770      	bxne	lr
 8000762:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000766:	0052      	lsls	r2, r2, #1
 8000768:	eb43 0303 	adc.w	r3, r3, r3
 800076c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000770:	bf08      	it	eq
 8000772:	3d01      	subeq	r5, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1c6>
 8000776:	ea43 0306 	orr.w	r3, r3, r6
 800077a:	4770      	bx	lr
 800077c:	ea94 0f0c 	teq	r4, ip
 8000780:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000784:	bf18      	it	ne
 8000786:	ea95 0f0c 	teqne	r5, ip
 800078a:	d00c      	beq.n	80007a6 <__aeabi_dmul+0x206>
 800078c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000790:	bf18      	it	ne
 8000792:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000796:	d1d1      	bne.n	800073c <__aeabi_dmul+0x19c>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007aa:	bf06      	itte	eq
 80007ac:	4610      	moveq	r0, r2
 80007ae:	4619      	moveq	r1, r3
 80007b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b4:	d019      	beq.n	80007ea <__aeabi_dmul+0x24a>
 80007b6:	ea94 0f0c 	teq	r4, ip
 80007ba:	d102      	bne.n	80007c2 <__aeabi_dmul+0x222>
 80007bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c0:	d113      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007c2:	ea95 0f0c 	teq	r5, ip
 80007c6:	d105      	bne.n	80007d4 <__aeabi_dmul+0x234>
 80007c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007cc:	bf1c      	itt	ne
 80007ce:	4610      	movne	r0, r2
 80007d0:	4619      	movne	r1, r3
 80007d2:	d10a      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007d4:	ea81 0103 	eor.w	r1, r1, r3
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007e4:	f04f 0000 	mov.w	r0, #0
 80007e8:	bd70      	pop	{r4, r5, r6, pc}
 80007ea:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ee:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007f2:	bd70      	pop	{r4, r5, r6, pc}

080007f4 <__aeabi_ddiv>:
 80007f4:	b570      	push	{r4, r5, r6, lr}
 80007f6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007fa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000802:	bf1d      	ittte	ne
 8000804:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000808:	ea94 0f0c 	teqne	r4, ip
 800080c:	ea95 0f0c 	teqne	r5, ip
 8000810:	f000 f8a7 	bleq	8000962 <__aeabi_ddiv+0x16e>
 8000814:	eba4 0405 	sub.w	r4, r4, r5
 8000818:	ea81 0e03 	eor.w	lr, r1, r3
 800081c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000820:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000824:	f000 8088 	beq.w	8000938 <__aeabi_ddiv+0x144>
 8000828:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800082c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000830:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000834:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000838:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800083c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000840:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000844:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000848:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800084c:	429d      	cmp	r5, r3
 800084e:	bf08      	it	eq
 8000850:	4296      	cmpeq	r6, r2
 8000852:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000856:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800085a:	d202      	bcs.n	8000862 <__aeabi_ddiv+0x6e>
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	1ab6      	subs	r6, r6, r2
 8000864:	eb65 0503 	sbc.w	r5, r5, r3
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000872:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 000c 	orrcs.w	r0, r0, ip
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008d4:	d018      	beq.n	8000908 <__aeabi_ddiv+0x114>
 80008d6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008da:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008de:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008e6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ee:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008f2:	d1c0      	bne.n	8000876 <__aeabi_ddiv+0x82>
 80008f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008f8:	d10b      	bne.n	8000912 <__aeabi_ddiv+0x11e>
 80008fa:	ea41 0100 	orr.w	r1, r1, r0
 80008fe:	f04f 0000 	mov.w	r0, #0
 8000902:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000906:	e7b6      	b.n	8000876 <__aeabi_ddiv+0x82>
 8000908:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800090c:	bf04      	itt	eq
 800090e:	4301      	orreq	r1, r0
 8000910:	2000      	moveq	r0, #0
 8000912:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000916:	bf88      	it	hi
 8000918:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800091c:	f63f aeaf 	bhi.w	800067e <__aeabi_dmul+0xde>
 8000920:	ebb5 0c03 	subs.w	ip, r5, r3
 8000924:	bf04      	itt	eq
 8000926:	ebb6 0c02 	subseq.w	ip, r6, r2
 800092a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800092e:	f150 0000 	adcs.w	r0, r0, #0
 8000932:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000936:	bd70      	pop	{r4, r5, r6, pc}
 8000938:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800093c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000940:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000944:	bfc2      	ittt	gt
 8000946:	ebd4 050c 	rsbsgt	r5, r4, ip
 800094a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800094e:	bd70      	popgt	{r4, r5, r6, pc}
 8000950:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000954:	f04f 0e00 	mov.w	lr, #0
 8000958:	3c01      	subs	r4, #1
 800095a:	e690      	b.n	800067e <__aeabi_dmul+0xde>
 800095c:	ea45 0e06 	orr.w	lr, r5, r6
 8000960:	e68d      	b.n	800067e <__aeabi_dmul+0xde>
 8000962:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000966:	ea94 0f0c 	teq	r4, ip
 800096a:	bf08      	it	eq
 800096c:	ea95 0f0c 	teqeq	r5, ip
 8000970:	f43f af3b 	beq.w	80007ea <__aeabi_dmul+0x24a>
 8000974:	ea94 0f0c 	teq	r4, ip
 8000978:	d10a      	bne.n	8000990 <__aeabi_ddiv+0x19c>
 800097a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800097e:	f47f af34 	bne.w	80007ea <__aeabi_dmul+0x24a>
 8000982:	ea95 0f0c 	teq	r5, ip
 8000986:	f47f af25 	bne.w	80007d4 <__aeabi_dmul+0x234>
 800098a:	4610      	mov	r0, r2
 800098c:	4619      	mov	r1, r3
 800098e:	e72c      	b.n	80007ea <__aeabi_dmul+0x24a>
 8000990:	ea95 0f0c 	teq	r5, ip
 8000994:	d106      	bne.n	80009a4 <__aeabi_ddiv+0x1b0>
 8000996:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800099a:	f43f aefd 	beq.w	8000798 <__aeabi_dmul+0x1f8>
 800099e:	4610      	mov	r0, r2
 80009a0:	4619      	mov	r1, r3
 80009a2:	e722      	b.n	80007ea <__aeabi_dmul+0x24a>
 80009a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ae:	f47f aec5 	bne.w	800073c <__aeabi_dmul+0x19c>
 80009b2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009b6:	f47f af0d 	bne.w	80007d4 <__aeabi_dmul+0x234>
 80009ba:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009be:	f47f aeeb 	bne.w	8000798 <__aeabi_dmul+0x1f8>
 80009c2:	e712      	b.n	80007ea <__aeabi_dmul+0x24a>

080009c4 <__aeabi_d2iz>:
 80009c4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009c8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009cc:	d215      	bcs.n	80009fa <__aeabi_d2iz+0x36>
 80009ce:	d511      	bpl.n	80009f4 <__aeabi_d2iz+0x30>
 80009d0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009d4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009d8:	d912      	bls.n	8000a00 <__aeabi_d2iz+0x3c>
 80009da:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009de:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009e2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009e6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009ea:	fa23 f002 	lsr.w	r0, r3, r2
 80009ee:	bf18      	it	ne
 80009f0:	4240      	negne	r0, r0
 80009f2:	4770      	bx	lr
 80009f4:	f04f 0000 	mov.w	r0, #0
 80009f8:	4770      	bx	lr
 80009fa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009fe:	d105      	bne.n	8000a0c <__aeabi_d2iz+0x48>
 8000a00:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a04:	bf08      	it	eq
 8000a06:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a0a:	4770      	bx	lr
 8000a0c:	f04f 0000 	mov.w	r0, #0
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop

08000a14 <__aeabi_d2f>:
 8000a14:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a18:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a1c:	bf24      	itt	cs
 8000a1e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a22:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a26:	d90d      	bls.n	8000a44 <__aeabi_d2f+0x30>
 8000a28:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a2c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a30:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a34:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a38:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a3c:	bf08      	it	eq
 8000a3e:	f020 0001 	biceq.w	r0, r0, #1
 8000a42:	4770      	bx	lr
 8000a44:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a48:	d121      	bne.n	8000a8e <__aeabi_d2f+0x7a>
 8000a4a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a4e:	bfbc      	itt	lt
 8000a50:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a54:	4770      	bxlt	lr
 8000a56:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a5a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a5e:	f1c2 0218 	rsb	r2, r2, #24
 8000a62:	f1c2 0c20 	rsb	ip, r2, #32
 8000a66:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a6a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a6e:	bf18      	it	ne
 8000a70:	f040 0001 	orrne.w	r0, r0, #1
 8000a74:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a78:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a7c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a80:	ea40 000c 	orr.w	r0, r0, ip
 8000a84:	fa23 f302 	lsr.w	r3, r3, r2
 8000a88:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a8c:	e7cc      	b.n	8000a28 <__aeabi_d2f+0x14>
 8000a8e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a92:	d107      	bne.n	8000aa4 <__aeabi_d2f+0x90>
 8000a94:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a98:	bf1e      	ittt	ne
 8000a9a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a9e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aa2:	4770      	bxne	lr
 8000aa4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000aa8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000aac:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_frsub>:
 8000ab4:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000ab8:	e002      	b.n	8000ac0 <__addsf3>
 8000aba:	bf00      	nop

08000abc <__aeabi_fsub>:
 8000abc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ac0 <__addsf3>:
 8000ac0:	0042      	lsls	r2, r0, #1
 8000ac2:	bf1f      	itttt	ne
 8000ac4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ac8:	ea92 0f03 	teqne	r2, r3
 8000acc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ad0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ad4:	d06a      	beq.n	8000bac <__addsf3+0xec>
 8000ad6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ada:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ade:	bfc1      	itttt	gt
 8000ae0:	18d2      	addgt	r2, r2, r3
 8000ae2:	4041      	eorgt	r1, r0
 8000ae4:	4048      	eorgt	r0, r1
 8000ae6:	4041      	eorgt	r1, r0
 8000ae8:	bfb8      	it	lt
 8000aea:	425b      	neglt	r3, r3
 8000aec:	2b19      	cmp	r3, #25
 8000aee:	bf88      	it	hi
 8000af0:	4770      	bxhi	lr
 8000af2:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000af6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000afa:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000afe:	bf18      	it	ne
 8000b00:	4240      	negne	r0, r0
 8000b02:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b06:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b0a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b0e:	bf18      	it	ne
 8000b10:	4249      	negne	r1, r1
 8000b12:	ea92 0f03 	teq	r2, r3
 8000b16:	d03f      	beq.n	8000b98 <__addsf3+0xd8>
 8000b18:	f1a2 0201 	sub.w	r2, r2, #1
 8000b1c:	fa41 fc03 	asr.w	ip, r1, r3
 8000b20:	eb10 000c 	adds.w	r0, r0, ip
 8000b24:	f1c3 0320 	rsb	r3, r3, #32
 8000b28:	fa01 f103 	lsl.w	r1, r1, r3
 8000b2c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b30:	d502      	bpl.n	8000b38 <__addsf3+0x78>
 8000b32:	4249      	negs	r1, r1
 8000b34:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b38:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b3c:	d313      	bcc.n	8000b66 <__addsf3+0xa6>
 8000b3e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b42:	d306      	bcc.n	8000b52 <__addsf3+0x92>
 8000b44:	0840      	lsrs	r0, r0, #1
 8000b46:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b4a:	f102 0201 	add.w	r2, r2, #1
 8000b4e:	2afe      	cmp	r2, #254	@ 0xfe
 8000b50:	d251      	bcs.n	8000bf6 <__addsf3+0x136>
 8000b52:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b56:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b5a:	bf08      	it	eq
 8000b5c:	f020 0001 	biceq.w	r0, r0, #1
 8000b60:	ea40 0003 	orr.w	r0, r0, r3
 8000b64:	4770      	bx	lr
 8000b66:	0049      	lsls	r1, r1, #1
 8000b68:	eb40 0000 	adc.w	r0, r0, r0
 8000b6c:	3a01      	subs	r2, #1
 8000b6e:	bf28      	it	cs
 8000b70:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b74:	d2ed      	bcs.n	8000b52 <__addsf3+0x92>
 8000b76:	fab0 fc80 	clz	ip, r0
 8000b7a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b7e:	ebb2 020c 	subs.w	r2, r2, ip
 8000b82:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b86:	bfaa      	itet	ge
 8000b88:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b8c:	4252      	neglt	r2, r2
 8000b8e:	4318      	orrge	r0, r3
 8000b90:	bfbc      	itt	lt
 8000b92:	40d0      	lsrlt	r0, r2
 8000b94:	4318      	orrlt	r0, r3
 8000b96:	4770      	bx	lr
 8000b98:	f092 0f00 	teq	r2, #0
 8000b9c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000ba0:	bf06      	itte	eq
 8000ba2:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000ba6:	3201      	addeq	r2, #1
 8000ba8:	3b01      	subne	r3, #1
 8000baa:	e7b5      	b.n	8000b18 <__addsf3+0x58>
 8000bac:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bb0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bb4:	bf18      	it	ne
 8000bb6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bba:	d021      	beq.n	8000c00 <__addsf3+0x140>
 8000bbc:	ea92 0f03 	teq	r2, r3
 8000bc0:	d004      	beq.n	8000bcc <__addsf3+0x10c>
 8000bc2:	f092 0f00 	teq	r2, #0
 8000bc6:	bf08      	it	eq
 8000bc8:	4608      	moveq	r0, r1
 8000bca:	4770      	bx	lr
 8000bcc:	ea90 0f01 	teq	r0, r1
 8000bd0:	bf1c      	itt	ne
 8000bd2:	2000      	movne	r0, #0
 8000bd4:	4770      	bxne	lr
 8000bd6:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bda:	d104      	bne.n	8000be6 <__addsf3+0x126>
 8000bdc:	0040      	lsls	r0, r0, #1
 8000bde:	bf28      	it	cs
 8000be0:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000be4:	4770      	bx	lr
 8000be6:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bea:	bf3c      	itt	cc
 8000bec:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bf0:	4770      	bxcc	lr
 8000bf2:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bf6:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bfa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bfe:	4770      	bx	lr
 8000c00:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c04:	bf16      	itet	ne
 8000c06:	4608      	movne	r0, r1
 8000c08:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c0c:	4601      	movne	r1, r0
 8000c0e:	0242      	lsls	r2, r0, #9
 8000c10:	bf06      	itte	eq
 8000c12:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c16:	ea90 0f01 	teqeq	r0, r1
 8000c1a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c1e:	4770      	bx	lr

08000c20 <__aeabi_ui2f>:
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e004      	b.n	8000c30 <__aeabi_i2f+0x8>
 8000c26:	bf00      	nop

08000c28 <__aeabi_i2f>:
 8000c28:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c2c:	bf48      	it	mi
 8000c2e:	4240      	negmi	r0, r0
 8000c30:	ea5f 0c00 	movs.w	ip, r0
 8000c34:	bf08      	it	eq
 8000c36:	4770      	bxeq	lr
 8000c38:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c3c:	4601      	mov	r1, r0
 8000c3e:	f04f 0000 	mov.w	r0, #0
 8000c42:	e01c      	b.n	8000c7e <__aeabi_l2f+0x2a>

08000c44 <__aeabi_ul2f>:
 8000c44:	ea50 0201 	orrs.w	r2, r0, r1
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f04f 0300 	mov.w	r3, #0
 8000c50:	e00a      	b.n	8000c68 <__aeabi_l2f+0x14>
 8000c52:	bf00      	nop

08000c54 <__aeabi_l2f>:
 8000c54:	ea50 0201 	orrs.w	r2, r0, r1
 8000c58:	bf08      	it	eq
 8000c5a:	4770      	bxeq	lr
 8000c5c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c60:	d502      	bpl.n	8000c68 <__aeabi_l2f+0x14>
 8000c62:	4240      	negs	r0, r0
 8000c64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c68:	ea5f 0c01 	movs.w	ip, r1
 8000c6c:	bf02      	ittt	eq
 8000c6e:	4684      	moveq	ip, r0
 8000c70:	4601      	moveq	r1, r0
 8000c72:	2000      	moveq	r0, #0
 8000c74:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c78:	bf08      	it	eq
 8000c7a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c7e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c82:	fabc f28c 	clz	r2, ip
 8000c86:	3a08      	subs	r2, #8
 8000c88:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c8c:	db10      	blt.n	8000cb0 <__aeabi_l2f+0x5c>
 8000c8e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c92:	4463      	add	r3, ip
 8000c94:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c98:	f1c2 0220 	rsb	r2, r2, #32
 8000c9c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000ca0:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca4:	eb43 0002 	adc.w	r0, r3, r2
 8000ca8:	bf08      	it	eq
 8000caa:	f020 0001 	biceq.w	r0, r0, #1
 8000cae:	4770      	bx	lr
 8000cb0:	f102 0220 	add.w	r2, r2, #32
 8000cb4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cb8:	f1c2 0220 	rsb	r2, r2, #32
 8000cbc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cc0:	fa21 f202 	lsr.w	r2, r1, r2
 8000cc4:	eb43 0002 	adc.w	r0, r3, r2
 8000cc8:	bf08      	it	eq
 8000cca:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cce:	4770      	bx	lr

08000cd0 <__aeabi_fmul>:
 8000cd0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cd4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cd8:	bf1e      	ittt	ne
 8000cda:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cde:	ea92 0f0c 	teqne	r2, ip
 8000ce2:	ea93 0f0c 	teqne	r3, ip
 8000ce6:	d06f      	beq.n	8000dc8 <__aeabi_fmul+0xf8>
 8000ce8:	441a      	add	r2, r3
 8000cea:	ea80 0c01 	eor.w	ip, r0, r1
 8000cee:	0240      	lsls	r0, r0, #9
 8000cf0:	bf18      	it	ne
 8000cf2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cf6:	d01e      	beq.n	8000d36 <__aeabi_fmul+0x66>
 8000cf8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cfc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d00:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d04:	fba0 3101 	umull	r3, r1, r0, r1
 8000d08:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d0c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d10:	bf3e      	ittt	cc
 8000d12:	0049      	lslcc	r1, r1, #1
 8000d14:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d18:	005b      	lslcc	r3, r3, #1
 8000d1a:	ea40 0001 	orr.w	r0, r0, r1
 8000d1e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d22:	2afd      	cmp	r2, #253	@ 0xfd
 8000d24:	d81d      	bhi.n	8000d62 <__aeabi_fmul+0x92>
 8000d26:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d2e:	bf08      	it	eq
 8000d30:	f020 0001 	biceq.w	r0, r0, #1
 8000d34:	4770      	bx	lr
 8000d36:	f090 0f00 	teq	r0, #0
 8000d3a:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d3e:	bf08      	it	eq
 8000d40:	0249      	lsleq	r1, r1, #9
 8000d42:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d46:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d4a:	3a7f      	subs	r2, #127	@ 0x7f
 8000d4c:	bfc2      	ittt	gt
 8000d4e:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d52:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d56:	4770      	bxgt	lr
 8000d58:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d5c:	f04f 0300 	mov.w	r3, #0
 8000d60:	3a01      	subs	r2, #1
 8000d62:	dc5d      	bgt.n	8000e20 <__aeabi_fmul+0x150>
 8000d64:	f112 0f19 	cmn.w	r2, #25
 8000d68:	bfdc      	itt	le
 8000d6a:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d6e:	4770      	bxle	lr
 8000d70:	f1c2 0200 	rsb	r2, r2, #0
 8000d74:	0041      	lsls	r1, r0, #1
 8000d76:	fa21 f102 	lsr.w	r1, r1, r2
 8000d7a:	f1c2 0220 	rsb	r2, r2, #32
 8000d7e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d82:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d86:	f140 0000 	adc.w	r0, r0, #0
 8000d8a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d8e:	bf08      	it	eq
 8000d90:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d94:	4770      	bx	lr
 8000d96:	f092 0f00 	teq	r2, #0
 8000d9a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d9e:	bf02      	ittt	eq
 8000da0:	0040      	lsleq	r0, r0, #1
 8000da2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000da6:	3a01      	subeq	r2, #1
 8000da8:	d0f9      	beq.n	8000d9e <__aeabi_fmul+0xce>
 8000daa:	ea40 000c 	orr.w	r0, r0, ip
 8000dae:	f093 0f00 	teq	r3, #0
 8000db2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	bf02      	ittt	eq
 8000db8:	0049      	lsleq	r1, r1, #1
 8000dba:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000dbe:	3b01      	subeq	r3, #1
 8000dc0:	d0f9      	beq.n	8000db6 <__aeabi_fmul+0xe6>
 8000dc2:	ea41 010c 	orr.w	r1, r1, ip
 8000dc6:	e78f      	b.n	8000ce8 <__aeabi_fmul+0x18>
 8000dc8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dcc:	ea92 0f0c 	teq	r2, ip
 8000dd0:	bf18      	it	ne
 8000dd2:	ea93 0f0c 	teqne	r3, ip
 8000dd6:	d00a      	beq.n	8000dee <__aeabi_fmul+0x11e>
 8000dd8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ddc:	bf18      	it	ne
 8000dde:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000de2:	d1d8      	bne.n	8000d96 <__aeabi_fmul+0xc6>
 8000de4:	ea80 0001 	eor.w	r0, r0, r1
 8000de8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dec:	4770      	bx	lr
 8000dee:	f090 0f00 	teq	r0, #0
 8000df2:	bf17      	itett	ne
 8000df4:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000df8:	4608      	moveq	r0, r1
 8000dfa:	f091 0f00 	teqne	r1, #0
 8000dfe:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e02:	d014      	beq.n	8000e2e <__aeabi_fmul+0x15e>
 8000e04:	ea92 0f0c 	teq	r2, ip
 8000e08:	d101      	bne.n	8000e0e <__aeabi_fmul+0x13e>
 8000e0a:	0242      	lsls	r2, r0, #9
 8000e0c:	d10f      	bne.n	8000e2e <__aeabi_fmul+0x15e>
 8000e0e:	ea93 0f0c 	teq	r3, ip
 8000e12:	d103      	bne.n	8000e1c <__aeabi_fmul+0x14c>
 8000e14:	024b      	lsls	r3, r1, #9
 8000e16:	bf18      	it	ne
 8000e18:	4608      	movne	r0, r1
 8000e1a:	d108      	bne.n	8000e2e <__aeabi_fmul+0x15e>
 8000e1c:	ea80 0001 	eor.w	r0, r0, r1
 8000e20:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e24:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e28:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e2c:	4770      	bx	lr
 8000e2e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e32:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e36:	4770      	bx	lr

08000e38 <__aeabi_fdiv>:
 8000e38:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e3c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e40:	bf1e      	ittt	ne
 8000e42:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e46:	ea92 0f0c 	teqne	r2, ip
 8000e4a:	ea93 0f0c 	teqne	r3, ip
 8000e4e:	d069      	beq.n	8000f24 <__aeabi_fdiv+0xec>
 8000e50:	eba2 0203 	sub.w	r2, r2, r3
 8000e54:	ea80 0c01 	eor.w	ip, r0, r1
 8000e58:	0249      	lsls	r1, r1, #9
 8000e5a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e5e:	d037      	beq.n	8000ed0 <__aeabi_fdiv+0x98>
 8000e60:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e64:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e68:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e6c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e70:	428b      	cmp	r3, r1
 8000e72:	bf38      	it	cc
 8000e74:	005b      	lslcc	r3, r3, #1
 8000e76:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e7a:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e7e:	428b      	cmp	r3, r1
 8000e80:	bf24      	itt	cs
 8000e82:	1a5b      	subcs	r3, r3, r1
 8000e84:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e88:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e8c:	bf24      	itt	cs
 8000e8e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e92:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e96:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e9a:	bf24      	itt	cs
 8000e9c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ea0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ea4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ea8:	bf24      	itt	cs
 8000eaa:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000eae:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000eb2:	011b      	lsls	r3, r3, #4
 8000eb4:	bf18      	it	ne
 8000eb6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000eba:	d1e0      	bne.n	8000e7e <__aeabi_fdiv+0x46>
 8000ebc:	2afd      	cmp	r2, #253	@ 0xfd
 8000ebe:	f63f af50 	bhi.w	8000d62 <__aeabi_fmul+0x92>
 8000ec2:	428b      	cmp	r3, r1
 8000ec4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ec8:	bf08      	it	eq
 8000eca:	f020 0001 	biceq.w	r0, r0, #1
 8000ece:	4770      	bx	lr
 8000ed0:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ed4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ed8:	327f      	adds	r2, #127	@ 0x7f
 8000eda:	bfc2      	ittt	gt
 8000edc:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ee0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ee4:	4770      	bxgt	lr
 8000ee6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000eea:	f04f 0300 	mov.w	r3, #0
 8000eee:	3a01      	subs	r2, #1
 8000ef0:	e737      	b.n	8000d62 <__aeabi_fmul+0x92>
 8000ef2:	f092 0f00 	teq	r2, #0
 8000ef6:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000efa:	bf02      	ittt	eq
 8000efc:	0040      	lsleq	r0, r0, #1
 8000efe:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f02:	3a01      	subeq	r2, #1
 8000f04:	d0f9      	beq.n	8000efa <__aeabi_fdiv+0xc2>
 8000f06:	ea40 000c 	orr.w	r0, r0, ip
 8000f0a:	f093 0f00 	teq	r3, #0
 8000f0e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f12:	bf02      	ittt	eq
 8000f14:	0049      	lsleq	r1, r1, #1
 8000f16:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f1a:	3b01      	subeq	r3, #1
 8000f1c:	d0f9      	beq.n	8000f12 <__aeabi_fdiv+0xda>
 8000f1e:	ea41 010c 	orr.w	r1, r1, ip
 8000f22:	e795      	b.n	8000e50 <__aeabi_fdiv+0x18>
 8000f24:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f28:	ea92 0f0c 	teq	r2, ip
 8000f2c:	d108      	bne.n	8000f40 <__aeabi_fdiv+0x108>
 8000f2e:	0242      	lsls	r2, r0, #9
 8000f30:	f47f af7d 	bne.w	8000e2e <__aeabi_fmul+0x15e>
 8000f34:	ea93 0f0c 	teq	r3, ip
 8000f38:	f47f af70 	bne.w	8000e1c <__aeabi_fmul+0x14c>
 8000f3c:	4608      	mov	r0, r1
 8000f3e:	e776      	b.n	8000e2e <__aeabi_fmul+0x15e>
 8000f40:	ea93 0f0c 	teq	r3, ip
 8000f44:	d104      	bne.n	8000f50 <__aeabi_fdiv+0x118>
 8000f46:	024b      	lsls	r3, r1, #9
 8000f48:	f43f af4c 	beq.w	8000de4 <__aeabi_fmul+0x114>
 8000f4c:	4608      	mov	r0, r1
 8000f4e:	e76e      	b.n	8000e2e <__aeabi_fmul+0x15e>
 8000f50:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f54:	bf18      	it	ne
 8000f56:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f5a:	d1ca      	bne.n	8000ef2 <__aeabi_fdiv+0xba>
 8000f5c:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f60:	f47f af5c 	bne.w	8000e1c <__aeabi_fmul+0x14c>
 8000f64:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f68:	f47f af3c 	bne.w	8000de4 <__aeabi_fmul+0x114>
 8000f6c:	e75f      	b.n	8000e2e <__aeabi_fmul+0x15e>
 8000f6e:	bf00      	nop

08000f70 <__gesf2>:
 8000f70:	f04f 3cff 	mov.w	ip, #4294967295
 8000f74:	e006      	b.n	8000f84 <__cmpsf2+0x4>
 8000f76:	bf00      	nop

08000f78 <__lesf2>:
 8000f78:	f04f 0c01 	mov.w	ip, #1
 8000f7c:	e002      	b.n	8000f84 <__cmpsf2+0x4>
 8000f7e:	bf00      	nop

08000f80 <__cmpsf2>:
 8000f80:	f04f 0c01 	mov.w	ip, #1
 8000f84:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f88:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f8c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f90:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f94:	bf18      	it	ne
 8000f96:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f9a:	d011      	beq.n	8000fc0 <__cmpsf2+0x40>
 8000f9c:	b001      	add	sp, #4
 8000f9e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fa2:	bf18      	it	ne
 8000fa4:	ea90 0f01 	teqne	r0, r1
 8000fa8:	bf58      	it	pl
 8000faa:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fae:	bf88      	it	hi
 8000fb0:	17c8      	asrhi	r0, r1, #31
 8000fb2:	bf38      	it	cc
 8000fb4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fb8:	bf18      	it	ne
 8000fba:	f040 0001 	orrne.w	r0, r0, #1
 8000fbe:	4770      	bx	lr
 8000fc0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fc4:	d102      	bne.n	8000fcc <__cmpsf2+0x4c>
 8000fc6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fca:	d105      	bne.n	8000fd8 <__cmpsf2+0x58>
 8000fcc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fd0:	d1e4      	bne.n	8000f9c <__cmpsf2+0x1c>
 8000fd2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fd6:	d0e1      	beq.n	8000f9c <__cmpsf2+0x1c>
 8000fd8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop

08000fe0 <__aeabi_cfrcmple>:
 8000fe0:	4684      	mov	ip, r0
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	4661      	mov	r1, ip
 8000fe6:	e7ff      	b.n	8000fe8 <__aeabi_cfcmpeq>

08000fe8 <__aeabi_cfcmpeq>:
 8000fe8:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fea:	f7ff ffc9 	bl	8000f80 <__cmpsf2>
 8000fee:	2800      	cmp	r0, #0
 8000ff0:	bf48      	it	mi
 8000ff2:	f110 0f00 	cmnmi.w	r0, #0
 8000ff6:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ff8 <__aeabi_fcmpeq>:
 8000ff8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ffc:	f7ff fff4 	bl	8000fe8 <__aeabi_cfcmpeq>
 8001000:	bf0c      	ite	eq
 8001002:	2001      	moveq	r0, #1
 8001004:	2000      	movne	r0, #0
 8001006:	f85d fb08 	ldr.w	pc, [sp], #8
 800100a:	bf00      	nop

0800100c <__aeabi_fcmplt>:
 800100c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001010:	f7ff ffea 	bl	8000fe8 <__aeabi_cfcmpeq>
 8001014:	bf34      	ite	cc
 8001016:	2001      	movcc	r0, #1
 8001018:	2000      	movcs	r0, #0
 800101a:	f85d fb08 	ldr.w	pc, [sp], #8
 800101e:	bf00      	nop

08001020 <__aeabi_fcmple>:
 8001020:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001024:	f7ff ffe0 	bl	8000fe8 <__aeabi_cfcmpeq>
 8001028:	bf94      	ite	ls
 800102a:	2001      	movls	r0, #1
 800102c:	2000      	movhi	r0, #0
 800102e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001032:	bf00      	nop

08001034 <__aeabi_fcmpge>:
 8001034:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001038:	f7ff ffd2 	bl	8000fe0 <__aeabi_cfrcmple>
 800103c:	bf94      	ite	ls
 800103e:	2001      	movls	r0, #1
 8001040:	2000      	movhi	r0, #0
 8001042:	f85d fb08 	ldr.w	pc, [sp], #8
 8001046:	bf00      	nop

08001048 <__aeabi_fcmpgt>:
 8001048:	f84d ed08 	str.w	lr, [sp, #-8]!
 800104c:	f7ff ffc8 	bl	8000fe0 <__aeabi_cfrcmple>
 8001050:	bf34      	ite	cc
 8001052:	2001      	movcc	r0, #1
 8001054:	2000      	movcs	r0, #0
 8001056:	f85d fb08 	ldr.w	pc, [sp], #8
 800105a:	bf00      	nop

0800105c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001062:	1d3b      	adds	r3, r7, #4
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	605a      	str	r2, [r3, #4]
 800106a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800106c:	4b37      	ldr	r3, [pc, #220]	@ (800114c <MX_ADC1_Init+0xf0>)
 800106e:	4a38      	ldr	r2, [pc, #224]	@ (8001150 <MX_ADC1_Init+0xf4>)
 8001070:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001072:	4b36      	ldr	r3, [pc, #216]	@ (800114c <MX_ADC1_Init+0xf0>)
 8001074:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001078:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800107a:	4b34      	ldr	r3, [pc, #208]	@ (800114c <MX_ADC1_Init+0xf0>)
 800107c:	2201      	movs	r2, #1
 800107e:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001080:	4b32      	ldr	r3, [pc, #200]	@ (800114c <MX_ADC1_Init+0xf0>)
 8001082:	2200      	movs	r2, #0
 8001084:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001086:	4b31      	ldr	r3, [pc, #196]	@ (800114c <MX_ADC1_Init+0xf0>)
 8001088:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800108c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800108e:	4b2f      	ldr	r3, [pc, #188]	@ (800114c <MX_ADC1_Init+0xf0>)
 8001090:	2200      	movs	r2, #0
 8001092:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 5;
 8001094:	4b2d      	ldr	r3, [pc, #180]	@ (800114c <MX_ADC1_Init+0xf0>)
 8001096:	2205      	movs	r2, #5
 8001098:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800109a:	482c      	ldr	r0, [pc, #176]	@ (800114c <MX_ADC1_Init+0xf0>)
 800109c:	f003 fe06 	bl	8004cac <HAL_ADC_Init>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80010a6:	f000 fac1 	bl	800162c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80010aa:	230b      	movs	r3, #11
 80010ac:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010ae:	2301      	movs	r3, #1
 80010b0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80010b2:	2307      	movs	r3, #7
 80010b4:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010b6:	1d3b      	adds	r3, r7, #4
 80010b8:	4619      	mov	r1, r3
 80010ba:	4824      	ldr	r0, [pc, #144]	@ (800114c <MX_ADC1_Init+0xf0>)
 80010bc:	f003 ffda 	bl	8005074 <HAL_ADC_ConfigChannel>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80010c6:	f000 fab1 	bl	800162c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80010ca:	230c      	movs	r3, #12
 80010cc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80010ce:	2302      	movs	r3, #2
 80010d0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010d2:	1d3b      	adds	r3, r7, #4
 80010d4:	4619      	mov	r1, r3
 80010d6:	481d      	ldr	r0, [pc, #116]	@ (800114c <MX_ADC1_Init+0xf0>)
 80010d8:	f003 ffcc 	bl	8005074 <HAL_ADC_ConfigChannel>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80010e2:	f000 faa3 	bl	800162c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80010e6:	230d      	movs	r3, #13
 80010e8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80010ea:	2303      	movs	r3, #3
 80010ec:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010ee:	1d3b      	adds	r3, r7, #4
 80010f0:	4619      	mov	r1, r3
 80010f2:	4816      	ldr	r0, [pc, #88]	@ (800114c <MX_ADC1_Init+0xf0>)
 80010f4:	f003 ffbe 	bl	8005074 <HAL_ADC_ConfigChannel>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80010fe:	f000 fa95 	bl	800162c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001102:	2310      	movs	r3, #16
 8001104:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001106:	2304      	movs	r3, #4
 8001108:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 800110a:	2306      	movs	r3, #6
 800110c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800110e:	1d3b      	adds	r3, r7, #4
 8001110:	4619      	mov	r1, r3
 8001112:	480e      	ldr	r0, [pc, #56]	@ (800114c <MX_ADC1_Init+0xf0>)
 8001114:	f003 ffae 	bl	8005074 <HAL_ADC_ConfigChannel>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 800111e:	f000 fa85 	bl	800162c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001122:	2311      	movs	r3, #17
 8001124:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001126:	2305      	movs	r3, #5
 8001128:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800112a:	2307      	movs	r3, #7
 800112c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800112e:	1d3b      	adds	r3, r7, #4
 8001130:	4619      	mov	r1, r3
 8001132:	4806      	ldr	r0, [pc, #24]	@ (800114c <MX_ADC1_Init+0xf0>)
 8001134:	f003 ff9e 	bl	8005074 <HAL_ADC_ConfigChannel>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 800113e:	f000 fa75 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001142:	bf00      	nop
 8001144:	3710      	adds	r7, #16
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	200001b4 	.word	0x200001b4
 8001150:	40012400 	.word	0x40012400

08001154 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b088      	sub	sp, #32
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115c:	f107 0310 	add.w	r3, r7, #16
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	605a      	str	r2, [r3, #4]
 8001166:	609a      	str	r2, [r3, #8]
 8001168:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a29      	ldr	r2, [pc, #164]	@ (8001214 <HAL_ADC_MspInit+0xc0>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d14a      	bne.n	800120a <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001174:	4b28      	ldr	r3, [pc, #160]	@ (8001218 <HAL_ADC_MspInit+0xc4>)
 8001176:	699b      	ldr	r3, [r3, #24]
 8001178:	4a27      	ldr	r2, [pc, #156]	@ (8001218 <HAL_ADC_MspInit+0xc4>)
 800117a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800117e:	6193      	str	r3, [r2, #24]
 8001180:	4b25      	ldr	r3, [pc, #148]	@ (8001218 <HAL_ADC_MspInit+0xc4>)
 8001182:	699b      	ldr	r3, [r3, #24]
 8001184:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001188:	60fb      	str	r3, [r7, #12]
 800118a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800118c:	4b22      	ldr	r3, [pc, #136]	@ (8001218 <HAL_ADC_MspInit+0xc4>)
 800118e:	699b      	ldr	r3, [r3, #24]
 8001190:	4a21      	ldr	r2, [pc, #132]	@ (8001218 <HAL_ADC_MspInit+0xc4>)
 8001192:	f043 0310 	orr.w	r3, r3, #16
 8001196:	6193      	str	r3, [r2, #24]
 8001198:	4b1f      	ldr	r3, [pc, #124]	@ (8001218 <HAL_ADC_MspInit+0xc4>)
 800119a:	699b      	ldr	r3, [r3, #24]
 800119c:	f003 0310 	and.w	r3, r3, #16
 80011a0:	60bb      	str	r3, [r7, #8]
 80011a2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = Temp_Sample_Pin|Current_Front_Pin|Current_After_Pin;
 80011a4:	230e      	movs	r3, #14
 80011a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011a8:	2303      	movs	r3, #3
 80011aa:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011ac:	f107 0310 	add.w	r3, r7, #16
 80011b0:	4619      	mov	r1, r3
 80011b2:	481a      	ldr	r0, [pc, #104]	@ (800121c <HAL_ADC_MspInit+0xc8>)
 80011b4:	f005 fb02 	bl	80067bc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80011b8:	4b19      	ldr	r3, [pc, #100]	@ (8001220 <HAL_ADC_MspInit+0xcc>)
 80011ba:	4a1a      	ldr	r2, [pc, #104]	@ (8001224 <HAL_ADC_MspInit+0xd0>)
 80011bc:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011be:	4b18      	ldr	r3, [pc, #96]	@ (8001220 <HAL_ADC_MspInit+0xcc>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80011c4:	4b16      	ldr	r3, [pc, #88]	@ (8001220 <HAL_ADC_MspInit+0xcc>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80011ca:	4b15      	ldr	r3, [pc, #84]	@ (8001220 <HAL_ADC_MspInit+0xcc>)
 80011cc:	2280      	movs	r2, #128	@ 0x80
 80011ce:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80011d0:	4b13      	ldr	r3, [pc, #76]	@ (8001220 <HAL_ADC_MspInit+0xcc>)
 80011d2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011d6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011d8:	4b11      	ldr	r3, [pc, #68]	@ (8001220 <HAL_ADC_MspInit+0xcc>)
 80011da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011de:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80011e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001220 <HAL_ADC_MspInit+0xcc>)
 80011e2:	2220      	movs	r2, #32
 80011e4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80011e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001220 <HAL_ADC_MspInit+0xcc>)
 80011e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80011ec:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80011ee:	480c      	ldr	r0, [pc, #48]	@ (8001220 <HAL_ADC_MspInit+0xcc>)
 80011f0:	f004 faf6 	bl	80057e0 <HAL_DMA_Init>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 80011fa:	f000 fa17 	bl	800162c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4a07      	ldr	r2, [pc, #28]	@ (8001220 <HAL_ADC_MspInit+0xcc>)
 8001202:	621a      	str	r2, [r3, #32]
 8001204:	4a06      	ldr	r2, [pc, #24]	@ (8001220 <HAL_ADC_MspInit+0xcc>)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800120a:	bf00      	nop
 800120c:	3720      	adds	r7, #32
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40012400 	.word	0x40012400
 8001218:	40021000 	.word	0x40021000
 800121c:	40011000 	.word	0x40011000
 8001220:	200001e4 	.word	0x200001e4
 8001224:	40020008 	.word	0x40020008

08001228 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800122e:	4b14      	ldr	r3, [pc, #80]	@ (8001280 <MX_DMA_Init+0x58>)
 8001230:	695b      	ldr	r3, [r3, #20]
 8001232:	4a13      	ldr	r2, [pc, #76]	@ (8001280 <MX_DMA_Init+0x58>)
 8001234:	f043 0301 	orr.w	r3, r3, #1
 8001238:	6153      	str	r3, [r2, #20]
 800123a:	4b11      	ldr	r3, [pc, #68]	@ (8001280 <MX_DMA_Init+0x58>)
 800123c:	695b      	ldr	r3, [r3, #20]
 800123e:	f003 0301 	and.w	r3, r3, #1
 8001242:	607b      	str	r3, [r7, #4]
 8001244:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001246:	2200      	movs	r2, #0
 8001248:	2100      	movs	r1, #0
 800124a:	200b      	movs	r0, #11
 800124c:	f004 fa91 	bl	8005772 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001250:	200b      	movs	r0, #11
 8001252:	f004 faaa 	bl	80057aa <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001256:	2200      	movs	r2, #0
 8001258:	2100      	movs	r1, #0
 800125a:	200c      	movs	r0, #12
 800125c:	f004 fa89 	bl	8005772 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001260:	200c      	movs	r0, #12
 8001262:	f004 faa2 	bl	80057aa <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001266:	2200      	movs	r2, #0
 8001268:	2100      	movs	r1, #0
 800126a:	200d      	movs	r0, #13
 800126c:	f004 fa81 	bl	8005772 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001270:	200d      	movs	r0, #13
 8001272:	f004 fa9a 	bl	80057aa <HAL_NVIC_EnableIRQ>

}
 8001276:	bf00      	nop
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	40021000 	.word	0x40021000

08001284 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b08a      	sub	sp, #40	@ 0x28
 8001288:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800128a:	f107 0318 	add.w	r3, r7, #24
 800128e:	2200      	movs	r2, #0
 8001290:	601a      	str	r2, [r3, #0]
 8001292:	605a      	str	r2, [r3, #4]
 8001294:	609a      	str	r2, [r3, #8]
 8001296:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001298:	4b7f      	ldr	r3, [pc, #508]	@ (8001498 <MX_GPIO_Init+0x214>)
 800129a:	699b      	ldr	r3, [r3, #24]
 800129c:	4a7e      	ldr	r2, [pc, #504]	@ (8001498 <MX_GPIO_Init+0x214>)
 800129e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012a2:	6193      	str	r3, [r2, #24]
 80012a4:	4b7c      	ldr	r3, [pc, #496]	@ (8001498 <MX_GPIO_Init+0x214>)
 80012a6:	699b      	ldr	r3, [r3, #24]
 80012a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012ac:	617b      	str	r3, [r7, #20]
 80012ae:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012b0:	4b79      	ldr	r3, [pc, #484]	@ (8001498 <MX_GPIO_Init+0x214>)
 80012b2:	699b      	ldr	r3, [r3, #24]
 80012b4:	4a78      	ldr	r2, [pc, #480]	@ (8001498 <MX_GPIO_Init+0x214>)
 80012b6:	f043 0310 	orr.w	r3, r3, #16
 80012ba:	6193      	str	r3, [r2, #24]
 80012bc:	4b76      	ldr	r3, [pc, #472]	@ (8001498 <MX_GPIO_Init+0x214>)
 80012be:	699b      	ldr	r3, [r3, #24]
 80012c0:	f003 0310 	and.w	r3, r3, #16
 80012c4:	613b      	str	r3, [r7, #16]
 80012c6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c8:	4b73      	ldr	r3, [pc, #460]	@ (8001498 <MX_GPIO_Init+0x214>)
 80012ca:	699b      	ldr	r3, [r3, #24]
 80012cc:	4a72      	ldr	r2, [pc, #456]	@ (8001498 <MX_GPIO_Init+0x214>)
 80012ce:	f043 0304 	orr.w	r3, r3, #4
 80012d2:	6193      	str	r3, [r2, #24]
 80012d4:	4b70      	ldr	r3, [pc, #448]	@ (8001498 <MX_GPIO_Init+0x214>)
 80012d6:	699b      	ldr	r3, [r3, #24]
 80012d8:	f003 0304 	and.w	r3, r3, #4
 80012dc:	60fb      	str	r3, [r7, #12]
 80012de:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012e0:	4b6d      	ldr	r3, [pc, #436]	@ (8001498 <MX_GPIO_Init+0x214>)
 80012e2:	699b      	ldr	r3, [r3, #24]
 80012e4:	4a6c      	ldr	r2, [pc, #432]	@ (8001498 <MX_GPIO_Init+0x214>)
 80012e6:	f043 0308 	orr.w	r3, r3, #8
 80012ea:	6193      	str	r3, [r2, #24]
 80012ec:	4b6a      	ldr	r3, [pc, #424]	@ (8001498 <MX_GPIO_Init+0x214>)
 80012ee:	699b      	ldr	r3, [r3, #24]
 80012f0:	f003 0308 	and.w	r3, r3, #8
 80012f4:	60bb      	str	r3, [r7, #8]
 80012f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012f8:	4b67      	ldr	r3, [pc, #412]	@ (8001498 <MX_GPIO_Init+0x214>)
 80012fa:	699b      	ldr	r3, [r3, #24]
 80012fc:	4a66      	ldr	r2, [pc, #408]	@ (8001498 <MX_GPIO_Init+0x214>)
 80012fe:	f043 0320 	orr.w	r3, r3, #32
 8001302:	6193      	str	r3, [r2, #24]
 8001304:	4b64      	ldr	r3, [pc, #400]	@ (8001498 <MX_GPIO_Init+0x214>)
 8001306:	699b      	ldr	r3, [r3, #24]
 8001308:	f003 0320 	and.w	r3, r3, #32
 800130c:	607b      	str	r3, [r7, #4]
 800130e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AD5160CH1_DATA_Pin|AD5160CH1_CLK_Pin|V36CH1_4_EN_Pin|UltraEn_CH5_Pin
 8001310:	2200      	movs	r2, #0
 8001312:	f648 715e 	movw	r1, #36702	@ 0x8f5e
 8001316:	4861      	ldr	r0, [pc, #388]	@ (800149c <MX_GPIO_Init+0x218>)
 8001318:	f005 fbe4 	bl	8006ae4 <HAL_GPIO_WritePin>
                          |UltraEn_CH1_Pin|UltraEn_CH2_Pin|UltraEn_CH3_Pin|UltraEn_CH4_Pin
                          |AD5160CH2_CS_Pin|AD5160CH1_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MotorEn_CH1_Pin|MotorEn_CH2_Pin|MotorEn_CH3_Pin|MotorEn_CH4_Pin
 800131c:	2200      	movs	r2, #0
 800131e:	f249 71f0 	movw	r1, #38896	@ 0x97f0
 8001322:	485f      	ldr	r0, [pc, #380]	@ (80014a0 <MX_GPIO_Init+0x21c>)
 8001324:	f005 fbde 	bl	8006ae4 <HAL_GPIO_WritePin>
                          |AD9833CH5_SCLK_Pin|AD9833CH5_SDATA_Pin|AD9833CH5_FSYNC_Pin|UltraEn_CH6_Pin
                          |V36CH5_8_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MotorEn_CH5_Pin|MotorEn_CH6_Pin|AD9833CH6_SCLK_Pin|AD9833CH6_SDATA_Pin
 8001328:	2200      	movs	r2, #0
 800132a:	f241 31b0 	movw	r1, #5040	@ 0x13b0
 800132e:	485d      	ldr	r0, [pc, #372]	@ (80014a4 <MX_GPIO_Init+0x220>)
 8001330:	f005 fbd8 	bl	8006ae4 <HAL_GPIO_WritePin>
                          |AD9833CH6_FSYNC_Pin|AD9833CH4_SCLK_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MotorEn_CH7_Pin|MotorEn_CH8_Pin|AD5160CH2_DATA_Pin|AD5160CH2_CLK_Pin
 8001334:	2200      	movs	r2, #0
 8001336:	f247 415b 	movw	r1, #29787	@ 0x745b
 800133a:	485b      	ldr	r0, [pc, #364]	@ (80014a8 <MX_GPIO_Init+0x224>)
 800133c:	f005 fbd2 	bl	8006ae4 <HAL_GPIO_WritePin>
                          |UltraEn_CH8_Pin|UltraEn_CH7_Pin|AD9833CH1_SCLK_Pin|AD9833CH1_SDATA_Pin
                          |AD9833CH1_FSYNC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, AD9833CH8_SCLK_Pin|AD9833CH8_SDATA_Pin|AD9833CH8_FSYNC_Pin|AD9833CH7_SCLK_Pin
 8001340:	2200      	movs	r2, #0
 8001342:	f643 71ff 	movw	r1, #16383	@ 0x3fff
 8001346:	4859      	ldr	r0, [pc, #356]	@ (80014ac <MX_GPIO_Init+0x228>)
 8001348:	f005 fbcc 	bl	8006ae4 <HAL_GPIO_WritePin>
                          |AD9833CH7_SDATA_Pin|AD9833CH7_FSYNC_Pin|AD9833CH4_SDATA_Pin|AD9833CH4_FSYNC_Pin
                          |AD9833CH3_SCLK_Pin|AD9833CH3_SDATA_Pin|AD9833CH3_FSYNC_Pin|AD9833CH2_SCLK_Pin
                          |AD9833CH2_SDATA_Pin|AD9833CH2_FSYNC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : AD5160CH1_DATA_Pin AD5160CH1_CLK_Pin */
  GPIO_InitStruct.Pin = AD5160CH1_DATA_Pin|AD5160CH1_CLK_Pin;
 800134c:	230c      	movs	r3, #12
 800134e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001350:	2311      	movs	r3, #17
 8001352:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001354:	2300      	movs	r3, #0
 8001356:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001358:	2303      	movs	r3, #3
 800135a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800135c:	f107 0318 	add.w	r3, r7, #24
 8001360:	4619      	mov	r1, r3
 8001362:	484e      	ldr	r0, [pc, #312]	@ (800149c <MX_GPIO_Init+0x218>)
 8001364:	f005 fa2a 	bl	80067bc <HAL_GPIO_Init>

  /*Configure GPIO pins : V36CH1_4_EN_Pin UltraEn_CH5_Pin UltraEn_CH1_Pin UltraEn_CH2_Pin
                           UltraEn_CH3_Pin UltraEn_CH4_Pin */
  GPIO_InitStruct.Pin = V36CH1_4_EN_Pin|UltraEn_CH5_Pin|UltraEn_CH1_Pin|UltraEn_CH2_Pin
 8001368:	f44f 6375 	mov.w	r3, #3920	@ 0xf50
 800136c:	61bb      	str	r3, [r7, #24]
                          |UltraEn_CH3_Pin|UltraEn_CH4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800136e:	2301      	movs	r3, #1
 8001370:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001372:	2300      	movs	r3, #0
 8001374:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001376:	2302      	movs	r3, #2
 8001378:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800137a:	f107 0318 	add.w	r3, r7, #24
 800137e:	4619      	mov	r1, r3
 8001380:	4846      	ldr	r0, [pc, #280]	@ (800149c <MX_GPIO_Init+0x218>)
 8001382:	f005 fa1b 	bl	80067bc <HAL_GPIO_Init>

  /*Configure GPIO pins : MotorEn_CH1_Pin MotorEn_CH2_Pin MotorEn_CH3_Pin MotorEn_CH4_Pin
                           UltraEn_CH6_Pin V36CH5_8_EN_Pin */
  GPIO_InitStruct.Pin = MotorEn_CH1_Pin|MotorEn_CH2_Pin|MotorEn_CH3_Pin|MotorEn_CH4_Pin
 8001386:	f249 03f0 	movw	r3, #37104	@ 0x90f0
 800138a:	61bb      	str	r3, [r7, #24]
                          |UltraEn_CH6_Pin|V36CH5_8_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800138c:	2301      	movs	r3, #1
 800138e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001390:	2300      	movs	r3, #0
 8001392:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001394:	2302      	movs	r3, #2
 8001396:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001398:	f107 0318 	add.w	r3, r7, #24
 800139c:	4619      	mov	r1, r3
 800139e:	4840      	ldr	r0, [pc, #256]	@ (80014a0 <MX_GPIO_Init+0x21c>)
 80013a0:	f005 fa0c 	bl	80067bc <HAL_GPIO_Init>

  /*Configure GPIO pins : MotorEn_CH5_Pin MotorEn_CH6_Pin */
  GPIO_InitStruct.Pin = MotorEn_CH5_Pin|MotorEn_CH6_Pin;
 80013a4:	2330      	movs	r3, #48	@ 0x30
 80013a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013a8:	2301      	movs	r3, #1
 80013aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ac:	2300      	movs	r3, #0
 80013ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b0:	2302      	movs	r3, #2
 80013b2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013b4:	f107 0318 	add.w	r3, r7, #24
 80013b8:	4619      	mov	r1, r3
 80013ba:	483a      	ldr	r0, [pc, #232]	@ (80014a4 <MX_GPIO_Init+0x220>)
 80013bc:	f005 f9fe 	bl	80067bc <HAL_GPIO_Init>

  /*Configure GPIO pins : MotorEn_CH7_Pin MotorEn_CH8_Pin UltraEn_CH8_Pin UltraEn_CH7_Pin */
  GPIO_InitStruct.Pin = MotorEn_CH7_Pin|MotorEn_CH8_Pin|UltraEn_CH8_Pin|UltraEn_CH7_Pin;
 80013c0:	f246 0303 	movw	r3, #24579	@ 0x6003
 80013c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013c6:	2301      	movs	r3, #1
 80013c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ca:	2300      	movs	r3, #0
 80013cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ce:	2302      	movs	r3, #2
 80013d0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013d2:	f107 0318 	add.w	r3, r7, #24
 80013d6:	4619      	mov	r1, r3
 80013d8:	4833      	ldr	r0, [pc, #204]	@ (80014a8 <MX_GPIO_Init+0x224>)
 80013da:	f005 f9ef 	bl	80067bc <HAL_GPIO_Init>

  /*Configure GPIO pins : AD5160CH2_CS_Pin AD5160CH1_CS_Pin */
  GPIO_InitStruct.Pin = AD5160CH2_CS_Pin|AD5160CH1_CS_Pin;
 80013de:	f248 0302 	movw	r3, #32770	@ 0x8002
 80013e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e4:	2301      	movs	r3, #1
 80013e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e8:	2300      	movs	r3, #0
 80013ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013ec:	2303      	movs	r3, #3
 80013ee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013f0:	f107 0318 	add.w	r3, r7, #24
 80013f4:	4619      	mov	r1, r3
 80013f6:	4829      	ldr	r0, [pc, #164]	@ (800149c <MX_GPIO_Init+0x218>)
 80013f8:	f005 f9e0 	bl	80067bc <HAL_GPIO_Init>

  /*Configure GPIO pins : AD5160CH2_DATA_Pin AD5160CH2_CLK_Pin */
  GPIO_InitStruct.Pin = AD5160CH2_DATA_Pin|AD5160CH2_CLK_Pin;
 80013fc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001400:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001402:	2311      	movs	r3, #17
 8001404:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001406:	2300      	movs	r3, #0
 8001408:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800140a:	2303      	movs	r3, #3
 800140c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800140e:	f107 0318 	add.w	r3, r7, #24
 8001412:	4619      	mov	r1, r3
 8001414:	4824      	ldr	r0, [pc, #144]	@ (80014a8 <MX_GPIO_Init+0x224>)
 8001416:	f005 f9d1 	bl	80067bc <HAL_GPIO_Init>

  /*Configure GPIO pins : AD9833CH8_SCLK_Pin AD9833CH8_SDATA_Pin AD9833CH8_FSYNC_Pin AD9833CH7_SCLK_Pin
                           AD9833CH7_SDATA_Pin AD9833CH7_FSYNC_Pin AD9833CH4_SDATA_Pin AD9833CH4_FSYNC_Pin
                           AD9833CH3_SCLK_Pin AD9833CH3_SDATA_Pin AD9833CH3_FSYNC_Pin AD9833CH2_SCLK_Pin
                           AD9833CH2_SDATA_Pin AD9833CH2_FSYNC_Pin */
  GPIO_InitStruct.Pin = AD9833CH8_SCLK_Pin|AD9833CH8_SDATA_Pin|AD9833CH8_FSYNC_Pin|AD9833CH7_SCLK_Pin
 800141a:	f643 73ff 	movw	r3, #16383	@ 0x3fff
 800141e:	61bb      	str	r3, [r7, #24]
                          |AD9833CH7_SDATA_Pin|AD9833CH7_FSYNC_Pin|AD9833CH4_SDATA_Pin|AD9833CH4_FSYNC_Pin
                          |AD9833CH3_SCLK_Pin|AD9833CH3_SDATA_Pin|AD9833CH3_FSYNC_Pin|AD9833CH2_SCLK_Pin
                          |AD9833CH2_SDATA_Pin|AD9833CH2_FSYNC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001420:	2301      	movs	r3, #1
 8001422:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001424:	2300      	movs	r3, #0
 8001426:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001428:	2303      	movs	r3, #3
 800142a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800142c:	f107 0318 	add.w	r3, r7, #24
 8001430:	4619      	mov	r1, r3
 8001432:	481e      	ldr	r0, [pc, #120]	@ (80014ac <MX_GPIO_Init+0x228>)
 8001434:	f005 f9c2 	bl	80067bc <HAL_GPIO_Init>

  /*Configure GPIO pins : AD9833CH6_SCLK_Pin AD9833CH6_SDATA_Pin AD9833CH6_FSYNC_Pin AD9833CH4_SCLK_Pin */
  GPIO_InitStruct.Pin = AD9833CH6_SCLK_Pin|AD9833CH6_SDATA_Pin|AD9833CH6_FSYNC_Pin|AD9833CH4_SCLK_Pin;
 8001438:	f44f 539c 	mov.w	r3, #4992	@ 0x1380
 800143c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800143e:	2301      	movs	r3, #1
 8001440:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001442:	2300      	movs	r3, #0
 8001444:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001446:	2303      	movs	r3, #3
 8001448:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800144a:	f107 0318 	add.w	r3, r7, #24
 800144e:	4619      	mov	r1, r3
 8001450:	4814      	ldr	r0, [pc, #80]	@ (80014a4 <MX_GPIO_Init+0x220>)
 8001452:	f005 f9b3 	bl	80067bc <HAL_GPIO_Init>

  /*Configure GPIO pins : AD9833CH5_SCLK_Pin AD9833CH5_SDATA_Pin AD9833CH5_FSYNC_Pin */
  GPIO_InitStruct.Pin = AD9833CH5_SCLK_Pin|AD9833CH5_SDATA_Pin|AD9833CH5_FSYNC_Pin;
 8001456:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800145a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800145c:	2301      	movs	r3, #1
 800145e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001460:	2300      	movs	r3, #0
 8001462:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001464:	2303      	movs	r3, #3
 8001466:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001468:	f107 0318 	add.w	r3, r7, #24
 800146c:	4619      	mov	r1, r3
 800146e:	480c      	ldr	r0, [pc, #48]	@ (80014a0 <MX_GPIO_Init+0x21c>)
 8001470:	f005 f9a4 	bl	80067bc <HAL_GPIO_Init>

  /*Configure GPIO pins : AD9833CH1_SCLK_Pin AD9833CH1_SDATA_Pin AD9833CH1_FSYNC_Pin */
  GPIO_InitStruct.Pin = AD9833CH1_SCLK_Pin|AD9833CH1_SDATA_Pin|AD9833CH1_FSYNC_Pin;
 8001474:	2358      	movs	r3, #88	@ 0x58
 8001476:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001478:	2301      	movs	r3, #1
 800147a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147c:	2300      	movs	r3, #0
 800147e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001480:	2303      	movs	r3, #3
 8001482:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001484:	f107 0318 	add.w	r3, r7, #24
 8001488:	4619      	mov	r1, r3
 800148a:	4807      	ldr	r0, [pc, #28]	@ (80014a8 <MX_GPIO_Init+0x224>)
 800148c:	f005 f996 	bl	80067bc <HAL_GPIO_Init>

}
 8001490:	bf00      	nop
 8001492:	3728      	adds	r7, #40	@ 0x28
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	40021000 	.word	0x40021000
 800149c:	40011800 	.word	0x40011800
 80014a0:	40010800 	.word	0x40010800
 80014a4:	40011000 	.word	0x40011000
 80014a8:	40010c00 	.word	0x40010c00
 80014ac:	40011400 	.word	0x40011400

080014b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014b4:	f003 fb74 	bl	8004ba0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014b8:	f000 f83c 	bl	8001534 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014bc:	f7ff fee2 	bl	8001284 <MX_GPIO_Init>
  MX_DMA_Init();
 80014c0:	f7ff feb2 	bl	8001228 <MX_DMA_Init>
  MX_ADC1_Init();
 80014c4:	f7ff fdca 	bl	800105c <MX_ADC1_Init>
  MX_USART3_UART_Init();
 80014c8:	f001 f87c 	bl	80025c4 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 80014cc:	f000 f94c 	bl	8001768 <MX_TIM1_Init>
  MX_TIM2_Init();
 80014d0:	f000 f9e8 	bl	80018a4 <MX_TIM2_Init>
  MX_TIM3_Init();
 80014d4:	f000 fa5c 	bl	8001990 <MX_TIM3_Init>
  MX_TIM4_Init();
 80014d8:	f000 fad0 	bl	8001a7c <MX_TIM4_Init>
  MX_TIM8_Init();
 80014dc:	f000 fbee 	bl	8001cbc <MX_TIM8_Init>
  MX_TIM9_Init();
 80014e0:	f000 fc8c 	bl	8001dfc <MX_TIM9_Init>
  MX_TIM10_Init();
 80014e4:	f000 fcec 	bl	8001ec0 <MX_TIM10_Init>
  MX_TIM11_Init();
 80014e8:	f000 fd38 	bl	8001f5c <MX_TIM11_Init>
  MX_TIM12_Init();
 80014ec:	f000 fd84 	bl	8001ff8 <MX_TIM12_Init>
  MX_TIM5_Init();
 80014f0:	f000 fb3a 	bl	8001b68 <MX_TIM5_Init>
  MX_TIM6_Init();
 80014f4:	f000 fbae 	bl	8001c54 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  DevSystem_Init();
 80014f8:	f001 f972 	bl	80027e0 <DevSystem_Init>
  HAL_TIM_Base_Start_IT(&htim6);
 80014fc:	480b      	ldr	r0, [pc, #44]	@ (800152c <main+0x7c>)
 80014fe:	f006 f983 	bl	8007808 <HAL_TIM_Base_Start_IT>
  HAL_Delay(10);
 8001502:	200a      	movs	r0, #10
 8001504:	f003 fbae 	bl	8004c64 <HAL_Delay>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(TaskCount > 100)
 8001508:	4b09      	ldr	r3, [pc, #36]	@ (8001530 <main+0x80>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	2b64      	cmp	r3, #100	@ 0x64
 800150e:	d909      	bls.n	8001524 <main+0x74>
	  {
		  DevAD5160Func_Main();
 8001510:	f001 fec6 	bl	80032a0 <DevAD5160Func_Main>
		  DevAD9833Set_Main();
 8001514:	f002 f93c 	bl	8003790 <DevAD9833Set_Main>
		  DevADC1Func_Main();
 8001518:	f002 fa5e 	bl	80039d8 <DevADC1Func_Main>
		  DevFlashWrite_Main();
 800151c:	f002 fd7c 	bl	8004018 <DevFlashWrite_Main>
		  DevPwmFunc_Main();
 8001520:	f002 fe6a 	bl	80041f8 <DevPwmFunc_Main>
	  }
	  AppMainFunc();
 8001524:	f001 f97c 	bl	8002820 <AppMainFunc>
	  if(TaskCount > 100)
 8001528:	e7ee      	b.n	8001508 <main+0x58>
 800152a:	bf00      	nop
 800152c:	20000394 	.word	0x20000394
 8001530:	20000228 	.word	0x20000228

08001534 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b096      	sub	sp, #88	@ 0x58
 8001538:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800153a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800153e:	2228      	movs	r2, #40	@ 0x28
 8001540:	2100      	movs	r1, #0
 8001542:	4618      	mov	r0, r3
 8001544:	f008 fa5c 	bl	8009a00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001548:	f107 031c 	add.w	r3, r7, #28
 800154c:	2200      	movs	r2, #0
 800154e:	601a      	str	r2, [r3, #0]
 8001550:	605a      	str	r2, [r3, #4]
 8001552:	609a      	str	r2, [r3, #8]
 8001554:	60da      	str	r2, [r3, #12]
 8001556:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001558:	1d3b      	adds	r3, r7, #4
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	605a      	str	r2, [r3, #4]
 8001560:	609a      	str	r2, [r3, #8]
 8001562:	60da      	str	r2, [r3, #12]
 8001564:	611a      	str	r2, [r3, #16]
 8001566:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001568:	2301      	movs	r3, #1
 800156a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800156c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001570:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001572:	2300      	movs	r3, #0
 8001574:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001576:	2301      	movs	r3, #1
 8001578:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800157a:	2302      	movs	r3, #2
 800157c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800157e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001582:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001584:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001588:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800158a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800158e:	4618      	mov	r0, r3
 8001590:	f005 fac0 	bl	8006b14 <HAL_RCC_OscConfig>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800159a:	f000 f847 	bl	800162c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800159e:	230f      	movs	r3, #15
 80015a0:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015a2:	2302      	movs	r3, #2
 80015a4:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015a6:	2300      	movs	r3, #0
 80015a8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80015b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015b6:	f107 031c 	add.w	r3, r7, #28
 80015ba:	2102      	movs	r1, #2
 80015bc:	4618      	mov	r0, r3
 80015be:	f005 fd2b 	bl	8007018 <HAL_RCC_ClockConfig>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80015c8:	f000 f830 	bl	800162c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80015cc:	2302      	movs	r3, #2
 80015ce:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 80015d0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80015d4:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015d6:	1d3b      	adds	r3, r7, #4
 80015d8:	4618      	mov	r0, r3
 80015da:	f005 feab 	bl	8007334 <HAL_RCCEx_PeriphCLKConfig>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80015e4:	f000 f822 	bl	800162c <Error_Handler>
  }
}
 80015e8:	bf00      	nop
 80015ea:	3758      	adds	r7, #88	@ 0x58
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}

080015f0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]

  /* USER CODE END Callback 0 */

  /* USER CODE BEGIN Callback 1 */
	//100us
	if(htim->Instance == TIM6)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a08      	ldr	r2, [pc, #32]	@ (8001620 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d109      	bne.n	8001616 <HAL_TIM_PeriodElapsedCallback+0x26>
	{
		UltraWorkTime++;
 8001602:	4b08      	ldr	r3, [pc, #32]	@ (8001624 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	3301      	adds	r3, #1
 8001608:	4a06      	ldr	r2, [pc, #24]	@ (8001624 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800160a:	6013      	str	r3, [r2, #0]
		TaskCount++;
 800160c:	4b06      	ldr	r3, [pc, #24]	@ (8001628 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	3301      	adds	r3, #1
 8001612:	4a05      	ldr	r2, [pc, #20]	@ (8001628 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001614:	6013      	str	r3, [r2, #0]
	}
  /* USER CODE END Callback 1 */
}
 8001616:	bf00      	nop
 8001618:	370c      	adds	r7, #12
 800161a:	46bd      	mov	sp, r7
 800161c:	bc80      	pop	{r7}
 800161e:	4770      	bx	lr
 8001620:	40001000 	.word	0x40001000
 8001624:	20000618 	.word	0x20000618
 8001628:	20000228 	.word	0x20000228

0800162c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001630:	b672      	cpsid	i
}
 8001632:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001634:	bf00      	nop
 8001636:	e7fd      	b.n	8001634 <Error_Handler+0x8>

08001638 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001638:	b480      	push	{r7}
 800163a:	b085      	sub	sp, #20
 800163c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800163e:	4b15      	ldr	r3, [pc, #84]	@ (8001694 <HAL_MspInit+0x5c>)
 8001640:	699b      	ldr	r3, [r3, #24]
 8001642:	4a14      	ldr	r2, [pc, #80]	@ (8001694 <HAL_MspInit+0x5c>)
 8001644:	f043 0301 	orr.w	r3, r3, #1
 8001648:	6193      	str	r3, [r2, #24]
 800164a:	4b12      	ldr	r3, [pc, #72]	@ (8001694 <HAL_MspInit+0x5c>)
 800164c:	699b      	ldr	r3, [r3, #24]
 800164e:	f003 0301 	and.w	r3, r3, #1
 8001652:	60bb      	str	r3, [r7, #8]
 8001654:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001656:	4b0f      	ldr	r3, [pc, #60]	@ (8001694 <HAL_MspInit+0x5c>)
 8001658:	69db      	ldr	r3, [r3, #28]
 800165a:	4a0e      	ldr	r2, [pc, #56]	@ (8001694 <HAL_MspInit+0x5c>)
 800165c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001660:	61d3      	str	r3, [r2, #28]
 8001662:	4b0c      	ldr	r3, [pc, #48]	@ (8001694 <HAL_MspInit+0x5c>)
 8001664:	69db      	ldr	r3, [r3, #28]
 8001666:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800166a:	607b      	str	r3, [r7, #4]
 800166c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800166e:	4b0a      	ldr	r3, [pc, #40]	@ (8001698 <HAL_MspInit+0x60>)
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	60fb      	str	r3, [r7, #12]
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800167a:	60fb      	str	r3, [r7, #12]
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001682:	60fb      	str	r3, [r7, #12]
 8001684:	4a04      	ldr	r2, [pc, #16]	@ (8001698 <HAL_MspInit+0x60>)
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800168a:	bf00      	nop
 800168c:	3714      	adds	r7, #20
 800168e:	46bd      	mov	sp, r7
 8001690:	bc80      	pop	{r7}
 8001692:	4770      	bx	lr
 8001694:	40021000 	.word	0x40021000
 8001698:	40010000 	.word	0x40010000

0800169c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016a0:	bf00      	nop
 80016a2:	e7fd      	b.n	80016a0 <NMI_Handler+0x4>

080016a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016a8:	bf00      	nop
 80016aa:	e7fd      	b.n	80016a8 <HardFault_Handler+0x4>

080016ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016b0:	bf00      	nop
 80016b2:	e7fd      	b.n	80016b0 <MemManage_Handler+0x4>

080016b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016b8:	bf00      	nop
 80016ba:	e7fd      	b.n	80016b8 <BusFault_Handler+0x4>

080016bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016c0:	bf00      	nop
 80016c2:	e7fd      	b.n	80016c0 <UsageFault_Handler+0x4>

080016c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016c8:	bf00      	nop
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bc80      	pop	{r7}
 80016ce:	4770      	bx	lr

080016d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016d4:	bf00      	nop
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bc80      	pop	{r7}
 80016da:	4770      	bx	lr

080016dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016e0:	bf00      	nop
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bc80      	pop	{r7}
 80016e6:	4770      	bx	lr

080016e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016ec:	f003 fa9e 	bl	8004c2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016f0:	bf00      	nop
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80016f8:	4802      	ldr	r0, [pc, #8]	@ (8001704 <DMA1_Channel1_IRQHandler+0x10>)
 80016fa:	f004 fa8b 	bl	8005c14 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	200001e4 	.word	0x200001e4

08001708 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800170c:	4802      	ldr	r0, [pc, #8]	@ (8001718 <DMA1_Channel2_IRQHandler+0x10>)
 800170e:	f004 fa81 	bl	8005c14 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001712:	bf00      	nop
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	200005d0 	.word	0x200005d0

0800171c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001720:	4802      	ldr	r0, [pc, #8]	@ (800172c <DMA1_Channel3_IRQHandler+0x10>)
 8001722:	f004 fa77 	bl	8005c14 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001726:	bf00      	nop
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	2000058c 	.word	0x2000058c

08001730 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001734:	4803      	ldr	r0, [pc, #12]	@ (8001744 <USART3_IRQHandler+0x14>)
 8001736:	f007 fa55 	bl	8008be4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */
  HAL_UART_IdleCallback(&huart3);
 800173a:	4802      	ldr	r0, [pc, #8]	@ (8001744 <USART3_IRQHandler+0x14>)
 800173c:	f003 f91c 	bl	8004978 <HAL_UART_IdleCallback>
  /* USER CODE END USART3_IRQn 1 */
}
 8001740:	bf00      	nop
 8001742:	bd80      	pop	{r7, pc}
 8001744:	20000544 	.word	0x20000544

08001748 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800174c:	4802      	ldr	r0, [pc, #8]	@ (8001758 <TIM6_IRQHandler+0x10>)
 800174e:	f006 fa59 	bl	8007c04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8001752:	bf00      	nop
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	20000394 	.word	0x20000394

0800175c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001760:	bf00      	nop
 8001762:	46bd      	mov	sp, r7
 8001764:	bc80      	pop	{r7}
 8001766:	4770      	bx	lr

08001768 <MX_TIM1_Init>:
TIM_HandleTypeDef htim11;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b096      	sub	sp, #88	@ 0x58
 800176c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800176e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001772:	2200      	movs	r2, #0
 8001774:	601a      	str	r2, [r3, #0]
 8001776:	605a      	str	r2, [r3, #4]
 8001778:	609a      	str	r2, [r3, #8]
 800177a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800177c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001780:	2200      	movs	r2, #0
 8001782:	601a      	str	r2, [r3, #0]
 8001784:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001786:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800178a:	2200      	movs	r2, #0
 800178c:	601a      	str	r2, [r3, #0]
 800178e:	605a      	str	r2, [r3, #4]
 8001790:	609a      	str	r2, [r3, #8]
 8001792:	60da      	str	r2, [r3, #12]
 8001794:	611a      	str	r2, [r3, #16]
 8001796:	615a      	str	r2, [r3, #20]
 8001798:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800179a:	1d3b      	adds	r3, r7, #4
 800179c:	2220      	movs	r2, #32
 800179e:	2100      	movs	r1, #0
 80017a0:	4618      	mov	r0, r3
 80017a2:	f008 f92d 	bl	8009a00 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80017a6:	4b3d      	ldr	r3, [pc, #244]	@ (800189c <MX_TIM1_Init+0x134>)
 80017a8:	4a3d      	ldr	r2, [pc, #244]	@ (80018a0 <MX_TIM1_Init+0x138>)
 80017aa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 80017ac:	4b3b      	ldr	r3, [pc, #236]	@ (800189c <MX_TIM1_Init+0x134>)
 80017ae:	2247      	movs	r2, #71	@ 0x47
 80017b0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017b2:	4b3a      	ldr	r3, [pc, #232]	@ (800189c <MX_TIM1_Init+0x134>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000;
 80017b8:	4b38      	ldr	r3, [pc, #224]	@ (800189c <MX_TIM1_Init+0x134>)
 80017ba:	f242 7210 	movw	r2, #10000	@ 0x2710
 80017be:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017c0:	4b36      	ldr	r3, [pc, #216]	@ (800189c <MX_TIM1_Init+0x134>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80017c6:	4b35      	ldr	r3, [pc, #212]	@ (800189c <MX_TIM1_Init+0x134>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017cc:	4b33      	ldr	r3, [pc, #204]	@ (800189c <MX_TIM1_Init+0x134>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80017d2:	4832      	ldr	r0, [pc, #200]	@ (800189c <MX_TIM1_Init+0x134>)
 80017d4:	f005 ff3c 	bl	8007650 <HAL_TIM_Base_Init>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80017de:	f7ff ff25 	bl	800162c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017e6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80017e8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80017ec:	4619      	mov	r1, r3
 80017ee:	482b      	ldr	r0, [pc, #172]	@ (800189c <MX_TIM1_Init+0x134>)
 80017f0:	f006 fbba 	bl	8007f68 <HAL_TIM_ConfigClockSource>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80017fa:	f7ff ff17 	bl	800162c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80017fe:	4827      	ldr	r0, [pc, #156]	@ (800189c <MX_TIM1_Init+0x134>)
 8001800:	f006 f870 	bl	80078e4 <HAL_TIM_PWM_Init>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800180a:	f7ff ff0f 	bl	800162c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800180e:	2300      	movs	r3, #0
 8001810:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001812:	2300      	movs	r3, #0
 8001814:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001816:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800181a:	4619      	mov	r1, r3
 800181c:	481f      	ldr	r0, [pc, #124]	@ (800189c <MX_TIM1_Init+0x134>)
 800181e:	f006 ff9f 	bl	8008760 <HAL_TIMEx_MasterConfigSynchronization>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001828:	f7ff ff00 	bl	800162c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800182c:	2360      	movs	r3, #96	@ 0x60
 800182e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001830:	2300      	movs	r3, #0
 8001832:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001834:	2300      	movs	r3, #0
 8001836:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001838:	2300      	movs	r3, #0
 800183a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800183c:	2300      	movs	r3, #0
 800183e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001840:	2300      	movs	r3, #0
 8001842:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001844:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001848:	220c      	movs	r2, #12
 800184a:	4619      	mov	r1, r3
 800184c:	4813      	ldr	r0, [pc, #76]	@ (800189c <MX_TIM1_Init+0x134>)
 800184e:	f006 fac9 	bl	8007de4 <HAL_TIM_PWM_ConfigChannel>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001858:	f7ff fee8 	bl	800162c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800185c:	2300      	movs	r3, #0
 800185e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001860:	2300      	movs	r3, #0
 8001862:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001864:	2300      	movs	r3, #0
 8001866:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001868:	2300      	movs	r3, #0
 800186a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800186c:	2300      	movs	r3, #0
 800186e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001870:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001874:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001876:	2300      	movs	r3, #0
 8001878:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800187a:	1d3b      	adds	r3, r7, #4
 800187c:	4619      	mov	r1, r3
 800187e:	4807      	ldr	r0, [pc, #28]	@ (800189c <MX_TIM1_Init+0x134>)
 8001880:	f006 ffe8 	bl	8008854 <HAL_TIMEx_ConfigBreakDeadTime>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d001      	beq.n	800188e <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 800188a:	f7ff fecf 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800188e:	4803      	ldr	r0, [pc, #12]	@ (800189c <MX_TIM1_Init+0x134>)
 8001890:	f000 fd00 	bl	8002294 <HAL_TIM_MspPostInit>

}
 8001894:	bf00      	nop
 8001896:	3758      	adds	r7, #88	@ 0x58
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	2000022c 	.word	0x2000022c
 80018a0:	40012c00 	.word	0x40012c00

080018a4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b08e      	sub	sp, #56	@ 0x38
 80018a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018aa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80018ae:	2200      	movs	r2, #0
 80018b0:	601a      	str	r2, [r3, #0]
 80018b2:	605a      	str	r2, [r3, #4]
 80018b4:	609a      	str	r2, [r3, #8]
 80018b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018b8:	f107 0320 	add.w	r3, r7, #32
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018c2:	1d3b      	adds	r3, r7, #4
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	605a      	str	r2, [r3, #4]
 80018ca:	609a      	str	r2, [r3, #8]
 80018cc:	60da      	str	r2, [r3, #12]
 80018ce:	611a      	str	r2, [r3, #16]
 80018d0:	615a      	str	r2, [r3, #20]
 80018d2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018d4:	4b2d      	ldr	r3, [pc, #180]	@ (800198c <MX_TIM2_Init+0xe8>)
 80018d6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018da:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 80018dc:	4b2b      	ldr	r3, [pc, #172]	@ (800198c <MX_TIM2_Init+0xe8>)
 80018de:	2247      	movs	r2, #71	@ 0x47
 80018e0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018e2:	4b2a      	ldr	r3, [pc, #168]	@ (800198c <MX_TIM2_Init+0xe8>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 80018e8:	4b28      	ldr	r3, [pc, #160]	@ (800198c <MX_TIM2_Init+0xe8>)
 80018ea:	f242 7210 	movw	r2, #10000	@ 0x2710
 80018ee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018f0:	4b26      	ldr	r3, [pc, #152]	@ (800198c <MX_TIM2_Init+0xe8>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018f6:	4b25      	ldr	r3, [pc, #148]	@ (800198c <MX_TIM2_Init+0xe8>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80018fc:	4823      	ldr	r0, [pc, #140]	@ (800198c <MX_TIM2_Init+0xe8>)
 80018fe:	f005 fea7 	bl	8007650 <HAL_TIM_Base_Init>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001908:	f7ff fe90 	bl	800162c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800190c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001910:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001912:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001916:	4619      	mov	r1, r3
 8001918:	481c      	ldr	r0, [pc, #112]	@ (800198c <MX_TIM2_Init+0xe8>)
 800191a:	f006 fb25 	bl	8007f68 <HAL_TIM_ConfigClockSource>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001924:	f7ff fe82 	bl	800162c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001928:	4818      	ldr	r0, [pc, #96]	@ (800198c <MX_TIM2_Init+0xe8>)
 800192a:	f005 ffdb 	bl	80078e4 <HAL_TIM_PWM_Init>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001934:	f7ff fe7a 	bl	800162c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001938:	2300      	movs	r3, #0
 800193a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800193c:	2300      	movs	r3, #0
 800193e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001940:	f107 0320 	add.w	r3, r7, #32
 8001944:	4619      	mov	r1, r3
 8001946:	4811      	ldr	r0, [pc, #68]	@ (800198c <MX_TIM2_Init+0xe8>)
 8001948:	f006 ff0a 	bl	8008760 <HAL_TIMEx_MasterConfigSynchronization>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001952:	f7ff fe6b 	bl	800162c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001956:	2360      	movs	r3, #96	@ 0x60
 8001958:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800195a:	2300      	movs	r3, #0
 800195c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800195e:	2300      	movs	r3, #0
 8001960:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001962:	2300      	movs	r3, #0
 8001964:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001966:	1d3b      	adds	r3, r7, #4
 8001968:	220c      	movs	r2, #12
 800196a:	4619      	mov	r1, r3
 800196c:	4807      	ldr	r0, [pc, #28]	@ (800198c <MX_TIM2_Init+0xe8>)
 800196e:	f006 fa39 	bl	8007de4 <HAL_TIM_PWM_ConfigChannel>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001978:	f7ff fe58 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800197c:	4803      	ldr	r0, [pc, #12]	@ (800198c <MX_TIM2_Init+0xe8>)
 800197e:	f000 fc89 	bl	8002294 <HAL_TIM_MspPostInit>

}
 8001982:	bf00      	nop
 8001984:	3738      	adds	r7, #56	@ 0x38
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	20000274 	.word	0x20000274

08001990 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b08e      	sub	sp, #56	@ 0x38
 8001994:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001996:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800199a:	2200      	movs	r2, #0
 800199c:	601a      	str	r2, [r3, #0]
 800199e:	605a      	str	r2, [r3, #4]
 80019a0:	609a      	str	r2, [r3, #8]
 80019a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019a4:	f107 0320 	add.w	r3, r7, #32
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]
 80019ac:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019ae:	1d3b      	adds	r3, r7, #4
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	605a      	str	r2, [r3, #4]
 80019b6:	609a      	str	r2, [r3, #8]
 80019b8:	60da      	str	r2, [r3, #12]
 80019ba:	611a      	str	r2, [r3, #16]
 80019bc:	615a      	str	r2, [r3, #20]
 80019be:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80019c0:	4b2c      	ldr	r3, [pc, #176]	@ (8001a74 <MX_TIM3_Init+0xe4>)
 80019c2:	4a2d      	ldr	r2, [pc, #180]	@ (8001a78 <MX_TIM3_Init+0xe8>)
 80019c4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 80019c6:	4b2b      	ldr	r3, [pc, #172]	@ (8001a74 <MX_TIM3_Init+0xe4>)
 80019c8:	2247      	movs	r2, #71	@ 0x47
 80019ca:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019cc:	4b29      	ldr	r3, [pc, #164]	@ (8001a74 <MX_TIM3_Init+0xe4>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 80019d2:	4b28      	ldr	r3, [pc, #160]	@ (8001a74 <MX_TIM3_Init+0xe4>)
 80019d4:	f242 7210 	movw	r2, #10000	@ 0x2710
 80019d8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019da:	4b26      	ldr	r3, [pc, #152]	@ (8001a74 <MX_TIM3_Init+0xe4>)
 80019dc:	2200      	movs	r2, #0
 80019de:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019e0:	4b24      	ldr	r3, [pc, #144]	@ (8001a74 <MX_TIM3_Init+0xe4>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80019e6:	4823      	ldr	r0, [pc, #140]	@ (8001a74 <MX_TIM3_Init+0xe4>)
 80019e8:	f005 fe32 	bl	8007650 <HAL_TIM_Base_Init>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80019f2:	f7ff fe1b 	bl	800162c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80019fc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a00:	4619      	mov	r1, r3
 8001a02:	481c      	ldr	r0, [pc, #112]	@ (8001a74 <MX_TIM3_Init+0xe4>)
 8001a04:	f006 fab0 	bl	8007f68 <HAL_TIM_ConfigClockSource>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001a0e:	f7ff fe0d 	bl	800162c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001a12:	4818      	ldr	r0, [pc, #96]	@ (8001a74 <MX_TIM3_Init+0xe4>)
 8001a14:	f005 ff66 	bl	80078e4 <HAL_TIM_PWM_Init>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001a1e:	f7ff fe05 	bl	800162c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a22:	2300      	movs	r3, #0
 8001a24:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a26:	2300      	movs	r3, #0
 8001a28:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a2a:	f107 0320 	add.w	r3, r7, #32
 8001a2e:	4619      	mov	r1, r3
 8001a30:	4810      	ldr	r0, [pc, #64]	@ (8001a74 <MX_TIM3_Init+0xe4>)
 8001a32:	f006 fe95 	bl	8008760 <HAL_TIMEx_MasterConfigSynchronization>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001a3c:	f7ff fdf6 	bl	800162c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a40:	2360      	movs	r3, #96	@ 0x60
 8001a42:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a44:	2300      	movs	r3, #0
 8001a46:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a50:	1d3b      	adds	r3, r7, #4
 8001a52:	2204      	movs	r2, #4
 8001a54:	4619      	mov	r1, r3
 8001a56:	4807      	ldr	r0, [pc, #28]	@ (8001a74 <MX_TIM3_Init+0xe4>)
 8001a58:	f006 f9c4 	bl	8007de4 <HAL_TIM_PWM_ConfigChannel>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001a62:	f7ff fde3 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001a66:	4803      	ldr	r0, [pc, #12]	@ (8001a74 <MX_TIM3_Init+0xe4>)
 8001a68:	f000 fc14 	bl	8002294 <HAL_TIM_MspPostInit>

}
 8001a6c:	bf00      	nop
 8001a6e:	3738      	adds	r7, #56	@ 0x38
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	200002bc 	.word	0x200002bc
 8001a78:	40000400 	.word	0x40000400

08001a7c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b08e      	sub	sp, #56	@ 0x38
 8001a80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a82:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a86:	2200      	movs	r2, #0
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	605a      	str	r2, [r3, #4]
 8001a8c:	609a      	str	r2, [r3, #8]
 8001a8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a90:	f107 0320 	add.w	r3, r7, #32
 8001a94:	2200      	movs	r2, #0
 8001a96:	601a      	str	r2, [r3, #0]
 8001a98:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a9a:	1d3b      	adds	r3, r7, #4
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	605a      	str	r2, [r3, #4]
 8001aa2:	609a      	str	r2, [r3, #8]
 8001aa4:	60da      	str	r2, [r3, #12]
 8001aa6:	611a      	str	r2, [r3, #16]
 8001aa8:	615a      	str	r2, [r3, #20]
 8001aaa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001aac:	4b2c      	ldr	r3, [pc, #176]	@ (8001b60 <MX_TIM4_Init+0xe4>)
 8001aae:	4a2d      	ldr	r2, [pc, #180]	@ (8001b64 <MX_TIM4_Init+0xe8>)
 8001ab0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 8001ab2:	4b2b      	ldr	r3, [pc, #172]	@ (8001b60 <MX_TIM4_Init+0xe4>)
 8001ab4:	2247      	movs	r2, #71	@ 0x47
 8001ab6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ab8:	4b29      	ldr	r3, [pc, #164]	@ (8001b60 <MX_TIM4_Init+0xe4>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000;
 8001abe:	4b28      	ldr	r3, [pc, #160]	@ (8001b60 <MX_TIM4_Init+0xe4>)
 8001ac0:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001ac4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ac6:	4b26      	ldr	r3, [pc, #152]	@ (8001b60 <MX_TIM4_Init+0xe4>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001acc:	4b24      	ldr	r3, [pc, #144]	@ (8001b60 <MX_TIM4_Init+0xe4>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001ad2:	4823      	ldr	r0, [pc, #140]	@ (8001b60 <MX_TIM4_Init+0xe4>)
 8001ad4:	f005 fdbc 	bl	8007650 <HAL_TIM_Base_Init>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001ade:	f7ff fda5 	bl	800162c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ae2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ae6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001ae8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001aec:	4619      	mov	r1, r3
 8001aee:	481c      	ldr	r0, [pc, #112]	@ (8001b60 <MX_TIM4_Init+0xe4>)
 8001af0:	f006 fa3a 	bl	8007f68 <HAL_TIM_ConfigClockSource>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d001      	beq.n	8001afe <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001afa:	f7ff fd97 	bl	800162c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001afe:	4818      	ldr	r0, [pc, #96]	@ (8001b60 <MX_TIM4_Init+0xe4>)
 8001b00:	f005 fef0 	bl	80078e4 <HAL_TIM_PWM_Init>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001b0a:	f7ff fd8f 	bl	800162c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b12:	2300      	movs	r3, #0
 8001b14:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001b16:	f107 0320 	add.w	r3, r7, #32
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4810      	ldr	r0, [pc, #64]	@ (8001b60 <MX_TIM4_Init+0xe4>)
 8001b1e:	f006 fe1f 	bl	8008760 <HAL_TIMEx_MasterConfigSynchronization>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001b28:	f7ff fd80 	bl	800162c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b2c:	2360      	movs	r3, #96	@ 0x60
 8001b2e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b30:	2300      	movs	r3, #0
 8001b32:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b34:	2300      	movs	r3, #0
 8001b36:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b3c:	1d3b      	adds	r3, r7, #4
 8001b3e:	2204      	movs	r2, #4
 8001b40:	4619      	mov	r1, r3
 8001b42:	4807      	ldr	r0, [pc, #28]	@ (8001b60 <MX_TIM4_Init+0xe4>)
 8001b44:	f006 f94e 	bl	8007de4 <HAL_TIM_PWM_ConfigChannel>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001b4e:	f7ff fd6d 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001b52:	4803      	ldr	r0, [pc, #12]	@ (8001b60 <MX_TIM4_Init+0xe4>)
 8001b54:	f000 fb9e 	bl	8002294 <HAL_TIM_MspPostInit>

}
 8001b58:	bf00      	nop
 8001b5a:	3738      	adds	r7, #56	@ 0x38
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	20000304 	.word	0x20000304
 8001b64:	40000800 	.word	0x40000800

08001b68 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b08e      	sub	sp, #56	@ 0x38
 8001b6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b6e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b72:	2200      	movs	r2, #0
 8001b74:	601a      	str	r2, [r3, #0]
 8001b76:	605a      	str	r2, [r3, #4]
 8001b78:	609a      	str	r2, [r3, #8]
 8001b7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b7c:	f107 0320 	add.w	r3, r7, #32
 8001b80:	2200      	movs	r2, #0
 8001b82:	601a      	str	r2, [r3, #0]
 8001b84:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b86:	1d3b      	adds	r3, r7, #4
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]
 8001b8c:	605a      	str	r2, [r3, #4]
 8001b8e:	609a      	str	r2, [r3, #8]
 8001b90:	60da      	str	r2, [r3, #12]
 8001b92:	611a      	str	r2, [r3, #16]
 8001b94:	615a      	str	r2, [r3, #20]
 8001b96:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001b98:	4b2c      	ldr	r3, [pc, #176]	@ (8001c4c <MX_TIM5_Init+0xe4>)
 8001b9a:	4a2d      	ldr	r2, [pc, #180]	@ (8001c50 <MX_TIM5_Init+0xe8>)
 8001b9c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 72-1;
 8001b9e:	4b2b      	ldr	r3, [pc, #172]	@ (8001c4c <MX_TIM5_Init+0xe4>)
 8001ba0:	2247      	movs	r2, #71	@ 0x47
 8001ba2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ba4:	4b29      	ldr	r3, [pc, #164]	@ (8001c4c <MX_TIM5_Init+0xe4>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000;
 8001baa:	4b28      	ldr	r3, [pc, #160]	@ (8001c4c <MX_TIM5_Init+0xe4>)
 8001bac:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001bb0:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bb2:	4b26      	ldr	r3, [pc, #152]	@ (8001c4c <MX_TIM5_Init+0xe4>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bb8:	4b24      	ldr	r3, [pc, #144]	@ (8001c4c <MX_TIM5_Init+0xe4>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001bbe:	4823      	ldr	r0, [pc, #140]	@ (8001c4c <MX_TIM5_Init+0xe4>)
 8001bc0:	f005 fd46 	bl	8007650 <HAL_TIM_Base_Init>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8001bca:	f7ff fd2f 	bl	800162c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001bd4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001bd8:	4619      	mov	r1, r3
 8001bda:	481c      	ldr	r0, [pc, #112]	@ (8001c4c <MX_TIM5_Init+0xe4>)
 8001bdc:	f006 f9c4 	bl	8007f68 <HAL_TIM_ConfigClockSource>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8001be6:	f7ff fd21 	bl	800162c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001bea:	4818      	ldr	r0, [pc, #96]	@ (8001c4c <MX_TIM5_Init+0xe4>)
 8001bec:	f005 fe7a 	bl	80078e4 <HAL_TIM_PWM_Init>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8001bf6:	f7ff fd19 	bl	800162c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001c02:	f107 0320 	add.w	r3, r7, #32
 8001c06:	4619      	mov	r1, r3
 8001c08:	4810      	ldr	r0, [pc, #64]	@ (8001c4c <MX_TIM5_Init+0xe4>)
 8001c0a:	f006 fda9 	bl	8008760 <HAL_TIMEx_MasterConfigSynchronization>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d001      	beq.n	8001c18 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8001c14:	f7ff fd0a 	bl	800162c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c18:	2360      	movs	r3, #96	@ 0x60
 8001c1a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c20:	2300      	movs	r3, #0
 8001c22:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c24:	2300      	movs	r3, #0
 8001c26:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001c28:	1d3b      	adds	r3, r7, #4
 8001c2a:	2208      	movs	r2, #8
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	4807      	ldr	r0, [pc, #28]	@ (8001c4c <MX_TIM5_Init+0xe4>)
 8001c30:	f006 f8d8 	bl	8007de4 <HAL_TIM_PWM_ConfigChannel>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8001c3a:	f7ff fcf7 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001c3e:	4803      	ldr	r0, [pc, #12]	@ (8001c4c <MX_TIM5_Init+0xe4>)
 8001c40:	f000 fb28 	bl	8002294 <HAL_TIM_MspPostInit>

}
 8001c44:	bf00      	nop
 8001c46:	3738      	adds	r7, #56	@ 0x38
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	2000034c 	.word	0x2000034c
 8001c50:	40000c00 	.word	0x40000c00

08001c54 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c5a:	463b      	mov	r3, r7
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001c62:	4b14      	ldr	r3, [pc, #80]	@ (8001cb4 <MX_TIM6_Init+0x60>)
 8001c64:	4a14      	ldr	r2, [pc, #80]	@ (8001cb8 <MX_TIM6_Init+0x64>)
 8001c66:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 72-1;
 8001c68:	4b12      	ldr	r3, [pc, #72]	@ (8001cb4 <MX_TIM6_Init+0x60>)
 8001c6a:	2247      	movs	r2, #71	@ 0x47
 8001c6c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c6e:	4b11      	ldr	r3, [pc, #68]	@ (8001cb4 <MX_TIM6_Init+0x60>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100-1;
 8001c74:	4b0f      	ldr	r3, [pc, #60]	@ (8001cb4 <MX_TIM6_Init+0x60>)
 8001c76:	2263      	movs	r2, #99	@ 0x63
 8001c78:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001cb4 <MX_TIM6_Init+0x60>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001c80:	480c      	ldr	r0, [pc, #48]	@ (8001cb4 <MX_TIM6_Init+0x60>)
 8001c82:	f005 fce5 	bl	8007650 <HAL_TIM_Base_Init>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
 8001c8c:	f7ff fcce 	bl	800162c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c90:	2300      	movs	r3, #0
 8001c92:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c94:	2300      	movs	r3, #0
 8001c96:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001c98:	463b      	mov	r3, r7
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4805      	ldr	r0, [pc, #20]	@ (8001cb4 <MX_TIM6_Init+0x60>)
 8001c9e:	f006 fd5f 	bl	8008760 <HAL_TIMEx_MasterConfigSynchronization>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <MX_TIM6_Init+0x58>
  {
    Error_Handler();
 8001ca8:	f7ff fcc0 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001cac:	bf00      	nop
 8001cae:	3708      	adds	r7, #8
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	20000394 	.word	0x20000394
 8001cb8:	40001000 	.word	0x40001000

08001cbc <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b096      	sub	sp, #88	@ 0x58
 8001cc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cc2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	601a      	str	r2, [r3, #0]
 8001cca:	605a      	str	r2, [r3, #4]
 8001ccc:	609a      	str	r2, [r3, #8]
 8001cce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cd0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	601a      	str	r2, [r3, #0]
 8001cd8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cde:	2200      	movs	r2, #0
 8001ce0:	601a      	str	r2, [r3, #0]
 8001ce2:	605a      	str	r2, [r3, #4]
 8001ce4:	609a      	str	r2, [r3, #8]
 8001ce6:	60da      	str	r2, [r3, #12]
 8001ce8:	611a      	str	r2, [r3, #16]
 8001cea:	615a      	str	r2, [r3, #20]
 8001cec:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001cee:	1d3b      	adds	r3, r7, #4
 8001cf0:	2220      	movs	r2, #32
 8001cf2:	2100      	movs	r1, #0
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f007 fe83 	bl	8009a00 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001cfa:	4b3e      	ldr	r3, [pc, #248]	@ (8001df4 <MX_TIM8_Init+0x138>)
 8001cfc:	4a3e      	ldr	r2, [pc, #248]	@ (8001df8 <MX_TIM8_Init+0x13c>)
 8001cfe:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 72-1;
 8001d00:	4b3c      	ldr	r3, [pc, #240]	@ (8001df4 <MX_TIM8_Init+0x138>)
 8001d02:	2247      	movs	r2, #71	@ 0x47
 8001d04:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d06:	4b3b      	ldr	r3, [pc, #236]	@ (8001df4 <MX_TIM8_Init+0x138>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 10000;
 8001d0c:	4b39      	ldr	r3, [pc, #228]	@ (8001df4 <MX_TIM8_Init+0x138>)
 8001d0e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001d12:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d14:	4b37      	ldr	r3, [pc, #220]	@ (8001df4 <MX_TIM8_Init+0x138>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001d1a:	4b36      	ldr	r3, [pc, #216]	@ (8001df4 <MX_TIM8_Init+0x138>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d20:	4b34      	ldr	r3, [pc, #208]	@ (8001df4 <MX_TIM8_Init+0x138>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001d26:	4833      	ldr	r0, [pc, #204]	@ (8001df4 <MX_TIM8_Init+0x138>)
 8001d28:	f005 fc92 	bl	8007650 <HAL_TIM_Base_Init>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001d32:	f7ff fc7b 	bl	800162c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d36:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d3a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001d3c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001d40:	4619      	mov	r1, r3
 8001d42:	482c      	ldr	r0, [pc, #176]	@ (8001df4 <MX_TIM8_Init+0x138>)
 8001d44:	f006 f910 	bl	8007f68 <HAL_TIM_ConfigClockSource>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001d4e:	f7ff fc6d 	bl	800162c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001d52:	4828      	ldr	r0, [pc, #160]	@ (8001df4 <MX_TIM8_Init+0x138>)
 8001d54:	f005 fdc6 	bl	80078e4 <HAL_TIM_PWM_Init>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d001      	beq.n	8001d62 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001d5e:	f7ff fc65 	bl	800162c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d62:	2300      	movs	r3, #0
 8001d64:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d66:	2300      	movs	r3, #0
 8001d68:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001d6a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001d6e:	4619      	mov	r1, r3
 8001d70:	4820      	ldr	r0, [pc, #128]	@ (8001df4 <MX_TIM8_Init+0x138>)
 8001d72:	f006 fcf5 	bl	8008760 <HAL_TIMEx_MasterConfigSynchronization>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d001      	beq.n	8001d80 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001d7c:	f7ff fc56 	bl	800162c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d80:	2360      	movs	r3, #96	@ 0x60
 8001d82:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001d84:	2300      	movs	r3, #0
 8001d86:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d90:	2300      	movs	r3, #0
 8001d92:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d94:	2300      	movs	r3, #0
 8001d96:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d9c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001da0:	2200      	movs	r2, #0
 8001da2:	4619      	mov	r1, r3
 8001da4:	4813      	ldr	r0, [pc, #76]	@ (8001df4 <MX_TIM8_Init+0x138>)
 8001da6:	f006 f81d 	bl	8007de4 <HAL_TIM_PWM_ConfigChannel>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001db0:	f7ff fc3c 	bl	800162c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001db4:	2300      	movs	r3, #0
 8001db6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001db8:	2300      	movs	r3, #0
 8001dba:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001dc8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001dcc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001dd2:	1d3b      	adds	r3, r7, #4
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	4807      	ldr	r0, [pc, #28]	@ (8001df4 <MX_TIM8_Init+0x138>)
 8001dd8:	f006 fd3c 	bl	8008854 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d001      	beq.n	8001de6 <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 8001de2:	f7ff fc23 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001de6:	4803      	ldr	r0, [pc, #12]	@ (8001df4 <MX_TIM8_Init+0x138>)
 8001de8:	f000 fa54 	bl	8002294 <HAL_TIM_MspPostInit>

}
 8001dec:	bf00      	nop
 8001dee:	3758      	adds	r7, #88	@ 0x58
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	200003dc 	.word	0x200003dc
 8001df8:	40013400 	.word	0x40013400

08001dfc <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b08c      	sub	sp, #48	@ 0x30
 8001e00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e02:	f107 0320 	add.w	r3, r7, #32
 8001e06:	2200      	movs	r2, #0
 8001e08:	601a      	str	r2, [r3, #0]
 8001e0a:	605a      	str	r2, [r3, #4]
 8001e0c:	609a      	str	r2, [r3, #8]
 8001e0e:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e10:	1d3b      	adds	r3, r7, #4
 8001e12:	2200      	movs	r2, #0
 8001e14:	601a      	str	r2, [r3, #0]
 8001e16:	605a      	str	r2, [r3, #4]
 8001e18:	609a      	str	r2, [r3, #8]
 8001e1a:	60da      	str	r2, [r3, #12]
 8001e1c:	611a      	str	r2, [r3, #16]
 8001e1e:	615a      	str	r2, [r3, #20]
 8001e20:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001e22:	4b25      	ldr	r3, [pc, #148]	@ (8001eb8 <MX_TIM9_Init+0xbc>)
 8001e24:	4a25      	ldr	r2, [pc, #148]	@ (8001ebc <MX_TIM9_Init+0xc0>)
 8001e26:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 72-1;
 8001e28:	4b23      	ldr	r3, [pc, #140]	@ (8001eb8 <MX_TIM9_Init+0xbc>)
 8001e2a:	2247      	movs	r2, #71	@ 0x47
 8001e2c:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e2e:	4b22      	ldr	r3, [pc, #136]	@ (8001eb8 <MX_TIM9_Init+0xbc>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 4255;
 8001e34:	4b20      	ldr	r3, [pc, #128]	@ (8001eb8 <MX_TIM9_Init+0xbc>)
 8001e36:	f241 029f 	movw	r2, #4255	@ 0x109f
 8001e3a:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e3c:	4b1e      	ldr	r3, [pc, #120]	@ (8001eb8 <MX_TIM9_Init+0xbc>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e42:	4b1d      	ldr	r3, [pc, #116]	@ (8001eb8 <MX_TIM9_Init+0xbc>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001e48:	481b      	ldr	r0, [pc, #108]	@ (8001eb8 <MX_TIM9_Init+0xbc>)
 8001e4a:	f005 fc01 	bl	8007650 <HAL_TIM_Base_Init>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8001e54:	f7ff fbea 	bl	800162c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e58:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e5c:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001e5e:	f107 0320 	add.w	r3, r7, #32
 8001e62:	4619      	mov	r1, r3
 8001e64:	4814      	ldr	r0, [pc, #80]	@ (8001eb8 <MX_TIM9_Init+0xbc>)
 8001e66:	f006 f87f 	bl	8007f68 <HAL_TIM_ConfigClockSource>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d001      	beq.n	8001e74 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8001e70:	f7ff fbdc 	bl	800162c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001e74:	4810      	ldr	r0, [pc, #64]	@ (8001eb8 <MX_TIM9_Init+0xbc>)
 8001e76:	f005 fd35 	bl	80078e4 <HAL_TIM_PWM_Init>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8001e80:	f7ff fbd4 	bl	800162c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e84:	2360      	movs	r3, #96	@ 0x60
 8001e86:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e90:	2300      	movs	r3, #0
 8001e92:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e94:	1d3b      	adds	r3, r7, #4
 8001e96:	2204      	movs	r2, #4
 8001e98:	4619      	mov	r1, r3
 8001e9a:	4807      	ldr	r0, [pc, #28]	@ (8001eb8 <MX_TIM9_Init+0xbc>)
 8001e9c:	f005 ffa2 	bl	8007de4 <HAL_TIM_PWM_ConfigChannel>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d001      	beq.n	8001eaa <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8001ea6:	f7ff fbc1 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001eaa:	4803      	ldr	r0, [pc, #12]	@ (8001eb8 <MX_TIM9_Init+0xbc>)
 8001eac:	f000 f9f2 	bl	8002294 <HAL_TIM_MspPostInit>

}
 8001eb0:	bf00      	nop
 8001eb2:	3730      	adds	r7, #48	@ 0x30
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	20000424 	.word	0x20000424
 8001ebc:	40014c00 	.word	0x40014c00

08001ec0 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b088      	sub	sp, #32
 8001ec4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ec6:	1d3b      	adds	r3, r7, #4
 8001ec8:	2200      	movs	r2, #0
 8001eca:	601a      	str	r2, [r3, #0]
 8001ecc:	605a      	str	r2, [r3, #4]
 8001ece:	609a      	str	r2, [r3, #8]
 8001ed0:	60da      	str	r2, [r3, #12]
 8001ed2:	611a      	str	r2, [r3, #16]
 8001ed4:	615a      	str	r2, [r3, #20]
 8001ed6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001ed8:	4b1e      	ldr	r3, [pc, #120]	@ (8001f54 <MX_TIM10_Init+0x94>)
 8001eda:	4a1f      	ldr	r2, [pc, #124]	@ (8001f58 <MX_TIM10_Init+0x98>)
 8001edc:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 72-1;
 8001ede:	4b1d      	ldr	r3, [pc, #116]	@ (8001f54 <MX_TIM10_Init+0x94>)
 8001ee0:	2247      	movs	r2, #71	@ 0x47
 8001ee2:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ee4:	4b1b      	ldr	r3, [pc, #108]	@ (8001f54 <MX_TIM10_Init+0x94>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10000;
 8001eea:	4b1a      	ldr	r3, [pc, #104]	@ (8001f54 <MX_TIM10_Init+0x94>)
 8001eec:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001ef0:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ef2:	4b18      	ldr	r3, [pc, #96]	@ (8001f54 <MX_TIM10_Init+0x94>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ef8:	4b16      	ldr	r3, [pc, #88]	@ (8001f54 <MX_TIM10_Init+0x94>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001efe:	4815      	ldr	r0, [pc, #84]	@ (8001f54 <MX_TIM10_Init+0x94>)
 8001f00:	f005 fba6 	bl	8007650 <HAL_TIM_Base_Init>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8001f0a:	f7ff fb8f 	bl	800162c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8001f0e:	4811      	ldr	r0, [pc, #68]	@ (8001f54 <MX_TIM10_Init+0x94>)
 8001f10:	f005 fce8 	bl	80078e4 <HAL_TIM_PWM_Init>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d001      	beq.n	8001f1e <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8001f1a:	f7ff fb87 	bl	800162c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f1e:	2360      	movs	r3, #96	@ 0x60
 8001f20:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001f22:	2300      	movs	r3, #0
 8001f24:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f26:	2300      	movs	r3, #0
 8001f28:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f2e:	1d3b      	adds	r3, r7, #4
 8001f30:	2200      	movs	r2, #0
 8001f32:	4619      	mov	r1, r3
 8001f34:	4807      	ldr	r0, [pc, #28]	@ (8001f54 <MX_TIM10_Init+0x94>)
 8001f36:	f005 ff55 	bl	8007de4 <HAL_TIM_PWM_ConfigChannel>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d001      	beq.n	8001f44 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8001f40:	f7ff fb74 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8001f44:	4803      	ldr	r0, [pc, #12]	@ (8001f54 <MX_TIM10_Init+0x94>)
 8001f46:	f000 f9a5 	bl	8002294 <HAL_TIM_MspPostInit>

}
 8001f4a:	bf00      	nop
 8001f4c:	3720      	adds	r7, #32
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	2000046c 	.word	0x2000046c
 8001f58:	40015000 	.word	0x40015000

08001f5c <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b088      	sub	sp, #32
 8001f60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f62:	1d3b      	adds	r3, r7, #4
 8001f64:	2200      	movs	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]
 8001f68:	605a      	str	r2, [r3, #4]
 8001f6a:	609a      	str	r2, [r3, #8]
 8001f6c:	60da      	str	r2, [r3, #12]
 8001f6e:	611a      	str	r2, [r3, #16]
 8001f70:	615a      	str	r2, [r3, #20]
 8001f72:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001f74:	4b1e      	ldr	r3, [pc, #120]	@ (8001ff0 <MX_TIM11_Init+0x94>)
 8001f76:	4a1f      	ldr	r2, [pc, #124]	@ (8001ff4 <MX_TIM11_Init+0x98>)
 8001f78:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 72-1;
 8001f7a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ff0 <MX_TIM11_Init+0x94>)
 8001f7c:	2247      	movs	r2, #71	@ 0x47
 8001f7e:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f80:	4b1b      	ldr	r3, [pc, #108]	@ (8001ff0 <MX_TIM11_Init+0x94>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 10000;
 8001f86:	4b1a      	ldr	r3, [pc, #104]	@ (8001ff0 <MX_TIM11_Init+0x94>)
 8001f88:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001f8c:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f8e:	4b18      	ldr	r3, [pc, #96]	@ (8001ff0 <MX_TIM11_Init+0x94>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f94:	4b16      	ldr	r3, [pc, #88]	@ (8001ff0 <MX_TIM11_Init+0x94>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001f9a:	4815      	ldr	r0, [pc, #84]	@ (8001ff0 <MX_TIM11_Init+0x94>)
 8001f9c:	f005 fb58 	bl	8007650 <HAL_TIM_Base_Init>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8001fa6:	f7ff fb41 	bl	800162c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8001faa:	4811      	ldr	r0, [pc, #68]	@ (8001ff0 <MX_TIM11_Init+0x94>)
 8001fac:	f005 fc9a 	bl	80078e4 <HAL_TIM_PWM_Init>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d001      	beq.n	8001fba <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8001fb6:	f7ff fb39 	bl	800162c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fba:	2360      	movs	r3, #96	@ 0x60
 8001fbc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001fca:	1d3b      	adds	r3, r7, #4
 8001fcc:	2200      	movs	r2, #0
 8001fce:	4619      	mov	r1, r3
 8001fd0:	4807      	ldr	r0, [pc, #28]	@ (8001ff0 <MX_TIM11_Init+0x94>)
 8001fd2:	f005 ff07 	bl	8007de4 <HAL_TIM_PWM_ConfigChannel>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8001fdc:	f7ff fb26 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8001fe0:	4803      	ldr	r0, [pc, #12]	@ (8001ff0 <MX_TIM11_Init+0x94>)
 8001fe2:	f000 f957 	bl	8002294 <HAL_TIM_MspPostInit>

}
 8001fe6:	bf00      	nop
 8001fe8:	3720      	adds	r7, #32
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	200004b4 	.word	0x200004b4
 8001ff4:	40015400 	.word	0x40015400

08001ff8 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b08c      	sub	sp, #48	@ 0x30
 8001ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ffe:	f107 0320 	add.w	r3, r7, #32
 8002002:	2200      	movs	r2, #0
 8002004:	601a      	str	r2, [r3, #0]
 8002006:	605a      	str	r2, [r3, #4]
 8002008:	609a      	str	r2, [r3, #8]
 800200a:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800200c:	1d3b      	adds	r3, r7, #4
 800200e:	2200      	movs	r2, #0
 8002010:	601a      	str	r2, [r3, #0]
 8002012:	605a      	str	r2, [r3, #4]
 8002014:	609a      	str	r2, [r3, #8]
 8002016:	60da      	str	r2, [r3, #12]
 8002018:	611a      	str	r2, [r3, #16]
 800201a:	615a      	str	r2, [r3, #20]
 800201c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 800201e:	4b25      	ldr	r3, [pc, #148]	@ (80020b4 <MX_TIM12_Init+0xbc>)
 8002020:	4a25      	ldr	r2, [pc, #148]	@ (80020b8 <MX_TIM12_Init+0xc0>)
 8002022:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 72-1;
 8002024:	4b23      	ldr	r3, [pc, #140]	@ (80020b4 <MX_TIM12_Init+0xbc>)
 8002026:	2247      	movs	r2, #71	@ 0x47
 8002028:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 800202a:	4b22      	ldr	r3, [pc, #136]	@ (80020b4 <MX_TIM12_Init+0xbc>)
 800202c:	2200      	movs	r2, #0
 800202e:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 10000;
 8002030:	4b20      	ldr	r3, [pc, #128]	@ (80020b4 <MX_TIM12_Init+0xbc>)
 8002032:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002036:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002038:	4b1e      	ldr	r3, [pc, #120]	@ (80020b4 <MX_TIM12_Init+0xbc>)
 800203a:	2200      	movs	r2, #0
 800203c:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800203e:	4b1d      	ldr	r3, [pc, #116]	@ (80020b4 <MX_TIM12_Init+0xbc>)
 8002040:	2200      	movs	r2, #0
 8002042:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8002044:	481b      	ldr	r0, [pc, #108]	@ (80020b4 <MX_TIM12_Init+0xbc>)
 8002046:	f005 fb03 	bl	8007650 <HAL_TIM_Base_Init>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d001      	beq.n	8002054 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 8002050:	f7ff faec 	bl	800162c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002054:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002058:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 800205a:	f107 0320 	add.w	r3, r7, #32
 800205e:	4619      	mov	r1, r3
 8002060:	4814      	ldr	r0, [pc, #80]	@ (80020b4 <MX_TIM12_Init+0xbc>)
 8002062:	f005 ff81 	bl	8007f68 <HAL_TIM_ConfigClockSource>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d001      	beq.n	8002070 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 800206c:	f7ff fade 	bl	800162c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8002070:	4810      	ldr	r0, [pc, #64]	@ (80020b4 <MX_TIM12_Init+0xbc>)
 8002072:	f005 fc37 	bl	80078e4 <HAL_TIM_PWM_Init>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 800207c:	f7ff fad6 	bl	800162c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002080:	2360      	movs	r3, #96	@ 0x60
 8002082:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002084:	2300      	movs	r3, #0
 8002086:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002088:	2300      	movs	r3, #0
 800208a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800208c:	2300      	movs	r3, #0
 800208e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002090:	1d3b      	adds	r3, r7, #4
 8002092:	2204      	movs	r2, #4
 8002094:	4619      	mov	r1, r3
 8002096:	4807      	ldr	r0, [pc, #28]	@ (80020b4 <MX_TIM12_Init+0xbc>)
 8002098:	f005 fea4 	bl	8007de4 <HAL_TIM_PWM_ConfigChannel>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d001      	beq.n	80020a6 <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 80020a2:	f7ff fac3 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80020a6:	4803      	ldr	r0, [pc, #12]	@ (80020b4 <MX_TIM12_Init+0xbc>)
 80020a8:	f000 f8f4 	bl	8002294 <HAL_TIM_MspPostInit>

}
 80020ac:	bf00      	nop
 80020ae:	3730      	adds	r7, #48	@ 0x30
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	200004fc 	.word	0x200004fc
 80020b8:	40001800 	.word	0x40001800

080020bc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b08e      	sub	sp, #56	@ 0x38
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a67      	ldr	r2, [pc, #412]	@ (8002268 <HAL_TIM_Base_MspInit+0x1ac>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d10c      	bne.n	80020e8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020ce:	4b67      	ldr	r3, [pc, #412]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 80020d0:	699b      	ldr	r3, [r3, #24]
 80020d2:	4a66      	ldr	r2, [pc, #408]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 80020d4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80020d8:	6193      	str	r3, [r2, #24]
 80020da:	4b64      	ldr	r3, [pc, #400]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 80020dc:	699b      	ldr	r3, [r3, #24]
 80020de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80020e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    __HAL_RCC_TIM12_CLK_ENABLE();
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 80020e6:	e0ba      	b.n	800225e <HAL_TIM_Base_MspInit+0x1a2>
  else if(tim_baseHandle->Instance==TIM2)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020f0:	d10c      	bne.n	800210c <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020f2:	4b5e      	ldr	r3, [pc, #376]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 80020f4:	69db      	ldr	r3, [r3, #28]
 80020f6:	4a5d      	ldr	r2, [pc, #372]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 80020f8:	f043 0301 	orr.w	r3, r3, #1
 80020fc:	61d3      	str	r3, [r2, #28]
 80020fe:	4b5b      	ldr	r3, [pc, #364]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 8002100:	69db      	ldr	r3, [r3, #28]
 8002102:	f003 0301 	and.w	r3, r3, #1
 8002106:	633b      	str	r3, [r7, #48]	@ 0x30
 8002108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 800210a:	e0a8      	b.n	800225e <HAL_TIM_Base_MspInit+0x1a2>
  else if(tim_baseHandle->Instance==TIM3)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a57      	ldr	r2, [pc, #348]	@ (8002270 <HAL_TIM_Base_MspInit+0x1b4>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d10c      	bne.n	8002130 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002116:	4b55      	ldr	r3, [pc, #340]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 8002118:	69db      	ldr	r3, [r3, #28]
 800211a:	4a54      	ldr	r2, [pc, #336]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 800211c:	f043 0302 	orr.w	r3, r3, #2
 8002120:	61d3      	str	r3, [r2, #28]
 8002122:	4b52      	ldr	r3, [pc, #328]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 8002124:	69db      	ldr	r3, [r3, #28]
 8002126:	f003 0302 	and.w	r3, r3, #2
 800212a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800212c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800212e:	e096      	b.n	800225e <HAL_TIM_Base_MspInit+0x1a2>
  else if(tim_baseHandle->Instance==TIM4)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a4f      	ldr	r2, [pc, #316]	@ (8002274 <HAL_TIM_Base_MspInit+0x1b8>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d10c      	bne.n	8002154 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800213a:	4b4c      	ldr	r3, [pc, #304]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 800213c:	69db      	ldr	r3, [r3, #28]
 800213e:	4a4b      	ldr	r2, [pc, #300]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 8002140:	f043 0304 	orr.w	r3, r3, #4
 8002144:	61d3      	str	r3, [r2, #28]
 8002146:	4b49      	ldr	r3, [pc, #292]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 8002148:	69db      	ldr	r3, [r3, #28]
 800214a:	f003 0304 	and.w	r3, r3, #4
 800214e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8002152:	e084      	b.n	800225e <HAL_TIM_Base_MspInit+0x1a2>
  else if(tim_baseHandle->Instance==TIM5)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a47      	ldr	r2, [pc, #284]	@ (8002278 <HAL_TIM_Base_MspInit+0x1bc>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d10c      	bne.n	8002178 <HAL_TIM_Base_MspInit+0xbc>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800215e:	4b43      	ldr	r3, [pc, #268]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 8002160:	69db      	ldr	r3, [r3, #28]
 8002162:	4a42      	ldr	r2, [pc, #264]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 8002164:	f043 0308 	orr.w	r3, r3, #8
 8002168:	61d3      	str	r3, [r2, #28]
 800216a:	4b40      	ldr	r3, [pc, #256]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 800216c:	69db      	ldr	r3, [r3, #28]
 800216e:	f003 0308 	and.w	r3, r3, #8
 8002172:	627b      	str	r3, [r7, #36]	@ 0x24
 8002174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8002176:	e072      	b.n	800225e <HAL_TIM_Base_MspInit+0x1a2>
  else if(tim_baseHandle->Instance==TIM6)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a3f      	ldr	r2, [pc, #252]	@ (800227c <HAL_TIM_Base_MspInit+0x1c0>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d114      	bne.n	80021ac <HAL_TIM_Base_MspInit+0xf0>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002182:	4b3a      	ldr	r3, [pc, #232]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 8002184:	69db      	ldr	r3, [r3, #28]
 8002186:	4a39      	ldr	r2, [pc, #228]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 8002188:	f043 0310 	orr.w	r3, r3, #16
 800218c:	61d3      	str	r3, [r2, #28]
 800218e:	4b37      	ldr	r3, [pc, #220]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 8002190:	69db      	ldr	r3, [r3, #28]
 8002192:	f003 0310 	and.w	r3, r3, #16
 8002196:	623b      	str	r3, [r7, #32]
 8002198:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 800219a:	2200      	movs	r2, #0
 800219c:	2100      	movs	r1, #0
 800219e:	2036      	movs	r0, #54	@ 0x36
 80021a0:	f003 fae7 	bl	8005772 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80021a4:	2036      	movs	r0, #54	@ 0x36
 80021a6:	f003 fb00 	bl	80057aa <HAL_NVIC_EnableIRQ>
}
 80021aa:	e058      	b.n	800225e <HAL_TIM_Base_MspInit+0x1a2>
  else if(tim_baseHandle->Instance==TIM8)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a33      	ldr	r2, [pc, #204]	@ (8002280 <HAL_TIM_Base_MspInit+0x1c4>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d10c      	bne.n	80021d0 <HAL_TIM_Base_MspInit+0x114>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80021b6:	4b2d      	ldr	r3, [pc, #180]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 80021b8:	699b      	ldr	r3, [r3, #24]
 80021ba:	4a2c      	ldr	r2, [pc, #176]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 80021bc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80021c0:	6193      	str	r3, [r2, #24]
 80021c2:	4b2a      	ldr	r3, [pc, #168]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 80021c4:	699b      	ldr	r3, [r3, #24]
 80021c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80021ca:	61fb      	str	r3, [r7, #28]
 80021cc:	69fb      	ldr	r3, [r7, #28]
}
 80021ce:	e046      	b.n	800225e <HAL_TIM_Base_MspInit+0x1a2>
  else if(tim_baseHandle->Instance==TIM9)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a2b      	ldr	r2, [pc, #172]	@ (8002284 <HAL_TIM_Base_MspInit+0x1c8>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d10c      	bne.n	80021f4 <HAL_TIM_Base_MspInit+0x138>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80021da:	4b24      	ldr	r3, [pc, #144]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 80021dc:	699b      	ldr	r3, [r3, #24]
 80021de:	4a23      	ldr	r2, [pc, #140]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 80021e0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80021e4:	6193      	str	r3, [r2, #24]
 80021e6:	4b21      	ldr	r3, [pc, #132]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 80021e8:	699b      	ldr	r3, [r3, #24]
 80021ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80021ee:	61bb      	str	r3, [r7, #24]
 80021f0:	69bb      	ldr	r3, [r7, #24]
}
 80021f2:	e034      	b.n	800225e <HAL_TIM_Base_MspInit+0x1a2>
  else if(tim_baseHandle->Instance==TIM10)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a23      	ldr	r2, [pc, #140]	@ (8002288 <HAL_TIM_Base_MspInit+0x1cc>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d10c      	bne.n	8002218 <HAL_TIM_Base_MspInit+0x15c>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80021fe:	4b1b      	ldr	r3, [pc, #108]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 8002200:	699b      	ldr	r3, [r3, #24]
 8002202:	4a1a      	ldr	r2, [pc, #104]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 8002204:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002208:	6193      	str	r3, [r2, #24]
 800220a:	4b18      	ldr	r3, [pc, #96]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 800220c:	699b      	ldr	r3, [r3, #24]
 800220e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002212:	617b      	str	r3, [r7, #20]
 8002214:	697b      	ldr	r3, [r7, #20]
}
 8002216:	e022      	b.n	800225e <HAL_TIM_Base_MspInit+0x1a2>
  else if(tim_baseHandle->Instance==TIM11)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a1b      	ldr	r2, [pc, #108]	@ (800228c <HAL_TIM_Base_MspInit+0x1d0>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d10c      	bne.n	800223c <HAL_TIM_Base_MspInit+0x180>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002222:	4b12      	ldr	r3, [pc, #72]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 8002224:	699b      	ldr	r3, [r3, #24]
 8002226:	4a11      	ldr	r2, [pc, #68]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 8002228:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800222c:	6193      	str	r3, [r2, #24]
 800222e:	4b0f      	ldr	r3, [pc, #60]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 8002230:	699b      	ldr	r3, [r3, #24]
 8002232:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002236:	613b      	str	r3, [r7, #16]
 8002238:	693b      	ldr	r3, [r7, #16]
}
 800223a:	e010      	b.n	800225e <HAL_TIM_Base_MspInit+0x1a2>
  else if(tim_baseHandle->Instance==TIM12)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a13      	ldr	r2, [pc, #76]	@ (8002290 <HAL_TIM_Base_MspInit+0x1d4>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d10b      	bne.n	800225e <HAL_TIM_Base_MspInit+0x1a2>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002246:	4b09      	ldr	r3, [pc, #36]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 8002248:	69db      	ldr	r3, [r3, #28]
 800224a:	4a08      	ldr	r2, [pc, #32]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 800224c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002250:	61d3      	str	r3, [r2, #28]
 8002252:	4b06      	ldr	r3, [pc, #24]	@ (800226c <HAL_TIM_Base_MspInit+0x1b0>)
 8002254:	69db      	ldr	r3, [r3, #28]
 8002256:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800225a:	60fb      	str	r3, [r7, #12]
 800225c:	68fb      	ldr	r3, [r7, #12]
}
 800225e:	bf00      	nop
 8002260:	3738      	adds	r7, #56	@ 0x38
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	40012c00 	.word	0x40012c00
 800226c:	40021000 	.word	0x40021000
 8002270:	40000400 	.word	0x40000400
 8002274:	40000800 	.word	0x40000800
 8002278:	40000c00 	.word	0x40000c00
 800227c:	40001000 	.word	0x40001000
 8002280:	40013400 	.word	0x40013400
 8002284:	40014c00 	.word	0x40014c00
 8002288:	40015000 	.word	0x40015000
 800228c:	40015400 	.word	0x40015400
 8002290:	40001800 	.word	0x40001800

08002294 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b094      	sub	sp, #80	@ 0x50
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800229c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80022a0:	2200      	movs	r2, #0
 80022a2:	601a      	str	r2, [r3, #0]
 80022a4:	605a      	str	r2, [r3, #4]
 80022a6:	609a      	str	r2, [r3, #8]
 80022a8:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a93      	ldr	r2, [pc, #588]	@ (80024fc <HAL_TIM_MspPostInit+0x268>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d12b      	bne.n	800230c <HAL_TIM_MspPostInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80022b4:	4b92      	ldr	r3, [pc, #584]	@ (8002500 <HAL_TIM_MspPostInit+0x26c>)
 80022b6:	699b      	ldr	r3, [r3, #24]
 80022b8:	4a91      	ldr	r2, [pc, #580]	@ (8002500 <HAL_TIM_MspPostInit+0x26c>)
 80022ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80022be:	6193      	str	r3, [r2, #24]
 80022c0:	4b8f      	ldr	r3, [pc, #572]	@ (8002500 <HAL_TIM_MspPostInit+0x26c>)
 80022c2:	699b      	ldr	r3, [r3, #24]
 80022c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80022ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80022cc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80022d0:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022d2:	2302      	movs	r3, #2
 80022d4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022d6:	2302      	movs	r3, #2
 80022d8:	643b      	str	r3, [r7, #64]	@ 0x40
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022da:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80022de:	4619      	mov	r1, r3
 80022e0:	4888      	ldr	r0, [pc, #544]	@ (8002504 <HAL_TIM_MspPostInit+0x270>)
 80022e2:	f004 fa6b 	bl	80067bc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM1_ENABLE();
 80022e6:	4b88      	ldr	r3, [pc, #544]	@ (8002508 <HAL_TIM_MspPostInit+0x274>)
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80022ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022ee:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80022f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80022f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022f6:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80022fa:	647b      	str	r3, [r7, #68]	@ 0x44
 80022fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022fe:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002302:	647b      	str	r3, [r7, #68]	@ 0x44
 8002304:	4a80      	ldr	r2, [pc, #512]	@ (8002508 <HAL_TIM_MspPostInit+0x274>)
 8002306:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002308:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 800230a:	e14e      	b.n	80025aa <HAL_TIM_MspPostInit+0x316>
  else if(timHandle->Instance==TIM2)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002314:	d12b      	bne.n	800236e <HAL_TIM_MspPostInit+0xda>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002316:	4b7a      	ldr	r3, [pc, #488]	@ (8002500 <HAL_TIM_MspPostInit+0x26c>)
 8002318:	699b      	ldr	r3, [r3, #24]
 800231a:	4a79      	ldr	r2, [pc, #484]	@ (8002500 <HAL_TIM_MspPostInit+0x26c>)
 800231c:	f043 0308 	orr.w	r3, r3, #8
 8002320:	6193      	str	r3, [r2, #24]
 8002322:	4b77      	ldr	r3, [pc, #476]	@ (8002500 <HAL_TIM_MspPostInit+0x26c>)
 8002324:	699b      	ldr	r3, [r3, #24]
 8002326:	f003 0308 	and.w	r3, r3, #8
 800232a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800232c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800232e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002332:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002334:	2302      	movs	r3, #2
 8002336:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002338:	2302      	movs	r3, #2
 800233a:	643b      	str	r3, [r7, #64]	@ 0x40
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800233c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002340:	4619      	mov	r1, r3
 8002342:	4872      	ldr	r0, [pc, #456]	@ (800250c <HAL_TIM_MspPostInit+0x278>)
 8002344:	f004 fa3a 	bl	80067bc <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8002348:	4b6f      	ldr	r3, [pc, #444]	@ (8002508 <HAL_TIM_MspPostInit+0x274>)
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800234e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002350:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002354:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002356:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002358:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800235c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800235e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002360:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002364:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002366:	4a68      	ldr	r2, [pc, #416]	@ (8002508 <HAL_TIM_MspPostInit+0x274>)
 8002368:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800236a:	6053      	str	r3, [r2, #4]
}
 800236c:	e11d      	b.n	80025aa <HAL_TIM_MspPostInit+0x316>
  else if(timHandle->Instance==TIM3)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a67      	ldr	r2, [pc, #412]	@ (8002510 <HAL_TIM_MspPostInit+0x27c>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d12a      	bne.n	80023ce <HAL_TIM_MspPostInit+0x13a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002378:	4b61      	ldr	r3, [pc, #388]	@ (8002500 <HAL_TIM_MspPostInit+0x26c>)
 800237a:	699b      	ldr	r3, [r3, #24]
 800237c:	4a60      	ldr	r2, [pc, #384]	@ (8002500 <HAL_TIM_MspPostInit+0x26c>)
 800237e:	f043 0308 	orr.w	r3, r3, #8
 8002382:	6193      	str	r3, [r2, #24]
 8002384:	4b5e      	ldr	r3, [pc, #376]	@ (8002500 <HAL_TIM_MspPostInit+0x26c>)
 8002386:	699b      	ldr	r3, [r3, #24]
 8002388:	f003 0308 	and.w	r3, r3, #8
 800238c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800238e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002390:	2320      	movs	r3, #32
 8002392:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002394:	2302      	movs	r3, #2
 8002396:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002398:	2302      	movs	r3, #2
 800239a:	643b      	str	r3, [r7, #64]	@ 0x40
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800239c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80023a0:	4619      	mov	r1, r3
 80023a2:	485a      	ldr	r0, [pc, #360]	@ (800250c <HAL_TIM_MspPostInit+0x278>)
 80023a4:	f004 fa0a 	bl	80067bc <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 80023a8:	4b57      	ldr	r3, [pc, #348]	@ (8002508 <HAL_TIM_MspPostInit+0x274>)
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80023ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80023b0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80023b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80023b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80023b8:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80023bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80023be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80023c0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80023c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80023c6:	4a50      	ldr	r2, [pc, #320]	@ (8002508 <HAL_TIM_MspPostInit+0x274>)
 80023c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80023ca:	6053      	str	r3, [r2, #4]
}
 80023cc:	e0ed      	b.n	80025aa <HAL_TIM_MspPostInit+0x316>
  else if(timHandle->Instance==TIM4)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a50      	ldr	r2, [pc, #320]	@ (8002514 <HAL_TIM_MspPostInit+0x280>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d118      	bne.n	800240a <HAL_TIM_MspPostInit+0x176>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023d8:	4b49      	ldr	r3, [pc, #292]	@ (8002500 <HAL_TIM_MspPostInit+0x26c>)
 80023da:	699b      	ldr	r3, [r3, #24]
 80023dc:	4a48      	ldr	r2, [pc, #288]	@ (8002500 <HAL_TIM_MspPostInit+0x26c>)
 80023de:	f043 0308 	orr.w	r3, r3, #8
 80023e2:	6193      	str	r3, [r2, #24]
 80023e4:	4b46      	ldr	r3, [pc, #280]	@ (8002500 <HAL_TIM_MspPostInit+0x26c>)
 80023e6:	699b      	ldr	r3, [r3, #24]
 80023e8:	f003 0308 	and.w	r3, r3, #8
 80023ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80023ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80023f0:	2380      	movs	r3, #128	@ 0x80
 80023f2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f4:	2302      	movs	r3, #2
 80023f6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023f8:	2302      	movs	r3, #2
 80023fa:	643b      	str	r3, [r7, #64]	@ 0x40
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023fc:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002400:	4619      	mov	r1, r3
 8002402:	4842      	ldr	r0, [pc, #264]	@ (800250c <HAL_TIM_MspPostInit+0x278>)
 8002404:	f004 f9da 	bl	80067bc <HAL_GPIO_Init>
}
 8002408:	e0cf      	b.n	80025aa <HAL_TIM_MspPostInit+0x316>
  else if(timHandle->Instance==TIM5)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a42      	ldr	r2, [pc, #264]	@ (8002518 <HAL_TIM_MspPostInit+0x284>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d118      	bne.n	8002446 <HAL_TIM_MspPostInit+0x1b2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002414:	4b3a      	ldr	r3, [pc, #232]	@ (8002500 <HAL_TIM_MspPostInit+0x26c>)
 8002416:	699b      	ldr	r3, [r3, #24]
 8002418:	4a39      	ldr	r2, [pc, #228]	@ (8002500 <HAL_TIM_MspPostInit+0x26c>)
 800241a:	f043 0304 	orr.w	r3, r3, #4
 800241e:	6193      	str	r3, [r2, #24]
 8002420:	4b37      	ldr	r3, [pc, #220]	@ (8002500 <HAL_TIM_MspPostInit+0x26c>)
 8002422:	699b      	ldr	r3, [r3, #24]
 8002424:	f003 0304 	and.w	r3, r3, #4
 8002428:	623b      	str	r3, [r7, #32]
 800242a:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800242c:	2304      	movs	r3, #4
 800242e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002430:	2302      	movs	r3, #2
 8002432:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002434:	2302      	movs	r3, #2
 8002436:	643b      	str	r3, [r7, #64]	@ 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002438:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800243c:	4619      	mov	r1, r3
 800243e:	4837      	ldr	r0, [pc, #220]	@ (800251c <HAL_TIM_MspPostInit+0x288>)
 8002440:	f004 f9bc 	bl	80067bc <HAL_GPIO_Init>
}
 8002444:	e0b1      	b.n	80025aa <HAL_TIM_MspPostInit+0x316>
  else if(timHandle->Instance==TIM8)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a35      	ldr	r2, [pc, #212]	@ (8002520 <HAL_TIM_MspPostInit+0x28c>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d118      	bne.n	8002482 <HAL_TIM_MspPostInit+0x1ee>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002450:	4b2b      	ldr	r3, [pc, #172]	@ (8002500 <HAL_TIM_MspPostInit+0x26c>)
 8002452:	699b      	ldr	r3, [r3, #24]
 8002454:	4a2a      	ldr	r2, [pc, #168]	@ (8002500 <HAL_TIM_MspPostInit+0x26c>)
 8002456:	f043 0310 	orr.w	r3, r3, #16
 800245a:	6193      	str	r3, [r2, #24]
 800245c:	4b28      	ldr	r3, [pc, #160]	@ (8002500 <HAL_TIM_MspPostInit+0x26c>)
 800245e:	699b      	ldr	r3, [r3, #24]
 8002460:	f003 0310 	and.w	r3, r3, #16
 8002464:	61fb      	str	r3, [r7, #28]
 8002466:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002468:	2340      	movs	r3, #64	@ 0x40
 800246a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800246c:	2302      	movs	r3, #2
 800246e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002470:	2302      	movs	r3, #2
 8002472:	643b      	str	r3, [r7, #64]	@ 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002474:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002478:	4619      	mov	r1, r3
 800247a:	482a      	ldr	r0, [pc, #168]	@ (8002524 <HAL_TIM_MspPostInit+0x290>)
 800247c:	f004 f99e 	bl	80067bc <HAL_GPIO_Init>
}
 8002480:	e093      	b.n	80025aa <HAL_TIM_MspPostInit+0x316>
  else if(timHandle->Instance==TIM9)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a28      	ldr	r2, [pc, #160]	@ (8002528 <HAL_TIM_MspPostInit+0x294>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d118      	bne.n	80024be <HAL_TIM_MspPostInit+0x22a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800248c:	4b1c      	ldr	r3, [pc, #112]	@ (8002500 <HAL_TIM_MspPostInit+0x26c>)
 800248e:	699b      	ldr	r3, [r3, #24]
 8002490:	4a1b      	ldr	r2, [pc, #108]	@ (8002500 <HAL_TIM_MspPostInit+0x26c>)
 8002492:	f043 0304 	orr.w	r3, r3, #4
 8002496:	6193      	str	r3, [r2, #24]
 8002498:	4b19      	ldr	r3, [pc, #100]	@ (8002500 <HAL_TIM_MspPostInit+0x26c>)
 800249a:	699b      	ldr	r3, [r3, #24]
 800249c:	f003 0304 	and.w	r3, r3, #4
 80024a0:	61bb      	str	r3, [r7, #24]
 80024a2:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80024a4:	2308      	movs	r3, #8
 80024a6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a8:	2302      	movs	r3, #2
 80024aa:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ac:	2302      	movs	r3, #2
 80024ae:	643b      	str	r3, [r7, #64]	@ 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024b0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80024b4:	4619      	mov	r1, r3
 80024b6:	4819      	ldr	r0, [pc, #100]	@ (800251c <HAL_TIM_MspPostInit+0x288>)
 80024b8:	f004 f980 	bl	80067bc <HAL_GPIO_Init>
}
 80024bc:	e075      	b.n	80025aa <HAL_TIM_MspPostInit+0x316>
  else if(timHandle->Instance==TIM10)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a1a      	ldr	r2, [pc, #104]	@ (800252c <HAL_TIM_MspPostInit+0x298>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d133      	bne.n	8002530 <HAL_TIM_MspPostInit+0x29c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024c8:	4b0d      	ldr	r3, [pc, #52]	@ (8002500 <HAL_TIM_MspPostInit+0x26c>)
 80024ca:	699b      	ldr	r3, [r3, #24]
 80024cc:	4a0c      	ldr	r2, [pc, #48]	@ (8002500 <HAL_TIM_MspPostInit+0x26c>)
 80024ce:	f043 0308 	orr.w	r3, r3, #8
 80024d2:	6193      	str	r3, [r2, #24]
 80024d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002500 <HAL_TIM_MspPostInit+0x26c>)
 80024d6:	699b      	ldr	r3, [r3, #24]
 80024d8:	f003 0308 	and.w	r3, r3, #8
 80024dc:	617b      	str	r3, [r7, #20]
 80024de:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80024e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024e4:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e6:	2302      	movs	r3, #2
 80024e8:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ea:	2302      	movs	r3, #2
 80024ec:	643b      	str	r3, [r7, #64]	@ 0x40
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024ee:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80024f2:	4619      	mov	r1, r3
 80024f4:	4805      	ldr	r0, [pc, #20]	@ (800250c <HAL_TIM_MspPostInit+0x278>)
 80024f6:	f004 f961 	bl	80067bc <HAL_GPIO_Init>
}
 80024fa:	e056      	b.n	80025aa <HAL_TIM_MspPostInit+0x316>
 80024fc:	40012c00 	.word	0x40012c00
 8002500:	40021000 	.word	0x40021000
 8002504:	40011800 	.word	0x40011800
 8002508:	40010000 	.word	0x40010000
 800250c:	40010c00 	.word	0x40010c00
 8002510:	40000400 	.word	0x40000400
 8002514:	40000800 	.word	0x40000800
 8002518:	40000c00 	.word	0x40000c00
 800251c:	40010800 	.word	0x40010800
 8002520:	40013400 	.word	0x40013400
 8002524:	40011000 	.word	0x40011000
 8002528:	40014c00 	.word	0x40014c00
 800252c:	40015000 	.word	0x40015000
  else if(timHandle->Instance==TIM11)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a1f      	ldr	r2, [pc, #124]	@ (80025b4 <HAL_TIM_MspPostInit+0x320>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d119      	bne.n	800256e <HAL_TIM_MspPostInit+0x2da>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800253a:	4b1f      	ldr	r3, [pc, #124]	@ (80025b8 <HAL_TIM_MspPostInit+0x324>)
 800253c:	699b      	ldr	r3, [r3, #24]
 800253e:	4a1e      	ldr	r2, [pc, #120]	@ (80025b8 <HAL_TIM_MspPostInit+0x324>)
 8002540:	f043 0308 	orr.w	r3, r3, #8
 8002544:	6193      	str	r3, [r2, #24]
 8002546:	4b1c      	ldr	r3, [pc, #112]	@ (80025b8 <HAL_TIM_MspPostInit+0x324>)
 8002548:	699b      	ldr	r3, [r3, #24]
 800254a:	f003 0308 	and.w	r3, r3, #8
 800254e:	613b      	str	r3, [r7, #16]
 8002550:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002552:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002556:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002558:	2302      	movs	r3, #2
 800255a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800255c:	2302      	movs	r3, #2
 800255e:	643b      	str	r3, [r7, #64]	@ 0x40
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002560:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002564:	4619      	mov	r1, r3
 8002566:	4815      	ldr	r0, [pc, #84]	@ (80025bc <HAL_TIM_MspPostInit+0x328>)
 8002568:	f004 f928 	bl	80067bc <HAL_GPIO_Init>
}
 800256c:	e01d      	b.n	80025aa <HAL_TIM_MspPostInit+0x316>
  else if(timHandle->Instance==TIM12)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a13      	ldr	r2, [pc, #76]	@ (80025c0 <HAL_TIM_MspPostInit+0x32c>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d118      	bne.n	80025aa <HAL_TIM_MspPostInit+0x316>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002578:	4b0f      	ldr	r3, [pc, #60]	@ (80025b8 <HAL_TIM_MspPostInit+0x324>)
 800257a:	699b      	ldr	r3, [r3, #24]
 800257c:	4a0e      	ldr	r2, [pc, #56]	@ (80025b8 <HAL_TIM_MspPostInit+0x324>)
 800257e:	f043 0308 	orr.w	r3, r3, #8
 8002582:	6193      	str	r3, [r2, #24]
 8002584:	4b0c      	ldr	r3, [pc, #48]	@ (80025b8 <HAL_TIM_MspPostInit+0x324>)
 8002586:	699b      	ldr	r3, [r3, #24]
 8002588:	f003 0308 	and.w	r3, r3, #8
 800258c:	60fb      	str	r3, [r7, #12]
 800258e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002590:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002594:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002596:	2302      	movs	r3, #2
 8002598:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800259a:	2302      	movs	r3, #2
 800259c:	643b      	str	r3, [r7, #64]	@ 0x40
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800259e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80025a2:	4619      	mov	r1, r3
 80025a4:	4805      	ldr	r0, [pc, #20]	@ (80025bc <HAL_TIM_MspPostInit+0x328>)
 80025a6:	f004 f909 	bl	80067bc <HAL_GPIO_Init>
}
 80025aa:	bf00      	nop
 80025ac:	3750      	adds	r7, #80	@ 0x50
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	40015400 	.word	0x40015400
 80025b8:	40021000 	.word	0x40021000
 80025bc:	40010c00 	.word	0x40010c00
 80025c0:	40001800 	.word	0x40001800

080025c4 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80025c8:	4b11      	ldr	r3, [pc, #68]	@ (8002610 <MX_USART3_UART_Init+0x4c>)
 80025ca:	4a12      	ldr	r2, [pc, #72]	@ (8002614 <MX_USART3_UART_Init+0x50>)
 80025cc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 19200;
 80025ce:	4b10      	ldr	r3, [pc, #64]	@ (8002610 <MX_USART3_UART_Init+0x4c>)
 80025d0:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 80025d4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80025d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002610 <MX_USART3_UART_Init+0x4c>)
 80025d8:	2200      	movs	r2, #0
 80025da:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80025dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002610 <MX_USART3_UART_Init+0x4c>)
 80025de:	2200      	movs	r2, #0
 80025e0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80025e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002610 <MX_USART3_UART_Init+0x4c>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80025e8:	4b09      	ldr	r3, [pc, #36]	@ (8002610 <MX_USART3_UART_Init+0x4c>)
 80025ea:	220c      	movs	r2, #12
 80025ec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025ee:	4b08      	ldr	r3, [pc, #32]	@ (8002610 <MX_USART3_UART_Init+0x4c>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80025f4:	4b06      	ldr	r3, [pc, #24]	@ (8002610 <MX_USART3_UART_Init+0x4c>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80025fa:	4805      	ldr	r0, [pc, #20]	@ (8002610 <MX_USART3_UART_Init+0x4c>)
 80025fc:	f006 f98d 	bl	800891a <HAL_UART_Init>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002606:	f7ff f811 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800260a:	bf00      	nop
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	20000544 	.word	0x20000544
 8002614:	40004800 	.word	0x40004800

08002618 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b08a      	sub	sp, #40	@ 0x28
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002620:	f107 0314 	add.w	r3, r7, #20
 8002624:	2200      	movs	r2, #0
 8002626:	601a      	str	r2, [r3, #0]
 8002628:	605a      	str	r2, [r3, #4]
 800262a:	609a      	str	r2, [r3, #8]
 800262c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART3)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a50      	ldr	r2, [pc, #320]	@ (8002774 <HAL_UART_MspInit+0x15c>)
 8002634:	4293      	cmp	r3, r2
 8002636:	f040 8098 	bne.w	800276a <HAL_UART_MspInit+0x152>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800263a:	4b4f      	ldr	r3, [pc, #316]	@ (8002778 <HAL_UART_MspInit+0x160>)
 800263c:	69db      	ldr	r3, [r3, #28]
 800263e:	4a4e      	ldr	r2, [pc, #312]	@ (8002778 <HAL_UART_MspInit+0x160>)
 8002640:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002644:	61d3      	str	r3, [r2, #28]
 8002646:	4b4c      	ldr	r3, [pc, #304]	@ (8002778 <HAL_UART_MspInit+0x160>)
 8002648:	69db      	ldr	r3, [r3, #28]
 800264a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800264e:	613b      	str	r3, [r7, #16]
 8002650:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002652:	4b49      	ldr	r3, [pc, #292]	@ (8002778 <HAL_UART_MspInit+0x160>)
 8002654:	699b      	ldr	r3, [r3, #24]
 8002656:	4a48      	ldr	r2, [pc, #288]	@ (8002778 <HAL_UART_MspInit+0x160>)
 8002658:	f043 0310 	orr.w	r3, r3, #16
 800265c:	6193      	str	r3, [r2, #24]
 800265e:	4b46      	ldr	r3, [pc, #280]	@ (8002778 <HAL_UART_MspInit+0x160>)
 8002660:	699b      	ldr	r3, [r3, #24]
 8002662:	f003 0310 	and.w	r3, r3, #16
 8002666:	60fb      	str	r3, [r7, #12]
 8002668:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800266a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800266e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002670:	2302      	movs	r3, #2
 8002672:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002674:	2303      	movs	r3, #3
 8002676:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002678:	f107 0314 	add.w	r3, r7, #20
 800267c:	4619      	mov	r1, r3
 800267e:	483f      	ldr	r0, [pc, #252]	@ (800277c <HAL_UART_MspInit+0x164>)
 8002680:	f004 f89c 	bl	80067bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002684:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002688:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800268a:	2300      	movs	r3, #0
 800268c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800268e:	2300      	movs	r3, #0
 8002690:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002692:	f107 0314 	add.w	r3, r7, #20
 8002696:	4619      	mov	r1, r3
 8002698:	4838      	ldr	r0, [pc, #224]	@ (800277c <HAL_UART_MspInit+0x164>)
 800269a:	f004 f88f 	bl	80067bc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART3_PARTIAL();
 800269e:	4b38      	ldr	r3, [pc, #224]	@ (8002780 <HAL_UART_MspInit+0x168>)
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80026a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80026aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80026ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ae:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80026b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80026b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b6:	f043 0310 	orr.w	r3, r3, #16
 80026ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80026bc:	4a30      	ldr	r2, [pc, #192]	@ (8002780 <HAL_UART_MspInit+0x168>)
 80026be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026c0:	6053      	str	r3, [r2, #4]

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80026c2:	4b30      	ldr	r3, [pc, #192]	@ (8002784 <HAL_UART_MspInit+0x16c>)
 80026c4:	4a30      	ldr	r2, [pc, #192]	@ (8002788 <HAL_UART_MspInit+0x170>)
 80026c6:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026c8:	4b2e      	ldr	r3, [pc, #184]	@ (8002784 <HAL_UART_MspInit+0x16c>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026ce:	4b2d      	ldr	r3, [pc, #180]	@ (8002784 <HAL_UART_MspInit+0x16c>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80026d4:	4b2b      	ldr	r3, [pc, #172]	@ (8002784 <HAL_UART_MspInit+0x16c>)
 80026d6:	2280      	movs	r2, #128	@ 0x80
 80026d8:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026da:	4b2a      	ldr	r3, [pc, #168]	@ (8002784 <HAL_UART_MspInit+0x16c>)
 80026dc:	2200      	movs	r2, #0
 80026de:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026e0:	4b28      	ldr	r3, [pc, #160]	@ (8002784 <HAL_UART_MspInit+0x16c>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80026e6:	4b27      	ldr	r3, [pc, #156]	@ (8002784 <HAL_UART_MspInit+0x16c>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80026ec:	4b25      	ldr	r3, [pc, #148]	@ (8002784 <HAL_UART_MspInit+0x16c>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80026f2:	4824      	ldr	r0, [pc, #144]	@ (8002784 <HAL_UART_MspInit+0x16c>)
 80026f4:	f003 f874 	bl	80057e0 <HAL_DMA_Init>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <HAL_UART_MspInit+0xea>
    {
      Error_Handler();
 80026fe:	f7fe ff95 	bl	800162c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	4a1f      	ldr	r2, [pc, #124]	@ (8002784 <HAL_UART_MspInit+0x16c>)
 8002706:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002708:	4a1e      	ldr	r2, [pc, #120]	@ (8002784 <HAL_UART_MspInit+0x16c>)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 800270e:	4b1f      	ldr	r3, [pc, #124]	@ (800278c <HAL_UART_MspInit+0x174>)
 8002710:	4a1f      	ldr	r2, [pc, #124]	@ (8002790 <HAL_UART_MspInit+0x178>)
 8002712:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002714:	4b1d      	ldr	r3, [pc, #116]	@ (800278c <HAL_UART_MspInit+0x174>)
 8002716:	2210      	movs	r2, #16
 8002718:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800271a:	4b1c      	ldr	r3, [pc, #112]	@ (800278c <HAL_UART_MspInit+0x174>)
 800271c:	2200      	movs	r2, #0
 800271e:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002720:	4b1a      	ldr	r3, [pc, #104]	@ (800278c <HAL_UART_MspInit+0x174>)
 8002722:	2280      	movs	r2, #128	@ 0x80
 8002724:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002726:	4b19      	ldr	r3, [pc, #100]	@ (800278c <HAL_UART_MspInit+0x174>)
 8002728:	2200      	movs	r2, #0
 800272a:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800272c:	4b17      	ldr	r3, [pc, #92]	@ (800278c <HAL_UART_MspInit+0x174>)
 800272e:	2200      	movs	r2, #0
 8002730:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002732:	4b16      	ldr	r3, [pc, #88]	@ (800278c <HAL_UART_MspInit+0x174>)
 8002734:	2200      	movs	r2, #0
 8002736:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002738:	4b14      	ldr	r3, [pc, #80]	@ (800278c <HAL_UART_MspInit+0x174>)
 800273a:	2200      	movs	r2, #0
 800273c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800273e:	4813      	ldr	r0, [pc, #76]	@ (800278c <HAL_UART_MspInit+0x174>)
 8002740:	f003 f84e 	bl	80057e0 <HAL_DMA_Init>
 8002744:	4603      	mov	r3, r0
 8002746:	2b00      	cmp	r3, #0
 8002748:	d001      	beq.n	800274e <HAL_UART_MspInit+0x136>
    {
      Error_Handler();
 800274a:	f7fe ff6f 	bl	800162c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	4a0e      	ldr	r2, [pc, #56]	@ (800278c <HAL_UART_MspInit+0x174>)
 8002752:	639a      	str	r2, [r3, #56]	@ 0x38
 8002754:	4a0d      	ldr	r2, [pc, #52]	@ (800278c <HAL_UART_MspInit+0x174>)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800275a:	2200      	movs	r2, #0
 800275c:	2100      	movs	r1, #0
 800275e:	2027      	movs	r0, #39	@ 0x27
 8002760:	f003 f807 	bl	8005772 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002764:	2027      	movs	r0, #39	@ 0x27
 8002766:	f003 f820 	bl	80057aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800276a:	bf00      	nop
 800276c:	3728      	adds	r7, #40	@ 0x28
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	40004800 	.word	0x40004800
 8002778:	40021000 	.word	0x40021000
 800277c:	40011000 	.word	0x40011000
 8002780:	40010000 	.word	0x40010000
 8002784:	2000058c 	.word	0x2000058c
 8002788:	40020030 	.word	0x40020030
 800278c:	200005d0 	.word	0x200005d0
 8002790:	4002001c 	.word	0x4002001c

08002794 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002794:	f7fe ffe2 	bl	800175c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002798:	480b      	ldr	r0, [pc, #44]	@ (80027c8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800279a:	490c      	ldr	r1, [pc, #48]	@ (80027cc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800279c:	4a0c      	ldr	r2, [pc, #48]	@ (80027d0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800279e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027a0:	e002      	b.n	80027a8 <LoopCopyDataInit>

080027a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027a6:	3304      	adds	r3, #4

080027a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027ac:	d3f9      	bcc.n	80027a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027ae:	4a09      	ldr	r2, [pc, #36]	@ (80027d4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80027b0:	4c09      	ldr	r4, [pc, #36]	@ (80027d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80027b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027b4:	e001      	b.n	80027ba <LoopFillZerobss>

080027b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027b8:	3204      	adds	r2, #4

080027ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027bc:	d3fb      	bcc.n	80027b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027be:	f007 f927 	bl	8009a10 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80027c2:	f7fe fe75 	bl	80014b0 <main>
  bx lr
 80027c6:	4770      	bx	lr
  ldr r0, =_sdata
 80027c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027cc:	20000198 	.word	0x20000198
  ldr r2, =_sidata
 80027d0:	0800a028 	.word	0x0800a028
  ldr r2, =_sbss
 80027d4:	20000198 	.word	0x20000198
  ldr r4, =_ebss
 80027d8:	20000830 	.word	0x20000830

080027dc <ADC1_2_IRQHandler>:
 * @retval None       
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80027dc:	e7fe      	b.n	80027dc <ADC1_2_IRQHandler>
	...

080027e0 <DevSystem_Init>:
static void UltraWorkModule_CycleMode(void);
static void UltraWorkModule_AlternateMode2(void);

/**/
void DevSystem_Init(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	af00      	add	r7, sp, #0
	DevParam_Init();
 80027e4:	f001 fb62 	bl	8003eac <DevParam_Init>
	DevAD9833Set_Init();
 80027e8:	f000 ff52 	bl	8003690 <DevAD9833Set_Init>
	DevAD5160Func_Init();
 80027ec:	f000 fd26 	bl	800323c <DevAD5160Func_Init>
	DevADC1Func_Init();
 80027f0:	f001 f8e2 	bl	80039b8 <DevADC1Func_Init>
	DevUart_Init();
 80027f4:	f002 f8a8 	bl	8004948 <DevUart_Init>
	DevPwmFunc_Init();
 80027f8:	f001 fc8c 	bl	8004114 <DevPwmFunc_Init>

	HAL_GPIO_WritePin(V36CH1_4_EN_GPIO_Port, V36CH1_4_EN_Pin, GPIO_PIN_SET);
 80027fc:	2201      	movs	r2, #1
 80027fe:	2110      	movs	r1, #16
 8002800:	4805      	ldr	r0, [pc, #20]	@ (8002818 <DevSystem_Init+0x38>)
 8002802:	f004 f96f 	bl	8006ae4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(V36CH5_8_EN_GPIO_Port, V36CH5_8_EN_Pin, GPIO_PIN_SET);
 8002806:	2201      	movs	r2, #1
 8002808:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800280c:	4803      	ldr	r0, [pc, #12]	@ (800281c <DevSystem_Init+0x3c>)
 800280e:	f004 f969 	bl	8006ae4 <HAL_GPIO_WritePin>
}
 8002812:	bf00      	nop
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	40011800 	.word	0x40011800
 800281c:	40010800 	.word	0x40010800

08002820 <AppMainFunc>:

void AppMainFunc(void)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
	static uint8_t sWorkSta_old = DEVWORKSTART;
	uint8_t tag_i = 0;
 8002826:	2300      	movs	r3, #0
 8002828:	71fb      	strb	r3, [r7, #7]
	uint8_t mode = 0;
 800282a:	2300      	movs	r3, #0
 800282c:	71bb      	strb	r3, [r7, #6]

	if(WorkSta == DEVWORKSTART)
 800282e:	4b2c      	ldr	r3, [pc, #176]	@ (80028e0 <AppMainFunc+0xc0>)
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	2b01      	cmp	r3, #1
 8002834:	d125      	bne.n	8002882 <AppMainFunc+0x62>
		{
			HAL_GPIO_WritePin(Ultra_Gpio_Port[tag_i], Ultra_Gpio_Pin[tag_i], UltraEnFlg[tag_i]);
			HAL_GPIO_WritePin(Motor_Gpio_Port[tag_i], Motor_Gpio_Pin[tag_i], GPIO_PIN_RESET);
		}
#else
		mode = WorkModule;
 8002836:	4b2b      	ldr	r3, [pc, #172]	@ (80028e4 <AppMainFunc+0xc4>)
 8002838:	781b      	ldrb	r3, [r3, #0]
 800283a:	71bb      	strb	r3, [r7, #6]

		switch(mode)
 800283c:	79bb      	ldrb	r3, [r7, #6]
 800283e:	3b01      	subs	r3, #1
 8002840:	2b03      	cmp	r3, #3
 8002842:	d817      	bhi.n	8002874 <AppMainFunc+0x54>
 8002844:	a201      	add	r2, pc, #4	@ (adr r2, 800284c <AppMainFunc+0x2c>)
 8002846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800284a:	bf00      	nop
 800284c:	0800285d 	.word	0x0800285d
 8002850:	08002863 	.word	0x08002863
 8002854:	08002869 	.word	0x08002869
 8002858:	0800286f 	.word	0x0800286f
		{
		case SYNCMODE:
			/* 8*/
			UltraWorkModule_SyncMode();
 800285c:	f000 f894 	bl	8002988 <UltraWorkModule_SyncMode>
			break;
 8002860:	e00b      	b.n	800287a <AppMainFunc+0x5a>

		case ALTERMODE:
			/* */
			UltraWorkModule_AlternateMode();
 8002862:	f000 f921 	bl	8002aa8 <UltraWorkModule_AlternateMode>
			break;
 8002866:	e008      	b.n	800287a <AppMainFunc+0x5a>

		case CYCLEMODE:
			/* 8*/
			UltraWorkModule_CycleMode();
 8002868:	f000 fb5c 	bl	8002f24 <UltraWorkModule_CycleMode>
			break;
 800286c:	e005      	b.n	800287a <AppMainFunc+0x5a>

		case ALTERMODE2:
			/*2 2*/
			UltraWorkModule_AlternateMode2();
 800286e:	f000 fa7f 	bl	8002d70 <UltraWorkModule_AlternateMode2>
			break;
 8002872:	e002      	b.n	800287a <AppMainFunc+0x5a>

		default:
			UltraWorkModule_AlternateMode();
 8002874:	f000 f918 	bl	8002aa8 <UltraWorkModule_AlternateMode>
			break;
 8002878:	bf00      	nop
		}

		sWorkSta_old = DEVWORKSTART;
 800287a:	4b1b      	ldr	r3, [pc, #108]	@ (80028e8 <AppMainFunc+0xc8>)
 800287c:	2201      	movs	r2, #1
 800287e:	701a      	strb	r2, [r3, #0]
 8002880:	e027      	b.n	80028d2 <AppMainFunc+0xb2>
#endif
	}else
	{
		/**/
		if(sWorkSta_old == DEVWORKSTART)
 8002882:	4b19      	ldr	r3, [pc, #100]	@ (80028e8 <AppMainFunc+0xc8>)
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	2b01      	cmp	r3, #1
 8002888:	d123      	bne.n	80028d2 <AppMainFunc+0xb2>
		{
			for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 800288a:	2300      	movs	r3, #0
 800288c:	71fb      	strb	r3, [r7, #7]
 800288e:	e01a      	b.n	80028c6 <AppMainFunc+0xa6>
			{
				HAL_GPIO_WritePin(Motor_Gpio_Port[tag_i], Motor_Gpio_Pin[tag_i], GPIO_PIN_RESET);
 8002890:	79fb      	ldrb	r3, [r7, #7]
 8002892:	4a16      	ldr	r2, [pc, #88]	@ (80028ec <AppMainFunc+0xcc>)
 8002894:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002898:	79fb      	ldrb	r3, [r7, #7]
 800289a:	4a15      	ldr	r2, [pc, #84]	@ (80028f0 <AppMainFunc+0xd0>)
 800289c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80028a0:	2200      	movs	r2, #0
 80028a2:	4619      	mov	r1, r3
 80028a4:	f004 f91e 	bl	8006ae4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Ultra_Gpio_Port[tag_i], Ultra_Gpio_Pin[tag_i], GPIO_PIN_RESET);
 80028a8:	79fb      	ldrb	r3, [r7, #7]
 80028aa:	4a12      	ldr	r2, [pc, #72]	@ (80028f4 <AppMainFunc+0xd4>)
 80028ac:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80028b0:	79fb      	ldrb	r3, [r7, #7]
 80028b2:	4a11      	ldr	r2, [pc, #68]	@ (80028f8 <AppMainFunc+0xd8>)
 80028b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80028b8:	2200      	movs	r2, #0
 80028ba:	4619      	mov	r1, r3
 80028bc:	f004 f912 	bl	8006ae4 <HAL_GPIO_WritePin>
			for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 80028c0:	79fb      	ldrb	r3, [r7, #7]
 80028c2:	3301      	adds	r3, #1
 80028c4:	71fb      	strb	r3, [r7, #7]
 80028c6:	79fb      	ldrb	r3, [r7, #7]
 80028c8:	2b07      	cmp	r3, #7
 80028ca:	d9e1      	bls.n	8002890 <AppMainFunc+0x70>
			}
			sWorkSta_old = DEVWORKSTOP;
 80028cc:	4b06      	ldr	r3, [pc, #24]	@ (80028e8 <AppMainFunc+0xc8>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	701a      	strb	r2, [r3, #0]
		}
	}
	UltraParamReload();			//
 80028d2:	f000 f813 	bl	80028fc <UltraParamReload>
}
 80028d6:	bf00      	nop
 80028d8:	3708      	adds	r7, #8
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	20000614 	.word	0x20000614
 80028e4:	20000004 	.word	0x20000004
 80028e8:	20000078 	.word	0x20000078
 80028ec:	20000038 	.word	0x20000038
 80028f0:	20000068 	.word	0x20000068
 80028f4:	20000018 	.word	0x20000018
 80028f8:	20000058 	.word	0x20000058

080028fc <UltraParamReload>:
 *
 * 			
 *
 */
void UltraParamReload(void)
{
 80028fc:	b590      	push	{r4, r7, lr}
 80028fe:	b083      	sub	sp, #12
 8002900:	af00      	add	r7, sp, #0
	uint8_t tag_i = 0;
 8002902:	2300      	movs	r3, #0
 8002904:	71fb      	strb	r3, [r7, #7]

	/**/
	if(ParamRefresh == 1)
 8002906:	4b1a      	ldr	r3, [pc, #104]	@ (8002970 <UltraParamReload+0x74>)
 8002908:	781b      	ldrb	r3, [r3, #0]
 800290a:	2b01      	cmp	r3, #1
 800290c:	d12c      	bne.n	8002968 <UltraParamReload+0x6c>
	{
		MotorEnableFlg = DevMotor_StaGet();
 800290e:	f002 f8c1 	bl	8004a94 <DevMotor_StaGet>
 8002912:	4603      	mov	r3, r0
 8002914:	461a      	mov	r2, r3
 8002916:	4b17      	ldr	r3, [pc, #92]	@ (8002974 <UltraParamReload+0x78>)
 8002918:	701a      	strb	r2, [r3, #0]
		StimuTime = DevWork_StimuTimeGet();
 800291a:	f002 f8d5 	bl	8004ac8 <DevWork_StimuTimeGet>
 800291e:	4603      	mov	r3, r0
 8002920:	461a      	mov	r2, r3
 8002922:	4b15      	ldr	r3, [pc, #84]	@ (8002978 <UltraParamReload+0x7c>)
 8002924:	801a      	strh	r2, [r3, #0]
		IdleTime = DevWork_IdleTimeGet();
 8002926:	f002 f8e9 	bl	8004afc <DevWork_IdleTimeGet>
 800292a:	4603      	mov	r3, r0
 800292c:	461a      	mov	r2, r3
 800292e:	4b13      	ldr	r3, [pc, #76]	@ (800297c <UltraParamReload+0x80>)
 8002930:	801a      	strh	r2, [r3, #0]
		WorkModule =  DevWork_ModuleGet();
 8002932:	f002 f8fd 	bl	8004b30 <DevWork_ModuleGet>
 8002936:	4603      	mov	r3, r0
 8002938:	461a      	mov	r2, r3
 800293a:	4b11      	ldr	r3, [pc, #68]	@ (8002980 <UltraParamReload+0x84>)
 800293c:	701a      	strb	r2, [r3, #0]

		for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 800293e:	2300      	movs	r3, #0
 8002940:	71fb      	strb	r3, [r7, #7]
 8002942:	e00b      	b.n	800295c <UltraParamReload+0x60>
		{
			UltraEnFlg[tag_i] = DevUltra_StatGet(tag_i);
 8002944:	79fc      	ldrb	r4, [r7, #7]
 8002946:	79fb      	ldrb	r3, [r7, #7]
 8002948:	4618      	mov	r0, r3
 800294a:	f002 f90d 	bl	8004b68 <DevUltra_StatGet>
 800294e:	4603      	mov	r3, r0
 8002950:	461a      	mov	r2, r3
 8002952:	4b0c      	ldr	r3, [pc, #48]	@ (8002984 <UltraParamReload+0x88>)
 8002954:	551a      	strb	r2, [r3, r4]
		for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 8002956:	79fb      	ldrb	r3, [r7, #7]
 8002958:	3301      	adds	r3, #1
 800295a:	71fb      	strb	r3, [r7, #7]
 800295c:	79fb      	ldrb	r3, [r7, #7]
 800295e:	2b07      	cmp	r3, #7
 8002960:	d9f0      	bls.n	8002944 <UltraParamReload+0x48>
		}

		ParamRefresh = 0;
 8002962:	4b03      	ldr	r3, [pc, #12]	@ (8002970 <UltraParamReload+0x74>)
 8002964:	2200      	movs	r2, #0
 8002966:	701a      	strb	r2, [r3, #0]
	}
}
 8002968:	bf00      	nop
 800296a:	370c      	adds	r7, #12
 800296c:	46bd      	mov	sp, r7
 800296e:	bd90      	pop	{r4, r7, pc}
 8002970:	20000615 	.word	0x20000615
 8002974:	20000010 	.word	0x20000010
 8002978:	20000012 	.word	0x20000012
 800297c:	20000014 	.word	0x20000014
 8002980:	20000004 	.word	0x20000004
 8002984:	20000008 	.word	0x20000008

08002988 <UltraWorkModule_SyncMode>:
 *
 *			8
 *
 */
static void UltraWorkModule_SyncMode(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
	uint8_t tag_i = 0;
 800298e:	2300      	movs	r3, #0
 8002990:	71fb      	strb	r3, [r7, #7]

	if(UltraWorkTime < (StimuTime * 10))
 8002992:	4b3c      	ldr	r3, [pc, #240]	@ (8002a84 <UltraWorkModule_SyncMode+0xfc>)
 8002994:	881b      	ldrh	r3, [r3, #0]
 8002996:	461a      	mov	r2, r3
 8002998:	4613      	mov	r3, r2
 800299a:	009b      	lsls	r3, r3, #2
 800299c:	4413      	add	r3, r2
 800299e:	005b      	lsls	r3, r3, #1
 80029a0:	461a      	mov	r2, r3
 80029a2:	4b39      	ldr	r3, [pc, #228]	@ (8002a88 <UltraWorkModule_SyncMode+0x100>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d927      	bls.n	80029fa <UltraWorkModule_SyncMode+0x72>
	{
		for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 80029aa:	2300      	movs	r3, #0
 80029ac:	71fb      	strb	r3, [r7, #7]
 80029ae:	e020      	b.n	80029f2 <UltraWorkModule_SyncMode+0x6a>
		{
			HAL_GPIO_WritePin(Ultra_Gpio_Port[tag_i], Ultra_Gpio_Pin[tag_i], UltraEnFlg[tag_i]);
 80029b0:	79fb      	ldrb	r3, [r7, #7]
 80029b2:	4a36      	ldr	r2, [pc, #216]	@ (8002a8c <UltraWorkModule_SyncMode+0x104>)
 80029b4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80029b8:	79fb      	ldrb	r3, [r7, #7]
 80029ba:	4a35      	ldr	r2, [pc, #212]	@ (8002a90 <UltraWorkModule_SyncMode+0x108>)
 80029bc:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80029c0:	79fb      	ldrb	r3, [r7, #7]
 80029c2:	4a34      	ldr	r2, [pc, #208]	@ (8002a94 <UltraWorkModule_SyncMode+0x10c>)
 80029c4:	5cd3      	ldrb	r3, [r2, r3]
 80029c6:	461a      	mov	r2, r3
 80029c8:	f004 f88c 	bl	8006ae4 <HAL_GPIO_WritePin>

			if(MotorEnableFlg == 1)
 80029cc:	4b32      	ldr	r3, [pc, #200]	@ (8002a98 <UltraWorkModule_SyncMode+0x110>)
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d10b      	bne.n	80029ec <UltraWorkModule_SyncMode+0x64>
			{
				HAL_GPIO_WritePin(Motor_Gpio_Port[tag_i], Motor_Gpio_Pin[tag_i], GPIO_PIN_SET);
 80029d4:	79fb      	ldrb	r3, [r7, #7]
 80029d6:	4a31      	ldr	r2, [pc, #196]	@ (8002a9c <UltraWorkModule_SyncMode+0x114>)
 80029d8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80029dc:	79fb      	ldrb	r3, [r7, #7]
 80029de:	4a30      	ldr	r2, [pc, #192]	@ (8002aa0 <UltraWorkModule_SyncMode+0x118>)
 80029e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80029e4:	2201      	movs	r2, #1
 80029e6:	4619      	mov	r1, r3
 80029e8:	f004 f87c 	bl	8006ae4 <HAL_GPIO_WritePin>
		for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 80029ec:	79fb      	ldrb	r3, [r7, #7]
 80029ee:	3301      	adds	r3, #1
 80029f0:	71fb      	strb	r3, [r7, #7]
 80029f2:	79fb      	ldrb	r3, [r7, #7]
 80029f4:	2b07      	cmp	r3, #7
 80029f6:	d9db      	bls.n	80029b0 <UltraWorkModule_SyncMode+0x28>
		}
	}else
	{
		UltraWorkTime = 0;
	}
}
 80029f8:	e040      	b.n	8002a7c <UltraWorkModule_SyncMode+0xf4>
	}else if((UltraWorkTime >= StimuTime * 10) && (UltraWorkTime < (StimuTime + IdleTime) * 10))
 80029fa:	4b22      	ldr	r3, [pc, #136]	@ (8002a84 <UltraWorkModule_SyncMode+0xfc>)
 80029fc:	881b      	ldrh	r3, [r3, #0]
 80029fe:	461a      	mov	r2, r3
 8002a00:	4613      	mov	r3, r2
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	4413      	add	r3, r2
 8002a06:	005b      	lsls	r3, r3, #1
 8002a08:	461a      	mov	r2, r3
 8002a0a:	4b1f      	ldr	r3, [pc, #124]	@ (8002a88 <UltraWorkModule_SyncMode+0x100>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d830      	bhi.n	8002a74 <UltraWorkModule_SyncMode+0xec>
 8002a12:	4b1c      	ldr	r3, [pc, #112]	@ (8002a84 <UltraWorkModule_SyncMode+0xfc>)
 8002a14:	881b      	ldrh	r3, [r3, #0]
 8002a16:	461a      	mov	r2, r3
 8002a18:	4b22      	ldr	r3, [pc, #136]	@ (8002aa4 <UltraWorkModule_SyncMode+0x11c>)
 8002a1a:	881b      	ldrh	r3, [r3, #0]
 8002a1c:	441a      	add	r2, r3
 8002a1e:	4613      	mov	r3, r2
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	4413      	add	r3, r2
 8002a24:	005b      	lsls	r3, r3, #1
 8002a26:	461a      	mov	r2, r3
 8002a28:	4b17      	ldr	r3, [pc, #92]	@ (8002a88 <UltraWorkModule_SyncMode+0x100>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d921      	bls.n	8002a74 <UltraWorkModule_SyncMode+0xec>
		for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 8002a30:	2300      	movs	r3, #0
 8002a32:	71fb      	strb	r3, [r7, #7]
 8002a34:	e01a      	b.n	8002a6c <UltraWorkModule_SyncMode+0xe4>
			HAL_GPIO_WritePin(Ultra_Gpio_Port[tag_i], Ultra_Gpio_Pin[tag_i], GPIO_PIN_RESET);
 8002a36:	79fb      	ldrb	r3, [r7, #7]
 8002a38:	4a14      	ldr	r2, [pc, #80]	@ (8002a8c <UltraWorkModule_SyncMode+0x104>)
 8002a3a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002a3e:	79fb      	ldrb	r3, [r7, #7]
 8002a40:	4a13      	ldr	r2, [pc, #76]	@ (8002a90 <UltraWorkModule_SyncMode+0x108>)
 8002a42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a46:	2200      	movs	r2, #0
 8002a48:	4619      	mov	r1, r3
 8002a4a:	f004 f84b 	bl	8006ae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Motor_Gpio_Port[tag_i], Motor_Gpio_Pin[tag_i], GPIO_PIN_RESET);
 8002a4e:	79fb      	ldrb	r3, [r7, #7]
 8002a50:	4a12      	ldr	r2, [pc, #72]	@ (8002a9c <UltraWorkModule_SyncMode+0x114>)
 8002a52:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002a56:	79fb      	ldrb	r3, [r7, #7]
 8002a58:	4a11      	ldr	r2, [pc, #68]	@ (8002aa0 <UltraWorkModule_SyncMode+0x118>)
 8002a5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	4619      	mov	r1, r3
 8002a62:	f004 f83f 	bl	8006ae4 <HAL_GPIO_WritePin>
		for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 8002a66:	79fb      	ldrb	r3, [r7, #7]
 8002a68:	3301      	adds	r3, #1
 8002a6a:	71fb      	strb	r3, [r7, #7]
 8002a6c:	79fb      	ldrb	r3, [r7, #7]
 8002a6e:	2b07      	cmp	r3, #7
 8002a70:	d9e1      	bls.n	8002a36 <UltraWorkModule_SyncMode+0xae>
	}else if((UltraWorkTime >= StimuTime * 10) && (UltraWorkTime < (StimuTime + IdleTime) * 10))
 8002a72:	e003      	b.n	8002a7c <UltraWorkModule_SyncMode+0xf4>
		UltraWorkTime = 0;
 8002a74:	4b04      	ldr	r3, [pc, #16]	@ (8002a88 <UltraWorkModule_SyncMode+0x100>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	601a      	str	r2, [r3, #0]
}
 8002a7a:	e7ff      	b.n	8002a7c <UltraWorkModule_SyncMode+0xf4>
 8002a7c:	bf00      	nop
 8002a7e:	3708      	adds	r7, #8
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	20000012 	.word	0x20000012
 8002a88:	20000618 	.word	0x20000618
 8002a8c:	20000018 	.word	0x20000018
 8002a90:	20000058 	.word	0x20000058
 8002a94:	20000008 	.word	0x20000008
 8002a98:	20000010 	.word	0x20000010
 8002a9c:	20000038 	.word	0x20000038
 8002aa0:	20000068 	.word	0x20000068
 8002aa4:	20000014 	.word	0x20000014

08002aa8 <UltraWorkModule_AlternateMode>:
 *
 *			8(4)
 *
 */
static void UltraWorkModule_AlternateMode(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b082      	sub	sp, #8
 8002aac:	af00      	add	r7, sp, #0
	uint8_t tag_i = 0;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	71fb      	strb	r3, [r7, #7]

	if(UltraWorkTime < (StimuTime * 10))
 8002ab2:	4ba6      	ldr	r3, [pc, #664]	@ (8002d4c <UltraWorkModule_AlternateMode+0x2a4>)
 8002ab4:	881b      	ldrh	r3, [r3, #0]
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	4613      	mov	r3, r2
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	4413      	add	r3, r2
 8002abe:	005b      	lsls	r3, r3, #1
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	4ba3      	ldr	r3, [pc, #652]	@ (8002d50 <UltraWorkModule_AlternateMode+0x2a8>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d946      	bls.n	8002b58 <UltraWorkModule_AlternateMode+0xb0>
	{
		for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 8002aca:	2300      	movs	r3, #0
 8002acc:	71fb      	strb	r3, [r7, #7]
 8002ace:	e03f      	b.n	8002b50 <UltraWorkModule_AlternateMode+0xa8>
		{
			//
			if((tag_i % 2) == 0)
 8002ad0:	79fb      	ldrb	r3, [r7, #7]
 8002ad2:	f003 0301 	and.w	r3, r3, #1
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d11e      	bne.n	8002b1a <UltraWorkModule_AlternateMode+0x72>
			{
				HAL_GPIO_WritePin(Ultra_Gpio_Port[tag_i], Ultra_Gpio_Pin[tag_i], (GPIO_PinState)UltraEnFlg[tag_i]);
 8002adc:	79fb      	ldrb	r3, [r7, #7]
 8002ade:	4a9d      	ldr	r2, [pc, #628]	@ (8002d54 <UltraWorkModule_AlternateMode+0x2ac>)
 8002ae0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002ae4:	79fb      	ldrb	r3, [r7, #7]
 8002ae6:	4a9c      	ldr	r2, [pc, #624]	@ (8002d58 <UltraWorkModule_AlternateMode+0x2b0>)
 8002ae8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002aec:	79fb      	ldrb	r3, [r7, #7]
 8002aee:	4a9b      	ldr	r2, [pc, #620]	@ (8002d5c <UltraWorkModule_AlternateMode+0x2b4>)
 8002af0:	5cd3      	ldrb	r3, [r2, r3]
 8002af2:	461a      	mov	r2, r3
 8002af4:	f003 fff6 	bl	8006ae4 <HAL_GPIO_WritePin>
				if(DevParamRead.UltraParam.VibraEnableFlg == 1)
 8002af8:	4b99      	ldr	r3, [pc, #612]	@ (8002d60 <UltraWorkModule_AlternateMode+0x2b8>)
 8002afa:	8b5b      	ldrh	r3, [r3, #26]
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d124      	bne.n	8002b4a <UltraWorkModule_AlternateMode+0xa2>
				{
					HAL_GPIO_WritePin(Motor_Gpio_Port[tag_i], Motor_Gpio_Pin[tag_i], GPIO_PIN_SET);
 8002b00:	79fb      	ldrb	r3, [r7, #7]
 8002b02:	4a98      	ldr	r2, [pc, #608]	@ (8002d64 <UltraWorkModule_AlternateMode+0x2bc>)
 8002b04:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002b08:	79fb      	ldrb	r3, [r7, #7]
 8002b0a:	4a97      	ldr	r2, [pc, #604]	@ (8002d68 <UltraWorkModule_AlternateMode+0x2c0>)
 8002b0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002b10:	2201      	movs	r2, #1
 8002b12:	4619      	mov	r1, r3
 8002b14:	f003 ffe6 	bl	8006ae4 <HAL_GPIO_WritePin>
 8002b18:	e017      	b.n	8002b4a <UltraWorkModule_AlternateMode+0xa2>
				}
			}else
			{
				HAL_GPIO_WritePin(Motor_Gpio_Port[tag_i], Motor_Gpio_Pin[tag_i], GPIO_PIN_RESET);
 8002b1a:	79fb      	ldrb	r3, [r7, #7]
 8002b1c:	4a91      	ldr	r2, [pc, #580]	@ (8002d64 <UltraWorkModule_AlternateMode+0x2bc>)
 8002b1e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002b22:	79fb      	ldrb	r3, [r7, #7]
 8002b24:	4a90      	ldr	r2, [pc, #576]	@ (8002d68 <UltraWorkModule_AlternateMode+0x2c0>)
 8002b26:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	4619      	mov	r1, r3
 8002b2e:	f003 ffd9 	bl	8006ae4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Ultra_Gpio_Port[tag_i], Ultra_Gpio_Pin[tag_i], GPIO_PIN_RESET);
 8002b32:	79fb      	ldrb	r3, [r7, #7]
 8002b34:	4a87      	ldr	r2, [pc, #540]	@ (8002d54 <UltraWorkModule_AlternateMode+0x2ac>)
 8002b36:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002b3a:	79fb      	ldrb	r3, [r7, #7]
 8002b3c:	4a86      	ldr	r2, [pc, #536]	@ (8002d58 <UltraWorkModule_AlternateMode+0x2b0>)
 8002b3e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002b42:	2200      	movs	r2, #0
 8002b44:	4619      	mov	r1, r3
 8002b46:	f003 ffcd 	bl	8006ae4 <HAL_GPIO_WritePin>
		for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 8002b4a:	79fb      	ldrb	r3, [r7, #7]
 8002b4c:	3301      	adds	r3, #1
 8002b4e:	71fb      	strb	r3, [r7, #7]
 8002b50:	79fb      	ldrb	r3, [r7, #7]
 8002b52:	2b07      	cmp	r3, #7
 8002b54:	d9bc      	bls.n	8002ad0 <UltraWorkModule_AlternateMode+0x28>
		}
	}else
	{
		UltraWorkTime = 0;
	}
}
 8002b56:	e0f5      	b.n	8002d44 <UltraWorkModule_AlternateMode+0x29c>
	}else if((UltraWorkTime >= (StimuTime * 10)) && (UltraWorkTime < ((IdleTime + StimuTime) * 5)))
 8002b58:	4b7c      	ldr	r3, [pc, #496]	@ (8002d4c <UltraWorkModule_AlternateMode+0x2a4>)
 8002b5a:	881b      	ldrh	r3, [r3, #0]
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	4613      	mov	r3, r2
 8002b60:	009b      	lsls	r3, r3, #2
 8002b62:	4413      	add	r3, r2
 8002b64:	005b      	lsls	r3, r3, #1
 8002b66:	461a      	mov	r2, r3
 8002b68:	4b79      	ldr	r3, [pc, #484]	@ (8002d50 <UltraWorkModule_AlternateMode+0x2a8>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d833      	bhi.n	8002bd8 <UltraWorkModule_AlternateMode+0x130>
 8002b70:	4b7e      	ldr	r3, [pc, #504]	@ (8002d6c <UltraWorkModule_AlternateMode+0x2c4>)
 8002b72:	881b      	ldrh	r3, [r3, #0]
 8002b74:	461a      	mov	r2, r3
 8002b76:	4b75      	ldr	r3, [pc, #468]	@ (8002d4c <UltraWorkModule_AlternateMode+0x2a4>)
 8002b78:	881b      	ldrh	r3, [r3, #0]
 8002b7a:	441a      	add	r2, r3
 8002b7c:	4613      	mov	r3, r2
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	4413      	add	r3, r2
 8002b82:	461a      	mov	r2, r3
 8002b84:	4b72      	ldr	r3, [pc, #456]	@ (8002d50 <UltraWorkModule_AlternateMode+0x2a8>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d925      	bls.n	8002bd8 <UltraWorkModule_AlternateMode+0x130>
		for(tag_i = 0;tag_i < (ULTRACHNUM / 2);tag_i++)
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	71fb      	strb	r3, [r7, #7]
 8002b90:	e01e      	b.n	8002bd0 <UltraWorkModule_AlternateMode+0x128>
			HAL_GPIO_WritePin(Motor_Gpio_Port[tag_i * 2], Motor_Gpio_Pin[tag_i * 2], GPIO_PIN_RESET);
 8002b92:	79fb      	ldrb	r3, [r7, #7]
 8002b94:	005b      	lsls	r3, r3, #1
 8002b96:	4a73      	ldr	r2, [pc, #460]	@ (8002d64 <UltraWorkModule_AlternateMode+0x2bc>)
 8002b98:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002b9c:	79fb      	ldrb	r3, [r7, #7]
 8002b9e:	005b      	lsls	r3, r3, #1
 8002ba0:	4a71      	ldr	r2, [pc, #452]	@ (8002d68 <UltraWorkModule_AlternateMode+0x2c0>)
 8002ba2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	4619      	mov	r1, r3
 8002baa:	f003 ff9b 	bl	8006ae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Ultra_Gpio_Port[tag_i * 2], Ultra_Gpio_Pin[tag_i * 2], GPIO_PIN_RESET);
 8002bae:	79fb      	ldrb	r3, [r7, #7]
 8002bb0:	005b      	lsls	r3, r3, #1
 8002bb2:	4a68      	ldr	r2, [pc, #416]	@ (8002d54 <UltraWorkModule_AlternateMode+0x2ac>)
 8002bb4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002bb8:	79fb      	ldrb	r3, [r7, #7]
 8002bba:	005b      	lsls	r3, r3, #1
 8002bbc:	4a66      	ldr	r2, [pc, #408]	@ (8002d58 <UltraWorkModule_AlternateMode+0x2b0>)
 8002bbe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	f003 ff8d 	bl	8006ae4 <HAL_GPIO_WritePin>
		for(tag_i = 0;tag_i < (ULTRACHNUM / 2);tag_i++)
 8002bca:	79fb      	ldrb	r3, [r7, #7]
 8002bcc:	3301      	adds	r3, #1
 8002bce:	71fb      	strb	r3, [r7, #7]
 8002bd0:	79fb      	ldrb	r3, [r7, #7]
 8002bd2:	2b03      	cmp	r3, #3
 8002bd4:	d9dd      	bls.n	8002b92 <UltraWorkModule_AlternateMode+0xea>
	}else if((UltraWorkTime >= (StimuTime * 10)) && (UltraWorkTime < ((IdleTime + StimuTime) * 5)))
 8002bd6:	e0b5      	b.n	8002d44 <UltraWorkModule_AlternateMode+0x29c>
	}else if((UltraWorkTime >= ((IdleTime + StimuTime) * 5)) && (UltraWorkTime < (StimuTime * 15 + IdleTime * 5)))
 8002bd8:	4b64      	ldr	r3, [pc, #400]	@ (8002d6c <UltraWorkModule_AlternateMode+0x2c4>)
 8002bda:	881b      	ldrh	r3, [r3, #0]
 8002bdc:	461a      	mov	r2, r3
 8002bde:	4b5b      	ldr	r3, [pc, #364]	@ (8002d4c <UltraWorkModule_AlternateMode+0x2a4>)
 8002be0:	881b      	ldrh	r3, [r3, #0]
 8002be2:	441a      	add	r2, r3
 8002be4:	4613      	mov	r3, r2
 8002be6:	009b      	lsls	r3, r3, #2
 8002be8:	4413      	add	r3, r2
 8002bea:	461a      	mov	r2, r3
 8002bec:	4b58      	ldr	r3, [pc, #352]	@ (8002d50 <UltraWorkModule_AlternateMode+0x2a8>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d858      	bhi.n	8002ca6 <UltraWorkModule_AlternateMode+0x1fe>
 8002bf4:	4b55      	ldr	r3, [pc, #340]	@ (8002d4c <UltraWorkModule_AlternateMode+0x2a4>)
 8002bf6:	881b      	ldrh	r3, [r3, #0]
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	4613      	mov	r3, r2
 8002bfc:	011b      	lsls	r3, r3, #4
 8002bfe:	1a9a      	subs	r2, r3, r2
 8002c00:	4b5a      	ldr	r3, [pc, #360]	@ (8002d6c <UltraWorkModule_AlternateMode+0x2c4>)
 8002c02:	881b      	ldrh	r3, [r3, #0]
 8002c04:	4619      	mov	r1, r3
 8002c06:	460b      	mov	r3, r1
 8002c08:	009b      	lsls	r3, r3, #2
 8002c0a:	440b      	add	r3, r1
 8002c0c:	4413      	add	r3, r2
 8002c0e:	461a      	mov	r2, r3
 8002c10:	4b4f      	ldr	r3, [pc, #316]	@ (8002d50 <UltraWorkModule_AlternateMode+0x2a8>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d946      	bls.n	8002ca6 <UltraWorkModule_AlternateMode+0x1fe>
		for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 8002c18:	2300      	movs	r3, #0
 8002c1a:	71fb      	strb	r3, [r7, #7]
 8002c1c:	e03f      	b.n	8002c9e <UltraWorkModule_AlternateMode+0x1f6>
			if((tag_i % 2) == 1)
 8002c1e:	79fb      	ldrb	r3, [r7, #7]
 8002c20:	f003 0301 	and.w	r3, r3, #1
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d01e      	beq.n	8002c68 <UltraWorkModule_AlternateMode+0x1c0>
				HAL_GPIO_WritePin(Ultra_Gpio_Port[tag_i], Ultra_Gpio_Pin[tag_i], (GPIO_PinState)UltraEnFlg[tag_i]);
 8002c2a:	79fb      	ldrb	r3, [r7, #7]
 8002c2c:	4a49      	ldr	r2, [pc, #292]	@ (8002d54 <UltraWorkModule_AlternateMode+0x2ac>)
 8002c2e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002c32:	79fb      	ldrb	r3, [r7, #7]
 8002c34:	4a48      	ldr	r2, [pc, #288]	@ (8002d58 <UltraWorkModule_AlternateMode+0x2b0>)
 8002c36:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002c3a:	79fb      	ldrb	r3, [r7, #7]
 8002c3c:	4a47      	ldr	r2, [pc, #284]	@ (8002d5c <UltraWorkModule_AlternateMode+0x2b4>)
 8002c3e:	5cd3      	ldrb	r3, [r2, r3]
 8002c40:	461a      	mov	r2, r3
 8002c42:	f003 ff4f 	bl	8006ae4 <HAL_GPIO_WritePin>
				if(DevParamRead.UltraParam.VibraEnableFlg == 1)
 8002c46:	4b46      	ldr	r3, [pc, #280]	@ (8002d60 <UltraWorkModule_AlternateMode+0x2b8>)
 8002c48:	8b5b      	ldrh	r3, [r3, #26]
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d124      	bne.n	8002c98 <UltraWorkModule_AlternateMode+0x1f0>
					HAL_GPIO_WritePin(Motor_Gpio_Port[tag_i], Motor_Gpio_Pin[tag_i], GPIO_PIN_SET);
 8002c4e:	79fb      	ldrb	r3, [r7, #7]
 8002c50:	4a44      	ldr	r2, [pc, #272]	@ (8002d64 <UltraWorkModule_AlternateMode+0x2bc>)
 8002c52:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002c56:	79fb      	ldrb	r3, [r7, #7]
 8002c58:	4a43      	ldr	r2, [pc, #268]	@ (8002d68 <UltraWorkModule_AlternateMode+0x2c0>)
 8002c5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002c5e:	2201      	movs	r2, #1
 8002c60:	4619      	mov	r1, r3
 8002c62:	f003 ff3f 	bl	8006ae4 <HAL_GPIO_WritePin>
 8002c66:	e017      	b.n	8002c98 <UltraWorkModule_AlternateMode+0x1f0>
				HAL_GPIO_WritePin(Motor_Gpio_Port[tag_i], Motor_Gpio_Pin[tag_i], GPIO_PIN_RESET);
 8002c68:	79fb      	ldrb	r3, [r7, #7]
 8002c6a:	4a3e      	ldr	r2, [pc, #248]	@ (8002d64 <UltraWorkModule_AlternateMode+0x2bc>)
 8002c6c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002c70:	79fb      	ldrb	r3, [r7, #7]
 8002c72:	4a3d      	ldr	r2, [pc, #244]	@ (8002d68 <UltraWorkModule_AlternateMode+0x2c0>)
 8002c74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	f003 ff32 	bl	8006ae4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Ultra_Gpio_Port[tag_i], Ultra_Gpio_Pin[tag_i], GPIO_PIN_RESET);
 8002c80:	79fb      	ldrb	r3, [r7, #7]
 8002c82:	4a34      	ldr	r2, [pc, #208]	@ (8002d54 <UltraWorkModule_AlternateMode+0x2ac>)
 8002c84:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002c88:	79fb      	ldrb	r3, [r7, #7]
 8002c8a:	4a33      	ldr	r2, [pc, #204]	@ (8002d58 <UltraWorkModule_AlternateMode+0x2b0>)
 8002c8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002c90:	2200      	movs	r2, #0
 8002c92:	4619      	mov	r1, r3
 8002c94:	f003 ff26 	bl	8006ae4 <HAL_GPIO_WritePin>
		for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 8002c98:	79fb      	ldrb	r3, [r7, #7]
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	71fb      	strb	r3, [r7, #7]
 8002c9e:	79fb      	ldrb	r3, [r7, #7]
 8002ca0:	2b07      	cmp	r3, #7
 8002ca2:	d9bc      	bls.n	8002c1e <UltraWorkModule_AlternateMode+0x176>
	}else if((UltraWorkTime >= ((IdleTime + StimuTime) * 5)) && (UltraWorkTime < (StimuTime * 15 + IdleTime * 5)))
 8002ca4:	e04e      	b.n	8002d44 <UltraWorkModule_AlternateMode+0x29c>
	}else if((UltraWorkTime >= (StimuTime * 15 + IdleTime * 5)) && (UltraWorkTime < (StimuTime * 10 + IdleTime * 10)))
 8002ca6:	4b29      	ldr	r3, [pc, #164]	@ (8002d4c <UltraWorkModule_AlternateMode+0x2a4>)
 8002ca8:	881b      	ldrh	r3, [r3, #0]
 8002caa:	461a      	mov	r2, r3
 8002cac:	4613      	mov	r3, r2
 8002cae:	011b      	lsls	r3, r3, #4
 8002cb0:	1a9a      	subs	r2, r3, r2
 8002cb2:	4b2e      	ldr	r3, [pc, #184]	@ (8002d6c <UltraWorkModule_AlternateMode+0x2c4>)
 8002cb4:	881b      	ldrh	r3, [r3, #0]
 8002cb6:	4619      	mov	r1, r3
 8002cb8:	460b      	mov	r3, r1
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	440b      	add	r3, r1
 8002cbe:	4413      	add	r3, r2
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	4b23      	ldr	r3, [pc, #140]	@ (8002d50 <UltraWorkModule_AlternateMode+0x2a8>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d838      	bhi.n	8002d3c <UltraWorkModule_AlternateMode+0x294>
 8002cca:	4b20      	ldr	r3, [pc, #128]	@ (8002d4c <UltraWorkModule_AlternateMode+0x2a4>)
 8002ccc:	881b      	ldrh	r3, [r3, #0]
 8002cce:	461a      	mov	r2, r3
 8002cd0:	4b26      	ldr	r3, [pc, #152]	@ (8002d6c <UltraWorkModule_AlternateMode+0x2c4>)
 8002cd2:	881b      	ldrh	r3, [r3, #0]
 8002cd4:	441a      	add	r2, r3
 8002cd6:	4613      	mov	r3, r2
 8002cd8:	009b      	lsls	r3, r3, #2
 8002cda:	4413      	add	r3, r2
 8002cdc:	005b      	lsls	r3, r3, #1
 8002cde:	461a      	mov	r2, r3
 8002ce0:	4b1b      	ldr	r3, [pc, #108]	@ (8002d50 <UltraWorkModule_AlternateMode+0x2a8>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d929      	bls.n	8002d3c <UltraWorkModule_AlternateMode+0x294>
		for(tag_i = 0;tag_i < (ULTRACHNUM / 2);tag_i++)
 8002ce8:	2300      	movs	r3, #0
 8002cea:	71fb      	strb	r3, [r7, #7]
 8002cec:	e022      	b.n	8002d34 <UltraWorkModule_AlternateMode+0x28c>
			HAL_GPIO_WritePin(Motor_Gpio_Port[tag_i * 2 + 1], Motor_Gpio_Pin[tag_i * 2 + 1], GPIO_PIN_RESET);
 8002cee:	79fb      	ldrb	r3, [r7, #7]
 8002cf0:	005b      	lsls	r3, r3, #1
 8002cf2:	3301      	adds	r3, #1
 8002cf4:	4a1b      	ldr	r2, [pc, #108]	@ (8002d64 <UltraWorkModule_AlternateMode+0x2bc>)
 8002cf6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002cfa:	79fb      	ldrb	r3, [r7, #7]
 8002cfc:	005b      	lsls	r3, r3, #1
 8002cfe:	3301      	adds	r3, #1
 8002d00:	4a19      	ldr	r2, [pc, #100]	@ (8002d68 <UltraWorkModule_AlternateMode+0x2c0>)
 8002d02:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002d06:	2200      	movs	r2, #0
 8002d08:	4619      	mov	r1, r3
 8002d0a:	f003 feeb 	bl	8006ae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Ultra_Gpio_Port[tag_i * 2 + 1], Ultra_Gpio_Pin[tag_i * 2 + 1], GPIO_PIN_RESET);
 8002d0e:	79fb      	ldrb	r3, [r7, #7]
 8002d10:	005b      	lsls	r3, r3, #1
 8002d12:	3301      	adds	r3, #1
 8002d14:	4a0f      	ldr	r2, [pc, #60]	@ (8002d54 <UltraWorkModule_AlternateMode+0x2ac>)
 8002d16:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002d1a:	79fb      	ldrb	r3, [r7, #7]
 8002d1c:	005b      	lsls	r3, r3, #1
 8002d1e:	3301      	adds	r3, #1
 8002d20:	4a0d      	ldr	r2, [pc, #52]	@ (8002d58 <UltraWorkModule_AlternateMode+0x2b0>)
 8002d22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002d26:	2200      	movs	r2, #0
 8002d28:	4619      	mov	r1, r3
 8002d2a:	f003 fedb 	bl	8006ae4 <HAL_GPIO_WritePin>
		for(tag_i = 0;tag_i < (ULTRACHNUM / 2);tag_i++)
 8002d2e:	79fb      	ldrb	r3, [r7, #7]
 8002d30:	3301      	adds	r3, #1
 8002d32:	71fb      	strb	r3, [r7, #7]
 8002d34:	79fb      	ldrb	r3, [r7, #7]
 8002d36:	2b03      	cmp	r3, #3
 8002d38:	d9d9      	bls.n	8002cee <UltraWorkModule_AlternateMode+0x246>
	}else if((UltraWorkTime >= (StimuTime * 15 + IdleTime * 5)) && (UltraWorkTime < (StimuTime * 10 + IdleTime * 10)))
 8002d3a:	e003      	b.n	8002d44 <UltraWorkModule_AlternateMode+0x29c>
		UltraWorkTime = 0;
 8002d3c:	4b04      	ldr	r3, [pc, #16]	@ (8002d50 <UltraWorkModule_AlternateMode+0x2a8>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	601a      	str	r2, [r3, #0]
}
 8002d42:	e7ff      	b.n	8002d44 <UltraWorkModule_AlternateMode+0x29c>
 8002d44:	bf00      	nop
 8002d46:	3708      	adds	r7, #8
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}
 8002d4c:	20000012 	.word	0x20000012
 8002d50:	20000618 	.word	0x20000618
 8002d54:	20000018 	.word	0x20000018
 8002d58:	20000058 	.word	0x20000058
 8002d5c:	20000008 	.word	0x20000008
 8002d60:	2000061c 	.word	0x2000061c
 8002d64:	20000038 	.word	0x20000038
 8002d68:	20000068 	.word	0x20000068
 8002d6c:	20000014 	.word	0x20000014

08002d70 <UltraWorkModule_AlternateMode2>:
 *
 *			8(2)
 *
 */
static void UltraWorkModule_AlternateMode2(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b084      	sub	sp, #16
 8002d74:	af00      	add	r7, sp, #0
	uint8_t tag_i = 0;
 8002d76:	2300      	movs	r3, #0
 8002d78:	73fb      	strb	r3, [r7, #15]
	uint8_t group_id = 0;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	73bb      	strb	r3, [r7, #14]
	uint32_t idle_start,idle_stop;
	uint32_t alter_cycle = 0;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	60bb      	str	r3, [r7, #8]

	alter_cycle = (IdleTime + StimuTime) / 4;
 8002d82:	4b5f      	ldr	r3, [pc, #380]	@ (8002f00 <UltraWorkModule_AlternateMode2+0x190>)
 8002d84:	881b      	ldrh	r3, [r3, #0]
 8002d86:	461a      	mov	r2, r3
 8002d88:	4b5e      	ldr	r3, [pc, #376]	@ (8002f04 <UltraWorkModule_AlternateMode2+0x194>)
 8002d8a:	881b      	ldrh	r3, [r3, #0]
 8002d8c:	4413      	add	r3, r2
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	da00      	bge.n	8002d94 <UltraWorkModule_AlternateMode2+0x24>
 8002d92:	3303      	adds	r3, #3
 8002d94:	109b      	asrs	r3, r3, #2
 8002d96:	60bb      	str	r3, [r7, #8]
	group_id = UltraWorkTime / alter_cycle;
 8002d98:	4b5b      	ldr	r3, [pc, #364]	@ (8002f08 <UltraWorkModule_AlternateMode2+0x198>)
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002da2:	73bb      	strb	r3, [r7, #14]
	idle_start = ((group_id + 4) * StimuTime / 4) + group_id * IdleTime;
 8002da4:	7bbb      	ldrb	r3, [r7, #14]
 8002da6:	3304      	adds	r3, #4
 8002da8:	4a56      	ldr	r2, [pc, #344]	@ (8002f04 <UltraWorkModule_AlternateMode2+0x194>)
 8002daa:	8812      	ldrh	r2, [r2, #0]
 8002dac:	fb02 f303 	mul.w	r3, r2, r3
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	da00      	bge.n	8002db6 <UltraWorkModule_AlternateMode2+0x46>
 8002db4:	3303      	adds	r3, #3
 8002db6:	109b      	asrs	r3, r3, #2
 8002db8:	4619      	mov	r1, r3
 8002dba:	7bbb      	ldrb	r3, [r7, #14]
 8002dbc:	4a50      	ldr	r2, [pc, #320]	@ (8002f00 <UltraWorkModule_AlternateMode2+0x190>)
 8002dbe:	8812      	ldrh	r2, [r2, #0]
 8002dc0:	fb02 f303 	mul.w	r3, r2, r3
 8002dc4:	440b      	add	r3, r1
 8002dc6:	607b      	str	r3, [r7, #4]
	idle_stop = alter_cycle * (group_id + 1);
 8002dc8:	7bbb      	ldrb	r3, [r7, #14]
 8002dca:	3301      	adds	r3, #1
 8002dcc:	461a      	mov	r2, r3
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	fb02 f303 	mul.w	r3, r2, r3
 8002dd4:	603b      	str	r3, [r7, #0]

	if((UltraWorkTime > idle_start) && (UltraWorkTime <= idle_stop))
 8002dd6:	4b4c      	ldr	r3, [pc, #304]	@ (8002f08 <UltraWorkModule_AlternateMode2+0x198>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	d206      	bcs.n	8002dee <UltraWorkModule_AlternateMode2+0x7e>
 8002de0:	4b49      	ldr	r3, [pc, #292]	@ (8002f08 <UltraWorkModule_AlternateMode2+0x198>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	683a      	ldr	r2, [r7, #0]
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d301      	bcc.n	8002dee <UltraWorkModule_AlternateMode2+0x7e>
	{
		group_id = 4;
 8002dea:	2304      	movs	r3, #4
 8002dec:	73bb      	strb	r3, [r7, #14]
	}

	switch(group_id)
 8002dee:	7bbb      	ldrb	r3, [r7, #14]
 8002df0:	2b03      	cmp	r3, #3
 8002df2:	dc02      	bgt.n	8002dfa <UltraWorkModule_AlternateMode2+0x8a>
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	da03      	bge.n	8002e00 <UltraWorkModule_AlternateMode2+0x90>
			HAL_GPIO_WritePin(Motor_Gpio_Port[tag_i], Motor_Gpio_Pin[tag_i], GPIO_PIN_RESET);
			HAL_GPIO_WritePin(Ultra_Gpio_Port[tag_i], Ultra_Gpio_Pin[tag_i], GPIO_PIN_RESET);
		}
		break;
	default:
		break;
 8002df8:	e070      	b.n	8002edc <UltraWorkModule_AlternateMode2+0x16c>
	switch(group_id)
 8002dfa:	2b04      	cmp	r3, #4
 8002dfc:	d04c      	beq.n	8002e98 <UltraWorkModule_AlternateMode2+0x128>
		break;
 8002dfe:	e06d      	b.n	8002edc <UltraWorkModule_AlternateMode2+0x16c>
		for(tag_i = 0;tag_i < ULTRACHNUM;tag_i ++)
 8002e00:	2300      	movs	r3, #0
 8002e02:	73fb      	strb	r3, [r7, #15]
 8002e04:	e044      	b.n	8002e90 <UltraWorkModule_AlternateMode2+0x120>
			if((tag_i == (group_id * 2)) || (tag_i == (group_id * 2 + 1)))
 8002e06:	7bfa      	ldrb	r2, [r7, #15]
 8002e08:	7bbb      	ldrb	r3, [r7, #14]
 8002e0a:	005b      	lsls	r3, r3, #1
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d005      	beq.n	8002e1c <UltraWorkModule_AlternateMode2+0xac>
 8002e10:	7bfa      	ldrb	r2, [r7, #15]
 8002e12:	7bbb      	ldrb	r3, [r7, #14]
 8002e14:	005b      	lsls	r3, r3, #1
 8002e16:	3301      	adds	r3, #1
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d11e      	bne.n	8002e5a <UltraWorkModule_AlternateMode2+0xea>
				HAL_GPIO_WritePin(Motor_Gpio_Port[tag_i], Motor_Gpio_Pin[tag_i], (GPIO_PinState)UltraEnFlg[tag_i]);
 8002e1c:	7bfb      	ldrb	r3, [r7, #15]
 8002e1e:	4a3b      	ldr	r2, [pc, #236]	@ (8002f0c <UltraWorkModule_AlternateMode2+0x19c>)
 8002e20:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002e24:	7bfb      	ldrb	r3, [r7, #15]
 8002e26:	4a3a      	ldr	r2, [pc, #232]	@ (8002f10 <UltraWorkModule_AlternateMode2+0x1a0>)
 8002e28:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002e2c:	7bfb      	ldrb	r3, [r7, #15]
 8002e2e:	4a39      	ldr	r2, [pc, #228]	@ (8002f14 <UltraWorkModule_AlternateMode2+0x1a4>)
 8002e30:	5cd3      	ldrb	r3, [r2, r3]
 8002e32:	461a      	mov	r2, r3
 8002e34:	f003 fe56 	bl	8006ae4 <HAL_GPIO_WritePin>
				if(MotorEnableFlg == 1)
 8002e38:	4b37      	ldr	r3, [pc, #220]	@ (8002f18 <UltraWorkModule_AlternateMode2+0x1a8>)
 8002e3a:	781b      	ldrb	r3, [r3, #0]
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d124      	bne.n	8002e8a <UltraWorkModule_AlternateMode2+0x11a>
					HAL_GPIO_WritePin(Ultra_Gpio_Port[tag_i], Ultra_Gpio_Pin[tag_i], GPIO_PIN_SET);
 8002e40:	7bfb      	ldrb	r3, [r7, #15]
 8002e42:	4a36      	ldr	r2, [pc, #216]	@ (8002f1c <UltraWorkModule_AlternateMode2+0x1ac>)
 8002e44:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002e48:	7bfb      	ldrb	r3, [r7, #15]
 8002e4a:	4a35      	ldr	r2, [pc, #212]	@ (8002f20 <UltraWorkModule_AlternateMode2+0x1b0>)
 8002e4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e50:	2201      	movs	r2, #1
 8002e52:	4619      	mov	r1, r3
 8002e54:	f003 fe46 	bl	8006ae4 <HAL_GPIO_WritePin>
				if(MotorEnableFlg == 1)
 8002e58:	e017      	b.n	8002e8a <UltraWorkModule_AlternateMode2+0x11a>
				HAL_GPIO_WritePin(Motor_Gpio_Port[tag_i], Motor_Gpio_Pin[tag_i], GPIO_PIN_RESET);
 8002e5a:	7bfb      	ldrb	r3, [r7, #15]
 8002e5c:	4a2b      	ldr	r2, [pc, #172]	@ (8002f0c <UltraWorkModule_AlternateMode2+0x19c>)
 8002e5e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002e62:	7bfb      	ldrb	r3, [r7, #15]
 8002e64:	4a2a      	ldr	r2, [pc, #168]	@ (8002f10 <UltraWorkModule_AlternateMode2+0x1a0>)
 8002e66:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	4619      	mov	r1, r3
 8002e6e:	f003 fe39 	bl	8006ae4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Ultra_Gpio_Port[tag_i], Ultra_Gpio_Pin[tag_i], GPIO_PIN_RESET);
 8002e72:	7bfb      	ldrb	r3, [r7, #15]
 8002e74:	4a29      	ldr	r2, [pc, #164]	@ (8002f1c <UltraWorkModule_AlternateMode2+0x1ac>)
 8002e76:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002e7a:	7bfb      	ldrb	r3, [r7, #15]
 8002e7c:	4a28      	ldr	r2, [pc, #160]	@ (8002f20 <UltraWorkModule_AlternateMode2+0x1b0>)
 8002e7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e82:	2200      	movs	r2, #0
 8002e84:	4619      	mov	r1, r3
 8002e86:	f003 fe2d 	bl	8006ae4 <HAL_GPIO_WritePin>
		for(tag_i = 0;tag_i < ULTRACHNUM;tag_i ++)
 8002e8a:	7bfb      	ldrb	r3, [r7, #15]
 8002e8c:	3301      	adds	r3, #1
 8002e8e:	73fb      	strb	r3, [r7, #15]
 8002e90:	7bfb      	ldrb	r3, [r7, #15]
 8002e92:	2b07      	cmp	r3, #7
 8002e94:	d9b7      	bls.n	8002e06 <UltraWorkModule_AlternateMode2+0x96>
		break;
 8002e96:	e021      	b.n	8002edc <UltraWorkModule_AlternateMode2+0x16c>
		for(tag_i = 0;tag_i < ULTRACHNUM;tag_i ++)
 8002e98:	2300      	movs	r3, #0
 8002e9a:	73fb      	strb	r3, [r7, #15]
 8002e9c:	e01a      	b.n	8002ed4 <UltraWorkModule_AlternateMode2+0x164>
			HAL_GPIO_WritePin(Motor_Gpio_Port[tag_i], Motor_Gpio_Pin[tag_i], GPIO_PIN_RESET);
 8002e9e:	7bfb      	ldrb	r3, [r7, #15]
 8002ea0:	4a1a      	ldr	r2, [pc, #104]	@ (8002f0c <UltraWorkModule_AlternateMode2+0x19c>)
 8002ea2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002ea6:	7bfb      	ldrb	r3, [r7, #15]
 8002ea8:	4a19      	ldr	r2, [pc, #100]	@ (8002f10 <UltraWorkModule_AlternateMode2+0x1a0>)
 8002eaa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	f003 fe17 	bl	8006ae4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Ultra_Gpio_Port[tag_i], Ultra_Gpio_Pin[tag_i], GPIO_PIN_RESET);
 8002eb6:	7bfb      	ldrb	r3, [r7, #15]
 8002eb8:	4a18      	ldr	r2, [pc, #96]	@ (8002f1c <UltraWorkModule_AlternateMode2+0x1ac>)
 8002eba:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002ebe:	7bfb      	ldrb	r3, [r7, #15]
 8002ec0:	4a17      	ldr	r2, [pc, #92]	@ (8002f20 <UltraWorkModule_AlternateMode2+0x1b0>)
 8002ec2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	4619      	mov	r1, r3
 8002eca:	f003 fe0b 	bl	8006ae4 <HAL_GPIO_WritePin>
		for(tag_i = 0;tag_i < ULTRACHNUM;tag_i ++)
 8002ece:	7bfb      	ldrb	r3, [r7, #15]
 8002ed0:	3301      	adds	r3, #1
 8002ed2:	73fb      	strb	r3, [r7, #15]
 8002ed4:	7bfb      	ldrb	r3, [r7, #15]
 8002ed6:	2b07      	cmp	r3, #7
 8002ed8:	d9e1      	bls.n	8002e9e <UltraWorkModule_AlternateMode2+0x12e>
		break;
 8002eda:	bf00      	nop
	}

	if(UltraWorkTime > IdleTime + StimuTime)
 8002edc:	4b08      	ldr	r3, [pc, #32]	@ (8002f00 <UltraWorkModule_AlternateMode2+0x190>)
 8002ede:	881b      	ldrh	r3, [r3, #0]
 8002ee0:	461a      	mov	r2, r3
 8002ee2:	4b08      	ldr	r3, [pc, #32]	@ (8002f04 <UltraWorkModule_AlternateMode2+0x194>)
 8002ee4:	881b      	ldrh	r3, [r3, #0]
 8002ee6:	4413      	add	r3, r2
 8002ee8:	461a      	mov	r2, r3
 8002eea:	4b07      	ldr	r3, [pc, #28]	@ (8002f08 <UltraWorkModule_AlternateMode2+0x198>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	d202      	bcs.n	8002ef8 <UltraWorkModule_AlternateMode2+0x188>
	{
		UltraWorkTime = 0;
 8002ef2:	4b05      	ldr	r3, [pc, #20]	@ (8002f08 <UltraWorkModule_AlternateMode2+0x198>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	601a      	str	r2, [r3, #0]
	}

}
 8002ef8:	bf00      	nop
 8002efa:	3710      	adds	r7, #16
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	20000014 	.word	0x20000014
 8002f04:	20000012 	.word	0x20000012
 8002f08:	20000618 	.word	0x20000618
 8002f0c:	20000038 	.word	0x20000038
 8002f10:	20000068 	.word	0x20000068
 8002f14:	20000008 	.word	0x20000008
 8002f18:	20000010 	.word	0x20000010
 8002f1c:	20000018 	.word	0x20000018
 8002f20:	20000058 	.word	0x20000058

08002f24 <UltraWorkModule_CycleMode>:
 *
 *			8
 *
 */
static void UltraWorkModule_CycleMode(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
	uint32_t sum_time,ave_time = 0;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	607b      	str	r3, [r7, #4]
	static uint8_t sCycleCh = 0;

	sum_time = (StimuTime + IdleTime) * 10;
 8002f2e:	4b54      	ldr	r3, [pc, #336]	@ (8003080 <UltraWorkModule_CycleMode+0x15c>)
 8002f30:	881b      	ldrh	r3, [r3, #0]
 8002f32:	461a      	mov	r2, r3
 8002f34:	4b53      	ldr	r3, [pc, #332]	@ (8003084 <UltraWorkModule_CycleMode+0x160>)
 8002f36:	881b      	ldrh	r3, [r3, #0]
 8002f38:	441a      	add	r2, r3
 8002f3a:	4613      	mov	r3, r2
 8002f3c:	009b      	lsls	r3, r3, #2
 8002f3e:	4413      	add	r3, r2
 8002f40:	005b      	lsls	r3, r3, #1
 8002f42:	603b      	str	r3, [r7, #0]
	ave_time = sum_time / ULTRACHNUM;
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	08db      	lsrs	r3, r3, #3
 8002f48:	607b      	str	r3, [r7, #4]

	if(UltraWorkTime < (StimuTime * 10))
 8002f4a:	4b4d      	ldr	r3, [pc, #308]	@ (8003080 <UltraWorkModule_CycleMode+0x15c>)
 8002f4c:	881b      	ldrh	r3, [r3, #0]
 8002f4e:	461a      	mov	r2, r3
 8002f50:	4613      	mov	r3, r2
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	4413      	add	r3, r2
 8002f56:	005b      	lsls	r3, r3, #1
 8002f58:	461a      	mov	r2, r3
 8002f5a:	4b4b      	ldr	r3, [pc, #300]	@ (8003088 <UltraWorkModule_CycleMode+0x164>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d928      	bls.n	8002fb4 <UltraWorkModule_CycleMode+0x90>
	{
		HAL_GPIO_WritePin(Ultra_Gpio_Port[sCycleCh], Ultra_Gpio_Pin[sCycleCh], UltraEnFlg[sCycleCh]);
 8002f62:	4b4a      	ldr	r3, [pc, #296]	@ (800308c <UltraWorkModule_CycleMode+0x168>)
 8002f64:	781b      	ldrb	r3, [r3, #0]
 8002f66:	461a      	mov	r2, r3
 8002f68:	4b49      	ldr	r3, [pc, #292]	@ (8003090 <UltraWorkModule_CycleMode+0x16c>)
 8002f6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f6e:	4a47      	ldr	r2, [pc, #284]	@ (800308c <UltraWorkModule_CycleMode+0x168>)
 8002f70:	7812      	ldrb	r2, [r2, #0]
 8002f72:	4611      	mov	r1, r2
 8002f74:	4a47      	ldr	r2, [pc, #284]	@ (8003094 <UltraWorkModule_CycleMode+0x170>)
 8002f76:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 8002f7a:	4a44      	ldr	r2, [pc, #272]	@ (800308c <UltraWorkModule_CycleMode+0x168>)
 8002f7c:	7812      	ldrb	r2, [r2, #0]
 8002f7e:	4610      	mov	r0, r2
 8002f80:	4a45      	ldr	r2, [pc, #276]	@ (8003098 <UltraWorkModule_CycleMode+0x174>)
 8002f82:	5c12      	ldrb	r2, [r2, r0]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f003 fdad 	bl	8006ae4 <HAL_GPIO_WritePin>
		if(MotorEnableFlg == 1)
 8002f8a:	4b44      	ldr	r3, [pc, #272]	@ (800309c <UltraWorkModule_CycleMode+0x178>)
 8002f8c:	781b      	ldrb	r3, [r3, #0]
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d16b      	bne.n	800306a <UltraWorkModule_CycleMode+0x146>
		{
			HAL_GPIO_WritePin(Motor_Gpio_Port[sCycleCh], Motor_Gpio_Pin[sCycleCh], GPIO_PIN_SET);
 8002f92:	4b3e      	ldr	r3, [pc, #248]	@ (800308c <UltraWorkModule_CycleMode+0x168>)
 8002f94:	781b      	ldrb	r3, [r3, #0]
 8002f96:	461a      	mov	r2, r3
 8002f98:	4b41      	ldr	r3, [pc, #260]	@ (80030a0 <UltraWorkModule_CycleMode+0x17c>)
 8002f9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f9e:	4a3b      	ldr	r2, [pc, #236]	@ (800308c <UltraWorkModule_CycleMode+0x168>)
 8002fa0:	7812      	ldrb	r2, [r2, #0]
 8002fa2:	4611      	mov	r1, r2
 8002fa4:	4a3f      	ldr	r2, [pc, #252]	@ (80030a4 <UltraWorkModule_CycleMode+0x180>)
 8002fa6:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 8002faa:	2201      	movs	r2, #1
 8002fac:	4618      	mov	r0, r3
 8002fae:	f003 fd99 	bl	8006ae4 <HAL_GPIO_WritePin>
 8002fb2:	e05a      	b.n	800306a <UltraWorkModule_CycleMode+0x146>
		}
	}else if((UltraWorkTime >= (StimuTime * 10)) && (UltraWorkTime < ave_time))
 8002fb4:	4b32      	ldr	r3, [pc, #200]	@ (8003080 <UltraWorkModule_CycleMode+0x15c>)
 8002fb6:	881b      	ldrh	r3, [r3, #0]
 8002fb8:	461a      	mov	r2, r3
 8002fba:	4613      	mov	r3, r2
 8002fbc:	009b      	lsls	r3, r3, #2
 8002fbe:	4413      	add	r3, r2
 8002fc0:	005b      	lsls	r3, r3, #1
 8002fc2:	461a      	mov	r2, r3
 8002fc4:	4b30      	ldr	r3, [pc, #192]	@ (8003088 <UltraWorkModule_CycleMode+0x164>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d825      	bhi.n	8003018 <UltraWorkModule_CycleMode+0xf4>
 8002fcc:	4b2e      	ldr	r3, [pc, #184]	@ (8003088 <UltraWorkModule_CycleMode+0x164>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	429a      	cmp	r2, r3
 8002fd4:	d920      	bls.n	8003018 <UltraWorkModule_CycleMode+0xf4>
	{
		HAL_GPIO_WritePin(Ultra_Gpio_Port[sCycleCh], Ultra_Gpio_Pin[sCycleCh], GPIO_PIN_RESET);
 8002fd6:	4b2d      	ldr	r3, [pc, #180]	@ (800308c <UltraWorkModule_CycleMode+0x168>)
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	461a      	mov	r2, r3
 8002fdc:	4b2c      	ldr	r3, [pc, #176]	@ (8003090 <UltraWorkModule_CycleMode+0x16c>)
 8002fde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fe2:	4a2a      	ldr	r2, [pc, #168]	@ (800308c <UltraWorkModule_CycleMode+0x168>)
 8002fe4:	7812      	ldrb	r2, [r2, #0]
 8002fe6:	4611      	mov	r1, r2
 8002fe8:	4a2a      	ldr	r2, [pc, #168]	@ (8003094 <UltraWorkModule_CycleMode+0x170>)
 8002fea:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f003 fd77 	bl	8006ae4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor_Gpio_Port[sCycleCh], Motor_Gpio_Pin[sCycleCh], GPIO_PIN_RESET);
 8002ff6:	4b25      	ldr	r3, [pc, #148]	@ (800308c <UltraWorkModule_CycleMode+0x168>)
 8002ff8:	781b      	ldrb	r3, [r3, #0]
 8002ffa:	461a      	mov	r2, r3
 8002ffc:	4b28      	ldr	r3, [pc, #160]	@ (80030a0 <UltraWorkModule_CycleMode+0x17c>)
 8002ffe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003002:	4a22      	ldr	r2, [pc, #136]	@ (800308c <UltraWorkModule_CycleMode+0x168>)
 8003004:	7812      	ldrb	r2, [r2, #0]
 8003006:	4611      	mov	r1, r2
 8003008:	4a26      	ldr	r2, [pc, #152]	@ (80030a4 <UltraWorkModule_CycleMode+0x180>)
 800300a:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 800300e:	2200      	movs	r2, #0
 8003010:	4618      	mov	r0, r3
 8003012:	f003 fd67 	bl	8006ae4 <HAL_GPIO_WritePin>
 8003016:	e028      	b.n	800306a <UltraWorkModule_CycleMode+0x146>
	}else
	{
		HAL_GPIO_WritePin(Ultra_Gpio_Port[sCycleCh], Ultra_Gpio_Pin[sCycleCh], GPIO_PIN_RESET);
 8003018:	4b1c      	ldr	r3, [pc, #112]	@ (800308c <UltraWorkModule_CycleMode+0x168>)
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	461a      	mov	r2, r3
 800301e:	4b1c      	ldr	r3, [pc, #112]	@ (8003090 <UltraWorkModule_CycleMode+0x16c>)
 8003020:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003024:	4a19      	ldr	r2, [pc, #100]	@ (800308c <UltraWorkModule_CycleMode+0x168>)
 8003026:	7812      	ldrb	r2, [r2, #0]
 8003028:	4611      	mov	r1, r2
 800302a:	4a1a      	ldr	r2, [pc, #104]	@ (8003094 <UltraWorkModule_CycleMode+0x170>)
 800302c:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 8003030:	2200      	movs	r2, #0
 8003032:	4618      	mov	r0, r3
 8003034:	f003 fd56 	bl	8006ae4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor_Gpio_Port[sCycleCh], Motor_Gpio_Pin[sCycleCh], GPIO_PIN_RESET);
 8003038:	4b14      	ldr	r3, [pc, #80]	@ (800308c <UltraWorkModule_CycleMode+0x168>)
 800303a:	781b      	ldrb	r3, [r3, #0]
 800303c:	461a      	mov	r2, r3
 800303e:	4b18      	ldr	r3, [pc, #96]	@ (80030a0 <UltraWorkModule_CycleMode+0x17c>)
 8003040:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003044:	4a11      	ldr	r2, [pc, #68]	@ (800308c <UltraWorkModule_CycleMode+0x168>)
 8003046:	7812      	ldrb	r2, [r2, #0]
 8003048:	4611      	mov	r1, r2
 800304a:	4a16      	ldr	r2, [pc, #88]	@ (80030a4 <UltraWorkModule_CycleMode+0x180>)
 800304c:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 8003050:	2200      	movs	r2, #0
 8003052:	4618      	mov	r0, r3
 8003054:	f003 fd46 	bl	8006ae4 <HAL_GPIO_WritePin>
		UltraWorkTime = 0;
 8003058:	4b0b      	ldr	r3, [pc, #44]	@ (8003088 <UltraWorkModule_CycleMode+0x164>)
 800305a:	2200      	movs	r2, #0
 800305c:	601a      	str	r2, [r3, #0]
		sCycleCh++;
 800305e:	4b0b      	ldr	r3, [pc, #44]	@ (800308c <UltraWorkModule_CycleMode+0x168>)
 8003060:	781b      	ldrb	r3, [r3, #0]
 8003062:	3301      	adds	r3, #1
 8003064:	b2da      	uxtb	r2, r3
 8003066:	4b09      	ldr	r3, [pc, #36]	@ (800308c <UltraWorkModule_CycleMode+0x168>)
 8003068:	701a      	strb	r2, [r3, #0]
	}

	if(sCycleCh >= ULTRACHNUM)
 800306a:	4b08      	ldr	r3, [pc, #32]	@ (800308c <UltraWorkModule_CycleMode+0x168>)
 800306c:	781b      	ldrb	r3, [r3, #0]
 800306e:	2b07      	cmp	r3, #7
 8003070:	d902      	bls.n	8003078 <UltraWorkModule_CycleMode+0x154>
	{
		sCycleCh = 0;
 8003072:	4b06      	ldr	r3, [pc, #24]	@ (800308c <UltraWorkModule_CycleMode+0x168>)
 8003074:	2200      	movs	r2, #0
 8003076:	701a      	strb	r2, [r3, #0]
	}
}
 8003078:	bf00      	nop
 800307a:	3708      	adds	r7, #8
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}
 8003080:	20000012 	.word	0x20000012
 8003084:	20000014 	.word	0x20000014
 8003088:	20000618 	.word	0x20000618
 800308c:	2000066c 	.word	0x2000066c
 8003090:	20000018 	.word	0x20000018
 8003094:	20000058 	.word	0x20000058
 8003098:	20000008 	.word	0x20000008
 800309c:	20000010 	.word	0x20000010
 80030a0:	20000038 	.word	0x20000038
 80030a4:	20000068 	.word	0x20000068

080030a8 <AD5160_Delay>:

static uint8_t PowerLevel = 1;
static uint8_t PowerLevel_old = 1;

static void AD5160_Delay(void)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
	uint8_t i = 30;
 80030ae:	231e      	movs	r3, #30
 80030b0:	71fb      	strb	r3, [r7, #7]

	while(i--);
 80030b2:	bf00      	nop
 80030b4:	79fb      	ldrb	r3, [r7, #7]
 80030b6:	1e5a      	subs	r2, r3, #1
 80030b8:	71fa      	strb	r2, [r7, #7]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d1fa      	bne.n	80030b4 <AD5160_Delay+0xc>
}
 80030be:	bf00      	nop
 80030c0:	bf00      	nop
 80030c2:	370c      	adds	r7, #12
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bc80      	pop	{r7}
 80030c8:	4770      	bx	lr
	...

080030cc <AD5160_CSSet>:

static void AD5160_CSSet(uint8_t ch,GPIO_PinState PinState)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b082      	sub	sp, #8
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	4603      	mov	r3, r0
 80030d4:	460a      	mov	r2, r1
 80030d6:	71fb      	strb	r3, [r7, #7]
 80030d8:	4613      	mov	r3, r2
 80030da:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(AD5160_CS_PORT[ch], AD5160_CS_GPIO[ch], PinState);
 80030dc:	79fb      	ldrb	r3, [r7, #7]
 80030de:	4a07      	ldr	r2, [pc, #28]	@ (80030fc <AD5160_CSSet+0x30>)
 80030e0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80030e4:	79fb      	ldrb	r3, [r7, #7]
 80030e6:	4a06      	ldr	r2, [pc, #24]	@ (8003100 <AD5160_CSSet+0x34>)
 80030e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80030ec:	79ba      	ldrb	r2, [r7, #6]
 80030ee:	4619      	mov	r1, r3
 80030f0:	f003 fcf8 	bl	8006ae4 <HAL_GPIO_WritePin>
}
 80030f4:	bf00      	nop
 80030f6:	3708      	adds	r7, #8
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	20000090 	.word	0x20000090
 8003100:	20000084 	.word	0x20000084

08003104 <AD5160_CLKSet>:

static void AD5160_CLKSet(uint8_t ch,GPIO_PinState PinState)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b082      	sub	sp, #8
 8003108:	af00      	add	r7, sp, #0
 800310a:	4603      	mov	r3, r0
 800310c:	460a      	mov	r2, r1
 800310e:	71fb      	strb	r3, [r7, #7]
 8003110:	4613      	mov	r3, r2
 8003112:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(AD5160_CLK_PORT[ch], AD5160_CLK_GPIO[ch], PinState);
 8003114:	79fb      	ldrb	r3, [r7, #7]
 8003116:	4a07      	ldr	r2, [pc, #28]	@ (8003134 <AD5160_CLKSet+0x30>)
 8003118:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800311c:	79fb      	ldrb	r3, [r7, #7]
 800311e:	4a06      	ldr	r2, [pc, #24]	@ (8003138 <AD5160_CLKSet+0x34>)
 8003120:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003124:	79ba      	ldrb	r2, [r7, #6]
 8003126:	4619      	mov	r1, r3
 8003128:	f003 fcdc 	bl	8006ae4 <HAL_GPIO_WritePin>
}
 800312c:	bf00      	nop
 800312e:	3708      	adds	r7, #8
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}
 8003134:	200000a0 	.word	0x200000a0
 8003138:	2000008c 	.word	0x2000008c

0800313c <AD5160_DATASet>:

static void AD5160_DATASet(uint8_t ch,GPIO_PinState PinState)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	4603      	mov	r3, r0
 8003144:	460a      	mov	r2, r1
 8003146:	71fb      	strb	r3, [r7, #7]
 8003148:	4613      	mov	r3, r2
 800314a:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(AD5160_DATA_PORT[ch], AD5160_DATA_GPIO[ch], PinState);
 800314c:	79fb      	ldrb	r3, [r7, #7]
 800314e:	4a07      	ldr	r2, [pc, #28]	@ (800316c <AD5160_DATASet+0x30>)
 8003150:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8003154:	79fb      	ldrb	r3, [r7, #7]
 8003156:	4a06      	ldr	r2, [pc, #24]	@ (8003170 <AD5160_DATASet+0x34>)
 8003158:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800315c:	79ba      	ldrb	r2, [r7, #6]
 800315e:	4619      	mov	r1, r3
 8003160:	f003 fcc0 	bl	8006ae4 <HAL_GPIO_WritePin>
}
 8003164:	bf00      	nop
 8003166:	3708      	adds	r7, #8
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}
 800316c:	20000098 	.word	0x20000098
 8003170:	20000088 	.word	0x20000088

08003174 <AD5160_SendData>:

static void AD5160_SendData(uint8_t ch,uint8_t data)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	4603      	mov	r3, r0
 800317c:	460a      	mov	r2, r1
 800317e:	71fb      	strb	r3, [r7, #7]
 8003180:	4613      	mov	r3, r2
 8003182:	71bb      	strb	r3, [r7, #6]
	uint8_t tag_i = 0;
 8003184:	2300      	movs	r3, #0
 8003186:	73fb      	strb	r3, [r7, #15]

	AD5160_CSSet(ch,GPIO_PIN_SET);
 8003188:	79fb      	ldrb	r3, [r7, #7]
 800318a:	2101      	movs	r1, #1
 800318c:	4618      	mov	r0, r3
 800318e:	f7ff ff9d 	bl	80030cc <AD5160_CSSet>
	AD5160_CLKSet(ch,GPIO_PIN_RESET);
 8003192:	79fb      	ldrb	r3, [r7, #7]
 8003194:	2100      	movs	r1, #0
 8003196:	4618      	mov	r0, r3
 8003198:	f7ff ffb4 	bl	8003104 <AD5160_CLKSet>
	AD5160_CSSet(ch, GPIO_PIN_RESET);
 800319c:	79fb      	ldrb	r3, [r7, #7]
 800319e:	2100      	movs	r1, #0
 80031a0:	4618      	mov	r0, r3
 80031a2:	f7ff ff93 	bl	80030cc <AD5160_CSSet>

	for(tag_i = 0;tag_i < 8;tag_i++)
 80031a6:	2300      	movs	r3, #0
 80031a8:	73fb      	strb	r3, [r7, #15]
 80031aa:	e023      	b.n	80031f4 <AD5160_SendData+0x80>
	{
		AD5160_CLKSet(ch,GPIO_PIN_RESET);
 80031ac:	79fb      	ldrb	r3, [r7, #7]
 80031ae:	2100      	movs	r1, #0
 80031b0:	4618      	mov	r0, r3
 80031b2:	f7ff ffa7 	bl	8003104 <AD5160_CLKSet>
		if((data << tag_i) & 0x80)
 80031b6:	79ba      	ldrb	r2, [r7, #6]
 80031b8:	7bfb      	ldrb	r3, [r7, #15]
 80031ba:	fa02 f303 	lsl.w	r3, r2, r3
 80031be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d005      	beq.n	80031d2 <AD5160_SendData+0x5e>
		{
			AD5160_DATASet(ch,GPIO_PIN_SET);
 80031c6:	79fb      	ldrb	r3, [r7, #7]
 80031c8:	2101      	movs	r1, #1
 80031ca:	4618      	mov	r0, r3
 80031cc:	f7ff ffb6 	bl	800313c <AD5160_DATASet>
 80031d0:	e004      	b.n	80031dc <AD5160_SendData+0x68>
		}else
		{
			AD5160_DATASet(ch,GPIO_PIN_RESET);
 80031d2:	79fb      	ldrb	r3, [r7, #7]
 80031d4:	2100      	movs	r1, #0
 80031d6:	4618      	mov	r0, r3
 80031d8:	f7ff ffb0 	bl	800313c <AD5160_DATASet>
		}
		AD5160_Delay();
 80031dc:	f7ff ff64 	bl	80030a8 <AD5160_Delay>
		AD5160_CLKSet(ch,GPIO_PIN_SET);
 80031e0:	79fb      	ldrb	r3, [r7, #7]
 80031e2:	2101      	movs	r1, #1
 80031e4:	4618      	mov	r0, r3
 80031e6:	f7ff ff8d 	bl	8003104 <AD5160_CLKSet>
		AD5160_Delay();
 80031ea:	f7ff ff5d 	bl	80030a8 <AD5160_Delay>
	for(tag_i = 0;tag_i < 8;tag_i++)
 80031ee:	7bfb      	ldrb	r3, [r7, #15]
 80031f0:	3301      	adds	r3, #1
 80031f2:	73fb      	strb	r3, [r7, #15]
 80031f4:	7bfb      	ldrb	r3, [r7, #15]
 80031f6:	2b07      	cmp	r3, #7
 80031f8:	d9d8      	bls.n	80031ac <AD5160_SendData+0x38>
	}

	AD5160_CSSet(ch, GPIO_PIN_SET);
 80031fa:	79fb      	ldrb	r3, [r7, #7]
 80031fc:	2101      	movs	r1, #1
 80031fe:	4618      	mov	r0, r3
 8003200:	f7ff ff64 	bl	80030cc <AD5160_CSSet>
	AD5160_CLKSet(ch,GPIO_PIN_RESET);
 8003204:	79fb      	ldrb	r3, [r7, #7]
 8003206:	2100      	movs	r1, #0
 8003208:	4618      	mov	r0, r3
 800320a:	f7ff ff7b 	bl	8003104 <AD5160_CLKSet>
}
 800320e:	bf00      	nop
 8003210:	3710      	adds	r7, #16
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
	...

08003218 <DevAD5160_ValueLoad>:

void DevAD5160_ValueLoad(uint8_t power_level)
{
 8003218:	b480      	push	{r7}
 800321a:	b083      	sub	sp, #12
 800321c:	af00      	add	r7, sp, #0
 800321e:	4603      	mov	r3, r0
 8003220:	71fb      	strb	r3, [r7, #7]
	if(power_level < POWERLEVELNUM)
 8003222:	79fb      	ldrb	r3, [r7, #7]
 8003224:	2b05      	cmp	r3, #5
 8003226:	d802      	bhi.n	800322e <DevAD5160_ValueLoad+0x16>
	{
		PowerLevel = power_level;
 8003228:	4a03      	ldr	r2, [pc, #12]	@ (8003238 <DevAD5160_ValueLoad+0x20>)
 800322a:	79fb      	ldrb	r3, [r7, #7]
 800322c:	7013      	strb	r3, [r2, #0]
	}
}
 800322e:	bf00      	nop
 8003230:	370c      	adds	r7, #12
 8003232:	46bd      	mov	sp, r7
 8003234:	bc80      	pop	{r7}
 8003236:	4770      	bx	lr
 8003238:	200000a8 	.word	0x200000a8

0800323c <DevAD5160Func_Init>:

void DevAD5160Func_Init(void)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b082      	sub	sp, #8
 8003240:	af00      	add	r7, sp, #0
	uint8_t res_data = 165;
 8003242:	23a5      	movs	r3, #165	@ 0xa5
 8003244:	71bb      	strb	r3, [r7, #6]
	uint8_t tag_i = 0;
 8003246:	2300      	movs	r3, #0
 8003248:	71fb      	strb	r3, [r7, #7]

	PowerLevel = DevParamRead.UltraParam.UltraPowerLevel;
 800324a:	4b11      	ldr	r3, [pc, #68]	@ (8003290 <DevAD5160Func_Init+0x54>)
 800324c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003250:	b2da      	uxtb	r2, r3
 8003252:	4b10      	ldr	r3, [pc, #64]	@ (8003294 <DevAD5160Func_Init+0x58>)
 8003254:	701a      	strb	r2, [r3, #0]
	res_data = ResistCode[PowerLevel];
 8003256:	4b0f      	ldr	r3, [pc, #60]	@ (8003294 <DevAD5160Func_Init+0x58>)
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	461a      	mov	r2, r3
 800325c:	4b0e      	ldr	r3, [pc, #56]	@ (8003298 <DevAD5160Func_Init+0x5c>)
 800325e:	5c9b      	ldrb	r3, [r3, r2]
 8003260:	71bb      	strb	r3, [r7, #6]
	for(tag_i = 0;tag_i < AD5160_MaxCh;tag_i++)
 8003262:	2300      	movs	r3, #0
 8003264:	71fb      	strb	r3, [r7, #7]
 8003266:	e008      	b.n	800327a <DevAD5160Func_Init+0x3e>
	{
		AD5160_SendData(tag_i,res_data);
 8003268:	79ba      	ldrb	r2, [r7, #6]
 800326a:	79fb      	ldrb	r3, [r7, #7]
 800326c:	4611      	mov	r1, r2
 800326e:	4618      	mov	r0, r3
 8003270:	f7ff ff80 	bl	8003174 <AD5160_SendData>
	for(tag_i = 0;tag_i < AD5160_MaxCh;tag_i++)
 8003274:	79fb      	ldrb	r3, [r7, #7]
 8003276:	3301      	adds	r3, #1
 8003278:	71fb      	strb	r3, [r7, #7]
 800327a:	79fb      	ldrb	r3, [r7, #7]
 800327c:	2b01      	cmp	r3, #1
 800327e:	d9f3      	bls.n	8003268 <DevAD5160Func_Init+0x2c>
	}
	PowerLevel_old = PowerLevel;
 8003280:	4b04      	ldr	r3, [pc, #16]	@ (8003294 <DevAD5160Func_Init+0x58>)
 8003282:	781a      	ldrb	r2, [r3, #0]
 8003284:	4b05      	ldr	r3, [pc, #20]	@ (800329c <DevAD5160Func_Init+0x60>)
 8003286:	701a      	strb	r2, [r3, #0]
}
 8003288:	bf00      	nop
 800328a:	3708      	adds	r7, #8
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}
 8003290:	2000061c 	.word	0x2000061c
 8003294:	200000a8 	.word	0x200000a8
 8003298:	2000007c 	.word	0x2000007c
 800329c:	200000a9 	.word	0x200000a9

080032a0 <DevAD5160Func_Main>:

void DevAD5160Func_Main(void)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b082      	sub	sp, #8
 80032a4:	af00      	add	r7, sp, #0
	uint8_t res_data = 255;
 80032a6:	23ff      	movs	r3, #255	@ 0xff
 80032a8:	71bb      	strb	r3, [r7, #6]
	uint8_t tag_i;

	if(PowerLevel != PowerLevel_old)
 80032aa:	4b1f      	ldr	r3, [pc, #124]	@ (8003328 <DevAD5160Func_Main+0x88>)
 80032ac:	781a      	ldrb	r2, [r3, #0]
 80032ae:	4b1f      	ldr	r3, [pc, #124]	@ (800332c <DevAD5160Func_Main+0x8c>)
 80032b0:	781b      	ldrb	r3, [r3, #0]
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d034      	beq.n	8003320 <DevAD5160Func_Main+0x80>
	{
		HAL_GPIO_WritePin(V36CH1_4_EN_GPIO_Port, V36CH1_4_EN_Pin, GPIO_PIN_RESET);
 80032b6:	2200      	movs	r2, #0
 80032b8:	2110      	movs	r1, #16
 80032ba:	481d      	ldr	r0, [pc, #116]	@ (8003330 <DevAD5160Func_Main+0x90>)
 80032bc:	f003 fc12 	bl	8006ae4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(V36CH5_8_EN_GPIO_Port, V36CH5_8_EN_Pin, GPIO_PIN_RESET);
 80032c0:	2200      	movs	r2, #0
 80032c2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80032c6:	481b      	ldr	r0, [pc, #108]	@ (8003334 <DevAD5160Func_Main+0x94>)
 80032c8:	f003 fc0c 	bl	8006ae4 <HAL_GPIO_WritePin>
		HAL_Delay(20);
 80032cc:	2014      	movs	r0, #20
 80032ce:	f001 fcc9 	bl	8004c64 <HAL_Delay>
		res_data = ResistCode[PowerLevel];
 80032d2:	4b15      	ldr	r3, [pc, #84]	@ (8003328 <DevAD5160Func_Main+0x88>)
 80032d4:	781b      	ldrb	r3, [r3, #0]
 80032d6:	461a      	mov	r2, r3
 80032d8:	4b17      	ldr	r3, [pc, #92]	@ (8003338 <DevAD5160Func_Main+0x98>)
 80032da:	5c9b      	ldrb	r3, [r3, r2]
 80032dc:	71bb      	strb	r3, [r7, #6]
		for(tag_i = 0;tag_i < AD5160_MaxCh;tag_i++)
 80032de:	2300      	movs	r3, #0
 80032e0:	71fb      	strb	r3, [r7, #7]
 80032e2:	e008      	b.n	80032f6 <DevAD5160Func_Main+0x56>
		{
			AD5160_SendData(tag_i,res_data);
 80032e4:	79ba      	ldrb	r2, [r7, #6]
 80032e6:	79fb      	ldrb	r3, [r7, #7]
 80032e8:	4611      	mov	r1, r2
 80032ea:	4618      	mov	r0, r3
 80032ec:	f7ff ff42 	bl	8003174 <AD5160_SendData>
		for(tag_i = 0;tag_i < AD5160_MaxCh;tag_i++)
 80032f0:	79fb      	ldrb	r3, [r7, #7]
 80032f2:	3301      	adds	r3, #1
 80032f4:	71fb      	strb	r3, [r7, #7]
 80032f6:	79fb      	ldrb	r3, [r7, #7]
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d9f3      	bls.n	80032e4 <DevAD5160Func_Main+0x44>
		}
		PowerLevel_old = PowerLevel;
 80032fc:	4b0a      	ldr	r3, [pc, #40]	@ (8003328 <DevAD5160Func_Main+0x88>)
 80032fe:	781a      	ldrb	r2, [r3, #0]
 8003300:	4b0a      	ldr	r3, [pc, #40]	@ (800332c <DevAD5160Func_Main+0x8c>)
 8003302:	701a      	strb	r2, [r3, #0]
		HAL_Delay(20);
 8003304:	2014      	movs	r0, #20
 8003306:	f001 fcad 	bl	8004c64 <HAL_Delay>
		HAL_GPIO_WritePin(V36CH1_4_EN_GPIO_Port, V36CH1_4_EN_Pin, GPIO_PIN_SET);
 800330a:	2201      	movs	r2, #1
 800330c:	2110      	movs	r1, #16
 800330e:	4808      	ldr	r0, [pc, #32]	@ (8003330 <DevAD5160Func_Main+0x90>)
 8003310:	f003 fbe8 	bl	8006ae4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(V36CH5_8_EN_GPIO_Port, V36CH5_8_EN_Pin, GPIO_PIN_SET);
 8003314:	2201      	movs	r2, #1
 8003316:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800331a:	4806      	ldr	r0, [pc, #24]	@ (8003334 <DevAD5160Func_Main+0x94>)
 800331c:	f003 fbe2 	bl	8006ae4 <HAL_GPIO_WritePin>
	}
}
 8003320:	bf00      	nop
 8003322:	3708      	adds	r7, #8
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}
 8003328:	200000a8 	.word	0x200000a8
 800332c:	200000a9 	.word	0x200000a9
 8003330:	40011800 	.word	0x40011800
 8003334:	40010800 	.word	0x40010800
 8003338:	2000007c 	.word	0x2000007c

0800333c <AD9833_Delay>:


static uint16_t UltraParam_Old[ULTRACHNUM] = {0};

static void AD9833_Delay(void)
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
	uint8_t i = 2;
 8003342:	2302      	movs	r3, #2
 8003344:	71fb      	strb	r3, [r7, #7]
	while(i--);
 8003346:	bf00      	nop
 8003348:	79fb      	ldrb	r3, [r7, #7]
 800334a:	1e5a      	subs	r2, r3, #1
 800334c:	71fa      	strb	r2, [r7, #7]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d1fa      	bne.n	8003348 <AD9833_Delay+0xc>
}
 8003352:	bf00      	nop
 8003354:	bf00      	nop
 8003356:	370c      	adds	r7, #12
 8003358:	46bd      	mov	sp, r7
 800335a:	bc80      	pop	{r7}
 800335c:	4770      	bx	lr
	...

08003360 <AD9833_FSYNCSet>:
 * 			PinState:
 * @retval  none
 * @func	AD9833FSYNC
 */
static void AD9833_FSYNCSet(uint8_t ch,GPIO_PinState PinState)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
 8003366:	4603      	mov	r3, r0
 8003368:	460a      	mov	r2, r1
 800336a:	71fb      	strb	r3, [r7, #7]
 800336c:	4613      	mov	r3, r2
 800336e:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(AD9833_FSYNC_PORT[ch], AD9833_FSYNC_GPIO[ch], PinState);
 8003370:	79fb      	ldrb	r3, [r7, #7]
 8003372:	4a07      	ldr	r2, [pc, #28]	@ (8003390 <AD9833_FSYNCSet+0x30>)
 8003374:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8003378:	79fb      	ldrb	r3, [r7, #7]
 800337a:	4a06      	ldr	r2, [pc, #24]	@ (8003394 <AD9833_FSYNCSet+0x34>)
 800337c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003380:	79ba      	ldrb	r2, [r7, #6]
 8003382:	4619      	mov	r1, r3
 8003384:	f003 fbae 	bl	8006ae4 <HAL_GPIO_WritePin>
}
 8003388:	bf00      	nop
 800338a:	3708      	adds	r7, #8
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}
 8003390:	200000dc 	.word	0x200000dc
 8003394:	200000ac 	.word	0x200000ac

08003398 <AD9833_SCLKSet>:
 * 			PinState:
 * @retval  none
 * @func	AD9833SCLK
 */
static void AD9833_SCLKSet(uint8_t ch,GPIO_PinState PinState)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b082      	sub	sp, #8
 800339c:	af00      	add	r7, sp, #0
 800339e:	4603      	mov	r3, r0
 80033a0:	460a      	mov	r2, r1
 80033a2:	71fb      	strb	r3, [r7, #7]
 80033a4:	4613      	mov	r3, r2
 80033a6:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(AD9833_SCLK_PORT[ch], AD9833_SCLK_GPIO[ch], PinState);
 80033a8:	79fb      	ldrb	r3, [r7, #7]
 80033aa:	4a07      	ldr	r2, [pc, #28]	@ (80033c8 <AD9833_SCLKSet+0x30>)
 80033ac:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80033b0:	79fb      	ldrb	r3, [r7, #7]
 80033b2:	4a06      	ldr	r2, [pc, #24]	@ (80033cc <AD9833_SCLKSet+0x34>)
 80033b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80033b8:	79ba      	ldrb	r2, [r7, #6]
 80033ba:	4619      	mov	r1, r3
 80033bc:	f003 fb92 	bl	8006ae4 <HAL_GPIO_WritePin>
}
 80033c0:	bf00      	nop
 80033c2:	3708      	adds	r7, #8
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	2000011c 	.word	0x2000011c
 80033cc:	200000cc 	.word	0x200000cc

080033d0 <AD9833_SDATASet>:
 * 			PinState:
 * @retval  none
 * @func	AD9833SDATA
 */
static void AD9833_SDATASet(uint8_t ch,GPIO_PinState PinState)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b082      	sub	sp, #8
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	4603      	mov	r3, r0
 80033d8:	460a      	mov	r2, r1
 80033da:	71fb      	strb	r3, [r7, #7]
 80033dc:	4613      	mov	r3, r2
 80033de:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(AD9833_SDATA_PORT[ch], AD9833_SDATA_GPIO[ch], PinState);
 80033e0:	79fb      	ldrb	r3, [r7, #7]
 80033e2:	4a07      	ldr	r2, [pc, #28]	@ (8003400 <AD9833_SDATASet+0x30>)
 80033e4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80033e8:	79fb      	ldrb	r3, [r7, #7]
 80033ea:	4a06      	ldr	r2, [pc, #24]	@ (8003404 <AD9833_SDATASet+0x34>)
 80033ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80033f0:	79ba      	ldrb	r2, [r7, #6]
 80033f2:	4619      	mov	r1, r3
 80033f4:	f003 fb76 	bl	8006ae4 <HAL_GPIO_WritePin>
}
 80033f8:	bf00      	nop
 80033fa:	3708      	adds	r7, #8
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	200000fc 	.word	0x200000fc
 8003404:	200000bc 	.word	0x200000bc

08003408 <AD9833_SendData>:
 * 			txdata:
 * @retval  none
 * @func	AD9833
 */
static void AD9833_SendData(uint8_t ch,uint32_t txdata)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af00      	add	r7, sp, #0
 800340e:	4603      	mov	r3, r0
 8003410:	6039      	str	r1, [r7, #0]
 8003412:	71fb      	strb	r3, [r7, #7]
	uint8_t tag_i = 0;
 8003414:	2300      	movs	r3, #0
 8003416:	73fb      	strb	r3, [r7, #15]

	/*AD9833SCLKFSYNC*/
	AD9833_SCLKSet(ch,SET);
 8003418:	79fb      	ldrb	r3, [r7, #7]
 800341a:	2101      	movs	r1, #1
 800341c:	4618      	mov	r0, r3
 800341e:	f7ff ffbb 	bl	8003398 <AD9833_SCLKSet>
	AD9833_FSYNCSet(ch,SET);
 8003422:	79fb      	ldrb	r3, [r7, #7]
 8003424:	2101      	movs	r1, #1
 8003426:	4618      	mov	r0, r3
 8003428:	f7ff ff9a 	bl	8003360 <AD9833_FSYNCSet>
	AD9833_FSYNCSet(ch,RESET);
 800342c:	79fb      	ldrb	r3, [r7, #7]
 800342e:	2100      	movs	r1, #0
 8003430:	4618      	mov	r0, r3
 8003432:	f7ff ff95 	bl	8003360 <AD9833_FSYNCSet>

	for(tag_i=0;tag_i<16;tag_i++){
 8003436:	2300      	movs	r3, #0
 8003438:	73fb      	strb	r3, [r7, #15]
 800343a:	e023      	b.n	8003484 <AD9833_SendData+0x7c>
		if (txdata & 0x8000){
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003442:	2b00      	cmp	r3, #0
 8003444:	d005      	beq.n	8003452 <AD9833_SendData+0x4a>
			AD9833_SDATASet(ch,SET);
 8003446:	79fb      	ldrb	r3, [r7, #7]
 8003448:	2101      	movs	r1, #1
 800344a:	4618      	mov	r0, r3
 800344c:	f7ff ffc0 	bl	80033d0 <AD9833_SDATASet>
 8003450:	e004      	b.n	800345c <AD9833_SendData+0x54>
		}
		else{
			AD9833_SDATASet(ch,RESET);
 8003452:	79fb      	ldrb	r3, [r7, #7]
 8003454:	2100      	movs	r1, #0
 8003456:	4618      	mov	r0, r3
 8003458:	f7ff ffba 	bl	80033d0 <AD9833_SDATASet>
		}
		AD9833_Delay();
 800345c:	f7ff ff6e 	bl	800333c <AD9833_Delay>
		AD9833_SCLKSet(ch,RESET);
 8003460:	79fb      	ldrb	r3, [r7, #7]
 8003462:	2100      	movs	r1, #0
 8003464:	4618      	mov	r0, r3
 8003466:	f7ff ff97 	bl	8003398 <AD9833_SCLKSet>
		AD9833_Delay();
 800346a:	f7ff ff67 	bl	800333c <AD9833_Delay>
		AD9833_SCLKSet(ch,SET);
 800346e:	79fb      	ldrb	r3, [r7, #7]
 8003470:	2101      	movs	r1, #1
 8003472:	4618      	mov	r0, r3
 8003474:	f7ff ff90 	bl	8003398 <AD9833_SCLKSet>
		txdata<<=1;
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	005b      	lsls	r3, r3, #1
 800347c:	603b      	str	r3, [r7, #0]
	for(tag_i=0;tag_i<16;tag_i++){
 800347e:	7bfb      	ldrb	r3, [r7, #15]
 8003480:	3301      	adds	r3, #1
 8003482:	73fb      	strb	r3, [r7, #15]
 8003484:	7bfb      	ldrb	r3, [r7, #15]
 8003486:	2b0f      	cmp	r3, #15
 8003488:	d9d8      	bls.n	800343c <AD9833_SendData+0x34>
	}
	AD9833_FSYNCSet(ch,SET);
 800348a:	79fb      	ldrb	r3, [r7, #7]
 800348c:	2101      	movs	r1, #1
 800348e:	4618      	mov	r0, r3
 8003490:	f7ff ff66 	bl	8003360 <AD9833_FSYNCSet>
}
 8003494:	bf00      	nop
 8003496:	3710      	adds	r7, #16
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}

0800349c <AD9833_SendPhase>:
 * 			txdata:
 * @retval  none
 * @func	AD9833
 */
static void AD9833_SendPhase(uint8_t ch,uint16_t reg, uint16_t val)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b084      	sub	sp, #16
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	4603      	mov	r3, r0
 80034a4:	71fb      	strb	r3, [r7, #7]
 80034a6:	460b      	mov	r3, r1
 80034a8:	80bb      	strh	r3, [r7, #4]
 80034aa:	4613      	mov	r3, r2
 80034ac:	807b      	strh	r3, [r7, #2]
    uint16_t phase = reg;
 80034ae:	88bb      	ldrh	r3, [r7, #4]
 80034b0:	81fb      	strh	r3, [r7, #14]
    phase |= val;
 80034b2:	89fa      	ldrh	r2, [r7, #14]
 80034b4:	887b      	ldrh	r3, [r7, #2]
 80034b6:	4313      	orrs	r3, r2
 80034b8:	81fb      	strh	r3, [r7, #14]
    AD9833_SendData(ch,phase);
 80034ba:	89fa      	ldrh	r2, [r7, #14]
 80034bc:	79fb      	ldrb	r3, [r7, #7]
 80034be:	4611      	mov	r1, r2
 80034c0:	4618      	mov	r0, r3
 80034c2:	f7ff ffa1 	bl	8003408 <AD9833_SendData>
}
 80034c6:	bf00      	nop
 80034c8:	3710      	adds	r7, #16
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}

080034ce <AD9833_SendWave>:
 * @param	Freq_SFR:
 * @retval  none
 * @func	AD9833
 */
static void AD9833_SendWave(uint8_t ch,uint32_t WaveMode,uint32_t Freq_SFR,uint32_t Phase_SFR)
{
 80034ce:	b580      	push	{r7, lr}
 80034d0:	b086      	sub	sp, #24
 80034d2:	af00      	add	r7, sp, #0
 80034d4:	60b9      	str	r1, [r7, #8]
 80034d6:	607a      	str	r2, [r7, #4]
 80034d8:	603b      	str	r3, [r7, #0]
 80034da:	4603      	mov	r3, r0
 80034dc:	73fb      	strb	r3, [r7, #15]
    uint32_t val = 0;
 80034de:	2300      	movs	r3, #0
 80034e0:	617b      	str	r3, [r7, #20]
    val = (val | WaveMode | Freq_SFR | Phase_SFR);
 80034e2:	697a      	ldr	r2, [r7, #20]
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	431a      	orrs	r2, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	4313      	orrs	r3, r2
 80034ec:	683a      	ldr	r2, [r7, #0]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	617b      	str	r3, [r7, #20]
    AD9833_SendData(ch,val);
 80034f2:	7bfb      	ldrb	r3, [r7, #15]
 80034f4:	6979      	ldr	r1, [r7, #20]
 80034f6:	4618      	mov	r0, r3
 80034f8:	f7ff ff86 	bl	8003408 <AD9833_SendData>
}
 80034fc:	bf00      	nop
 80034fe:	3718      	adds	r7, #24
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}
 8003504:	0000      	movs	r0, r0
	...

08003508 <AD9833_SendFrequency>:
 * @param	Freq_SFR:
 * @retval  none
 * @func	AD9833
 */
static void AD9833_SendFrequency(uint8_t ch,unsigned short reg, double fout)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b08c      	sub	sp, #48	@ 0x30
 800350c:	af00      	add	r7, sp, #0
 800350e:	e9c7 2300 	strd	r2, r3, [r7]
 8003512:	4603      	mov	r3, r0
 8003514:	73fb      	strb	r3, [r7, #15]
 8003516:	460b      	mov	r3, r1
 8003518:	81bb      	strh	r3, [r7, #12]
	int frequence_LSB,frequence_MSB;
	double   frequence_mid,frequence_DATA;
	long int frequence_hex;
	//Fout = Fmclk / 2^28 * FREQREG
	frequence_mid=268435456/11.059;
 800351a:	a327      	add	r3, pc, #156	@ (adr r3, 80035b8 <AD9833_SendFrequency+0xb0>)
 800351c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003520:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
	frequence_DATA=fout;
 8003524:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003528:	e9c7 2308 	strd	r2, r3, [r7, #32]
	frequence_DATA=frequence_DATA/1000000;
 800352c:	a324      	add	r3, pc, #144	@ (adr r3, 80035c0 <AD9833_SendFrequency+0xb8>)
 800352e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003532:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003536:	f7fd f95d 	bl	80007f4 <__aeabi_ddiv>
 800353a:	4602      	mov	r2, r0
 800353c:	460b      	mov	r3, r1
 800353e:	e9c7 2308 	strd	r2, r3, [r7, #32]
	frequence_DATA=frequence_DATA*frequence_mid;
 8003542:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003546:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800354a:	f7fd f829 	bl	80005a0 <__aeabi_dmul>
 800354e:	4602      	mov	r2, r0
 8003550:	460b      	mov	r3, r1
 8003552:	e9c7 2308 	strd	r2, r3, [r7, #32]
	frequence_hex=frequence_DATA;
 8003556:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800355a:	f7fd fa33 	bl	80009c4 <__aeabi_d2iz>
 800355e:	4603      	mov	r3, r0
 8003560:	61fb      	str	r3, [r7, #28]
	frequence_LSB=frequence_hex;
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	61bb      	str	r3, [r7, #24]
	frequence_LSB=frequence_LSB&0x3fff;
 8003566:	69bb      	ldr	r3, [r7, #24]
 8003568:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800356c:	61bb      	str	r3, [r7, #24]
	frequence_MSB=frequence_hex>>14;
 800356e:	69fb      	ldr	r3, [r7, #28]
 8003570:	139b      	asrs	r3, r3, #14
 8003572:	617b      	str	r3, [r7, #20]
	frequence_MSB=frequence_MSB&0x3fff;
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800357a:	617b      	str	r3, [r7, #20]
	frequence_LSB=frequence_LSB|reg;
 800357c:	89bb      	ldrh	r3, [r7, #12]
 800357e:	69ba      	ldr	r2, [r7, #24]
 8003580:	4313      	orrs	r3, r2
 8003582:	61bb      	str	r3, [r7, #24]
	frequence_MSB=frequence_MSB|reg;
 8003584:	89bb      	ldrh	r3, [r7, #12]
 8003586:	697a      	ldr	r2, [r7, #20]
 8003588:	4313      	orrs	r3, r2
 800358a:	617b      	str	r3, [r7, #20]
	AD9833_SendData(ch,0x2100);
 800358c:	7bfb      	ldrb	r3, [r7, #15]
 800358e:	f44f 5104 	mov.w	r1, #8448	@ 0x2100
 8003592:	4618      	mov	r0, r3
 8003594:	f7ff ff38 	bl	8003408 <AD9833_SendData>
	//
    //14LSB
	//14MSB
	AD9833_SendData(ch,frequence_LSB);
 8003598:	69ba      	ldr	r2, [r7, #24]
 800359a:	7bfb      	ldrb	r3, [r7, #15]
 800359c:	4611      	mov	r1, r2
 800359e:	4618      	mov	r0, r3
 80035a0:	f7ff ff32 	bl	8003408 <AD9833_SendData>
	AD9833_SendData(ch,frequence_MSB);
 80035a4:	697a      	ldr	r2, [r7, #20]
 80035a6:	7bfb      	ldrb	r3, [r7, #15]
 80035a8:	4611      	mov	r1, r2
 80035aa:	4618      	mov	r0, r3
 80035ac:	f7ff ff2c 	bl	8003408 <AD9833_SendData>
}
 80035b0:	bf00      	nop
 80035b2:	3730      	adds	r7, #48	@ 0x30
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}
 80035b8:	78ed98ce 	.word	0x78ed98ce
 80035bc:	41772608 	.word	0x41772608
 80035c0:	00000000 	.word	0x00000000
 80035c4:	412e8480 	.word	0x412e8480

080035c8 <DevAD9833_Reset>:
 * @param   ch:
 * @retval  none
 * @func	AD9833
 */
static void DevAD9833_Reset(void)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
	uint8_t ch = 0;
 80035ce:	2300      	movs	r3, #0
 80035d0:	71fb      	strb	r3, [r7, #7]

	for(ch = 0; ch < AD9833_MaxCh;ch++)
 80035d2:	2300      	movs	r3, #0
 80035d4:	71fb      	strb	r3, [r7, #7]
 80035d6:	e011      	b.n	80035fc <DevAD9833_Reset+0x34>
	{
		AD9833_FSYNCSet(ch,GPIO_PIN_SET);
 80035d8:	79fb      	ldrb	r3, [r7, #7]
 80035da:	2101      	movs	r1, #1
 80035dc:	4618      	mov	r0, r3
 80035de:	f7ff febf 	bl	8003360 <AD9833_FSYNCSet>
		AD9833_SCLKSet(ch,GPIO_PIN_SET);
 80035e2:	79fb      	ldrb	r3, [r7, #7]
 80035e4:	2101      	movs	r1, #1
 80035e6:	4618      	mov	r0, r3
 80035e8:	f7ff fed6 	bl	8003398 <AD9833_SCLKSet>
		AD9833_SDATASet(ch,GPIO_PIN_SET);
 80035ec:	79fb      	ldrb	r3, [r7, #7]
 80035ee:	2101      	movs	r1, #1
 80035f0:	4618      	mov	r0, r3
 80035f2:	f7ff feed 	bl	80033d0 <AD9833_SDATASet>
	for(ch = 0; ch < AD9833_MaxCh;ch++)
 80035f6:	79fb      	ldrb	r3, [r7, #7]
 80035f8:	3301      	adds	r3, #1
 80035fa:	71fb      	strb	r3, [r7, #7]
 80035fc:	79fb      	ldrb	r3, [r7, #7]
 80035fe:	2b07      	cmp	r3, #7
 8003600:	d9ea      	bls.n	80035d8 <DevAD9833_Reset+0x10>
	}
}
 8003602:	bf00      	nop
 8003604:	bf00      	nop
 8003606:	3708      	adds	r7, #8
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}

0800360c <DevAD9833_SetPara>:
 * @param	WaveMode:
 * @retval  none
 * @func	AD9833
 */
static void DevAD9833_SetPara(uint8_t ch,uint32_t Freq_SFR,double Freq,uint32_t Phase_SFR,uint32_t Phase,uint32_t WaveMode)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b086      	sub	sp, #24
 8003610:	af00      	add	r7, sp, #0
 8003612:	60b9      	str	r1, [r7, #8]
 8003614:	e9c7 2300 	strd	r2, r3, [r7]
 8003618:	4603      	mov	r3, r0
 800361a:	73fb      	strb	r3, [r7, #15]
	unsigned int Fsel,Psel;
	//
	AD9833_SendData(ch,0x0100);
 800361c:	7bfb      	ldrb	r3, [r7, #15]
 800361e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003622:	4618      	mov	r0, r3
 8003624:	f7ff fef0 	bl	8003408 <AD9833_SendData>
	AD9833_SendData(ch,0x2100);
 8003628:	7bfb      	ldrb	r3, [r7, #15]
 800362a:	f44f 5104 	mov.w	r1, #8448	@ 0x2100
 800362e:	4618      	mov	r0, r3
 8003630:	f7ff feea 	bl	8003408 <AD9833_SendData>
	AD9833_SendFrequency(ch,Freq_SFR,Freq);
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	b299      	uxth	r1, r3
 8003638:	7bf8      	ldrb	r0, [r7, #15]
 800363a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800363e:	f7ff ff63 	bl	8003508 <AD9833_SendFrequency>
	AD9833_SendPhase(ch,Phase_SFR,Phase);
 8003642:	6a3b      	ldr	r3, [r7, #32]
 8003644:	b299      	uxth	r1, r3
 8003646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003648:	b29a      	uxth	r2, r3
 800364a:	7bfb      	ldrb	r3, [r7, #15]
 800364c:	4618      	mov	r0, r3
 800364e:	f7ff ff25 	bl	800349c <AD9833_SendPhase>
	if(Freq_SFR == AD9833_REG_FREQ0)
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003658:	d102      	bne.n	8003660 <DevAD9833_SetPara+0x54>
	{
		Fsel = AD9833_FSEL0;
 800365a:	2300      	movs	r3, #0
 800365c:	617b      	str	r3, [r7, #20]
 800365e:	e002      	b.n	8003666 <DevAD9833_SetPara+0x5a>
	}
	else
	{
		Fsel = AD9833_FSEL1;
 8003660:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003664:	617b      	str	r3, [r7, #20]
	}
	if(Phase_SFR == AD9833_REG_PHASE0)
 8003666:	6a3b      	ldr	r3, [r7, #32]
 8003668:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800366c:	d102      	bne.n	8003674 <DevAD9833_SetPara+0x68>
	{
		Psel = AD9833_PSEL0;
 800366e:	2300      	movs	r3, #0
 8003670:	613b      	str	r3, [r7, #16]
 8003672:	e002      	b.n	800367a <DevAD9833_SetPara+0x6e>
	}
	else
	{
		Psel = AD9833_PSEL1;
 8003674:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003678:	613b      	str	r3, [r7, #16]
	}
	AD9833_SendWave(ch,WaveMode,Fsel,Psel);
 800367a:	7bf8      	ldrb	r0, [r7, #15]
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	697a      	ldr	r2, [r7, #20]
 8003680:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003682:	f7ff ff24 	bl	80034ce <AD9833_SendWave>
}
 8003686:	bf00      	nop
 8003688:	3718      	adds	r7, #24
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}
	...

08003690 <DevAD9833Set_Init>:

void DevAD9833Set_Init(void)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b086      	sub	sp, #24
 8003694:	af04      	add	r7, sp, #16
	uint8_t tag_i = 0;
 8003696:	2300      	movs	r3, #0
 8003698:	71fb      	strb	r3, [r7, #7]
	uint16_t ultra_param = 625;
 800369a:	f240 2371 	movw	r3, #625	@ 0x271
 800369e:	80bb      	strh	r3, [r7, #4]
	uint32_t freq = 0;
 80036a0:	2300      	movs	r3, #0
 80036a2:	603b      	str	r3, [r7, #0]

	DevAD9833_Reset();
 80036a4:	f7ff ff90 	bl	80035c8 <DevAD9833_Reset>
	if((DevParamRead.UltraParam.UltraParamChangeFlg[0] == 0xdddd) &&
 80036a8:	4b37      	ldr	r3, [pc, #220]	@ (8003788 <DevAD9833Set_Init+0xf8>)
 80036aa:	889b      	ldrh	r3, [r3, #4]
 80036ac:	f64d 52dd 	movw	r2, #56797	@ 0xdddd
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d13d      	bne.n	8003730 <DevAD9833Set_Init+0xa0>
	   (DevParamRead.UltraParam.UltraParamChangeFlg[1] == 0xeeee) &&
 80036b4:	4b34      	ldr	r3, [pc, #208]	@ (8003788 <DevAD9833Set_Init+0xf8>)
 80036b6:	88db      	ldrh	r3, [r3, #6]
	if((DevParamRead.UltraParam.UltraParamChangeFlg[0] == 0xdddd) &&
 80036b8:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 80036bc:	4293      	cmp	r3, r2
 80036be:	d137      	bne.n	8003730 <DevAD9833Set_Init+0xa0>
	   (DevParamRead.UltraParam.UltraParamChangeFlg[2] == 0xffff))
 80036c0:	4b31      	ldr	r3, [pc, #196]	@ (8003788 <DevAD9833Set_Init+0xf8>)
 80036c2:	891b      	ldrh	r3, [r3, #8]
	   (DevParamRead.UltraParam.UltraParamChangeFlg[1] == 0xeeee) &&
 80036c4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d131      	bne.n	8003730 <DevAD9833Set_Init+0xa0>
	{
		for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 80036cc:	2300      	movs	r3, #0
 80036ce:	71fb      	strb	r3, [r7, #7]
 80036d0:	e02a      	b.n	8003728 <DevAD9833Set_Init+0x98>
		{
			freq = AD9833STEP * DevParamRead.UltraParam.Freq_Param[tag_i];
 80036d2:	79fb      	ldrb	r3, [r7, #7]
 80036d4:	4a2c      	ldr	r2, [pc, #176]	@ (8003788 <DevAD9833Set_Init+0xf8>)
 80036d6:	3304      	adds	r3, #4
 80036d8:	005b      	lsls	r3, r3, #1
 80036da:	4413      	add	r3, r2
 80036dc:	885b      	ldrh	r3, [r3, #2]
 80036de:	461a      	mov	r2, r3
 80036e0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80036e4:	fb02 f303 	mul.w	r3, r2, r3
 80036e8:	603b      	str	r3, [r7, #0]
			UltraParam_Old[tag_i] = DevParamRead.UltraParam.Freq_Param[tag_i];
 80036ea:	79fb      	ldrb	r3, [r7, #7]
 80036ec:	79fa      	ldrb	r2, [r7, #7]
 80036ee:	4926      	ldr	r1, [pc, #152]	@ (8003788 <DevAD9833Set_Init+0xf8>)
 80036f0:	3304      	adds	r3, #4
 80036f2:	005b      	lsls	r3, r3, #1
 80036f4:	440b      	add	r3, r1
 80036f6:	8859      	ldrh	r1, [r3, #2]
 80036f8:	4b24      	ldr	r3, [pc, #144]	@ (800378c <DevAD9833Set_Init+0xfc>)
 80036fa:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

			DevAD9833_SetPara(tag_i,AD9833_REG_FREQ0,freq,AD9833_REG_PHASE1,2048,AD9833_OUT_TRIANGLE);
 80036fe:	6838      	ldr	r0, [r7, #0]
 8003700:	f7fc fed4 	bl	80004ac <__aeabi_ui2d>
 8003704:	4602      	mov	r2, r0
 8003706:	460b      	mov	r3, r1
 8003708:	79f8      	ldrb	r0, [r7, #7]
 800370a:	2102      	movs	r1, #2
 800370c:	9102      	str	r1, [sp, #8]
 800370e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003712:	9101      	str	r1, [sp, #4]
 8003714:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8003718:	9100      	str	r1, [sp, #0]
 800371a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800371e:	f7ff ff75 	bl	800360c <DevAD9833_SetPara>
		for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 8003722:	79fb      	ldrb	r3, [r7, #7]
 8003724:	3301      	adds	r3, #1
 8003726:	71fb      	strb	r3, [r7, #7]
 8003728:	79fb      	ldrb	r3, [r7, #7]
 800372a:	2b07      	cmp	r3, #7
 800372c:	d9d1      	bls.n	80036d2 <DevAD9833Set_Init+0x42>
	if((DevParamRead.UltraParam.UltraParamChangeFlg[0] == 0xdddd) &&
 800372e:	e026      	b.n	800377e <DevAD9833Set_Init+0xee>
		}
	}else
	{
		for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 8003730:	2300      	movs	r3, #0
 8003732:	71fb      	strb	r3, [r7, #7]
 8003734:	e01f      	b.n	8003776 <DevAD9833Set_Init+0xe6>
		{
			freq = AD9833STEP * ultra_param;
 8003736:	88bb      	ldrh	r3, [r7, #4]
 8003738:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800373c:	fb02 f303 	mul.w	r3, r2, r3
 8003740:	603b      	str	r3, [r7, #0]
			UltraParam_Old[tag_i] = ultra_param;
 8003742:	79fb      	ldrb	r3, [r7, #7]
 8003744:	4911      	ldr	r1, [pc, #68]	@ (800378c <DevAD9833Set_Init+0xfc>)
 8003746:	88ba      	ldrh	r2, [r7, #4]
 8003748:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

			DevAD9833_SetPara(tag_i,AD9833_REG_FREQ0,freq,AD9833_REG_PHASE1,2048,AD9833_OUT_TRIANGLE);
 800374c:	6838      	ldr	r0, [r7, #0]
 800374e:	f7fc fead 	bl	80004ac <__aeabi_ui2d>
 8003752:	4602      	mov	r2, r0
 8003754:	460b      	mov	r3, r1
 8003756:	79f8      	ldrb	r0, [r7, #7]
 8003758:	2102      	movs	r1, #2
 800375a:	9102      	str	r1, [sp, #8]
 800375c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003760:	9101      	str	r1, [sp, #4]
 8003762:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8003766:	9100      	str	r1, [sp, #0]
 8003768:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800376c:	f7ff ff4e 	bl	800360c <DevAD9833_SetPara>
		for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 8003770:	79fb      	ldrb	r3, [r7, #7]
 8003772:	3301      	adds	r3, #1
 8003774:	71fb      	strb	r3, [r7, #7]
 8003776:	79fb      	ldrb	r3, [r7, #7]
 8003778:	2b07      	cmp	r3, #7
 800377a:	d9dc      	bls.n	8003736 <DevAD9833Set_Init+0xa6>
		}
	}
}
 800377c:	bf00      	nop
 800377e:	bf00      	nop
 8003780:	3708      	adds	r7, #8
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	2000061c 	.word	0x2000061c
 800378c:	20000670 	.word	0x20000670

08003790 <DevAD9833Set_Main>:

void DevAD9833Set_Main(void)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b086      	sub	sp, #24
 8003794:	af04      	add	r7, sp, #16
	uint8_t tag_i = 0;
 8003796:	2300      	movs	r3, #0
 8003798:	71fb      	strb	r3, [r7, #7]
	uint32_t freq = 0;
 800379a:	2300      	movs	r3, #0
 800379c:	603b      	str	r3, [r7, #0]

	for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 800379e:	2300      	movs	r3, #0
 80037a0:	71fb      	strb	r3, [r7, #7]
 80037a2:	e036      	b.n	8003812 <DevAD9833Set_Main+0x82>
	{
		if(UltraParam_Old[tag_i] != DevParamRead.UltraParam.Freq_Param[tag_i])
 80037a4:	79fb      	ldrb	r3, [r7, #7]
 80037a6:	4a1f      	ldr	r2, [pc, #124]	@ (8003824 <DevAD9833Set_Main+0x94>)
 80037a8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80037ac:	79fb      	ldrb	r3, [r7, #7]
 80037ae:	491e      	ldr	r1, [pc, #120]	@ (8003828 <DevAD9833Set_Main+0x98>)
 80037b0:	3304      	adds	r3, #4
 80037b2:	005b      	lsls	r3, r3, #1
 80037b4:	440b      	add	r3, r1
 80037b6:	885b      	ldrh	r3, [r3, #2]
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d027      	beq.n	800380c <DevAD9833Set_Main+0x7c>
		{
			freq = DevParamRead.UltraParam.Freq_Param[tag_i] * AD9833STEP;
 80037bc:	79fb      	ldrb	r3, [r7, #7]
 80037be:	4a1a      	ldr	r2, [pc, #104]	@ (8003828 <DevAD9833Set_Main+0x98>)
 80037c0:	3304      	adds	r3, #4
 80037c2:	005b      	lsls	r3, r3, #1
 80037c4:	4413      	add	r3, r2
 80037c6:	885b      	ldrh	r3, [r3, #2]
 80037c8:	461a      	mov	r2, r3
 80037ca:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80037ce:	fb02 f303 	mul.w	r3, r2, r3
 80037d2:	603b      	str	r3, [r7, #0]
			UltraParam_Old[tag_i] = DevParamRead.UltraParam.Freq_Param[tag_i];
 80037d4:	79fb      	ldrb	r3, [r7, #7]
 80037d6:	79fa      	ldrb	r2, [r7, #7]
 80037d8:	4913      	ldr	r1, [pc, #76]	@ (8003828 <DevAD9833Set_Main+0x98>)
 80037da:	3304      	adds	r3, #4
 80037dc:	005b      	lsls	r3, r3, #1
 80037de:	440b      	add	r3, r1
 80037e0:	8859      	ldrh	r1, [r3, #2]
 80037e2:	4b10      	ldr	r3, [pc, #64]	@ (8003824 <DevAD9833Set_Main+0x94>)
 80037e4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

			DevAD9833_SetPara(tag_i,AD9833_REG_FREQ0,freq,AD9833_REG_PHASE1,2048,AD9833_OUT_TRIANGLE);
 80037e8:	6838      	ldr	r0, [r7, #0]
 80037ea:	f7fc fe5f 	bl	80004ac <__aeabi_ui2d>
 80037ee:	4602      	mov	r2, r0
 80037f0:	460b      	mov	r3, r1
 80037f2:	79f8      	ldrb	r0, [r7, #7]
 80037f4:	2102      	movs	r1, #2
 80037f6:	9102      	str	r1, [sp, #8]
 80037f8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80037fc:	9101      	str	r1, [sp, #4]
 80037fe:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8003802:	9100      	str	r1, [sp, #0]
 8003804:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003808:	f7ff ff00 	bl	800360c <DevAD9833_SetPara>
	for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 800380c:	79fb      	ldrb	r3, [r7, #7]
 800380e:	3301      	adds	r3, #1
 8003810:	71fb      	strb	r3, [r7, #7]
 8003812:	79fb      	ldrb	r3, [r7, #7]
 8003814:	2b07      	cmp	r3, #7
 8003816:	d9c5      	bls.n	80037a4 <DevAD9833Set_Main+0x14>
		}else
		{
		}
	}
}
 8003818:	bf00      	nop
 800381a:	bf00      	nop
 800381c:	3708      	adds	r7, #8
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
 8003822:	bf00      	nop
 8003824:	20000670 	.word	0x20000670
 8003828:	2000061c 	.word	0x2000061c

0800382c <look1_iflf_binlxpw>:
float CoreTempture;

static float SampleVolFilter(float* buff,uint8_t len);

float look1_iflf_binlxpw(float u0, const float bp0[], const float table[], uint32_t maxIndex)
{
 800382c:	b590      	push	{r4, r7, lr}
 800382e:	b089      	sub	sp, #36	@ 0x24
 8003830:	af00      	add	r7, sp, #0
 8003832:	60f8      	str	r0, [r7, #12]
 8003834:	60b9      	str	r1, [r7, #8]
 8003836:	607a      	str	r2, [r7, #4]
 8003838:	603b      	str	r3, [r7, #0]
  float frac;
  uint32_t iRght;
  uint32_t iLeft;
  uint32_t bpIdx;

  if (u0 <= bp0[0U])
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4619      	mov	r1, r3
 8003840:	68f8      	ldr	r0, [r7, #12]
 8003842:	f7fd fbed 	bl	8001020 <__aeabi_fcmple>
 8003846:	4603      	mov	r3, r0
 8003848:	2b00      	cmp	r3, #0
 800384a:	d01a      	beq.n	8003882 <look1_iflf_binlxpw+0x56>
  {
    iLeft = 0U;
 800384c:	2300      	movs	r3, #0
 800384e:	617b      	str	r3, [r7, #20]
    frac = (u0 - bp0[0U]) / (bp0[1U] - bp0[0U]);
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4619      	mov	r1, r3
 8003856:	68f8      	ldr	r0, [r7, #12]
 8003858:	f7fd f930 	bl	8000abc <__aeabi_fsub>
 800385c:	4603      	mov	r3, r0
 800385e:	461c      	mov	r4, r3
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	3304      	adds	r3, #4
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4619      	mov	r1, r3
 800386c:	4610      	mov	r0, r2
 800386e:	f7fd f925 	bl	8000abc <__aeabi_fsub>
 8003872:	4603      	mov	r3, r0
 8003874:	4619      	mov	r1, r3
 8003876:	4620      	mov	r0, r4
 8003878:	f7fd fade 	bl	8000e38 <__aeabi_fdiv>
 800387c:	4603      	mov	r3, r0
 800387e:	61fb      	str	r3, [r7, #28]
 8003880:	e077      	b.n	8003972 <look1_iflf_binlxpw+0x146>
  }
  else if (u0 < bp0[maxIndex])
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	68ba      	ldr	r2, [r7, #8]
 8003888:	4413      	add	r3, r2
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4619      	mov	r1, r3
 800388e:	68f8      	ldr	r0, [r7, #12]
 8003890:	f7fd fbbc 	bl	800100c <__aeabi_fcmplt>
 8003894:	4603      	mov	r3, r0
 8003896:	2b00      	cmp	r3, #0
 8003898:	d043      	beq.n	8003922 <look1_iflf_binlxpw+0xf6>
  {
    /* Binary Search */
    bpIdx = maxIndex >> 1U;
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	085b      	lsrs	r3, r3, #1
 800389e:	613b      	str	r3, [r7, #16]
    iLeft = 0U;
 80038a0:	2300      	movs	r3, #0
 80038a2:	617b      	str	r3, [r7, #20]
    iRght = maxIndex;
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	61bb      	str	r3, [r7, #24]
    while (iRght - iLeft > 1U)
 80038a8:	e015      	b.n	80038d6 <look1_iflf_binlxpw+0xaa>
    {
      if (u0 < bp0[bpIdx])
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	68ba      	ldr	r2, [r7, #8]
 80038b0:	4413      	add	r3, r2
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4619      	mov	r1, r3
 80038b6:	68f8      	ldr	r0, [r7, #12]
 80038b8:	f7fd fba8 	bl	800100c <__aeabi_fcmplt>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d002      	beq.n	80038c8 <look1_iflf_binlxpw+0x9c>
      {
        iRght = bpIdx;
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	61bb      	str	r3, [r7, #24]
 80038c6:	e001      	b.n	80038cc <look1_iflf_binlxpw+0xa0>
      }
      else
      {
        iLeft = bpIdx;
 80038c8:	693b      	ldr	r3, [r7, #16]
 80038ca:	617b      	str	r3, [r7, #20]
      }

      bpIdx = (iRght + iLeft) >> 1U;
 80038cc:	69ba      	ldr	r2, [r7, #24]
 80038ce:	697b      	ldr	r3, [r7, #20]
 80038d0:	4413      	add	r3, r2
 80038d2:	085b      	lsrs	r3, r3, #1
 80038d4:	613b      	str	r3, [r7, #16]
    while (iRght - iLeft > 1U)
 80038d6:	69ba      	ldr	r2, [r7, #24]
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d8e4      	bhi.n	80038aa <look1_iflf_binlxpw+0x7e>
    }

    frac = (u0 - bp0[iLeft]) / (bp0[iLeft + 1U] - bp0[iLeft]);
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	68ba      	ldr	r2, [r7, #8]
 80038e6:	4413      	add	r3, r2
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4619      	mov	r1, r3
 80038ec:	68f8      	ldr	r0, [r7, #12]
 80038ee:	f7fd f8e5 	bl	8000abc <__aeabi_fsub>
 80038f2:	4603      	mov	r3, r0
 80038f4:	461c      	mov	r4, r3
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	3301      	adds	r3, #1
 80038fa:	009b      	lsls	r3, r3, #2
 80038fc:	68ba      	ldr	r2, [r7, #8]
 80038fe:	4413      	add	r3, r2
 8003900:	6818      	ldr	r0, [r3, #0]
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	009b      	lsls	r3, r3, #2
 8003906:	68ba      	ldr	r2, [r7, #8]
 8003908:	4413      	add	r3, r2
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4619      	mov	r1, r3
 800390e:	f7fd f8d5 	bl	8000abc <__aeabi_fsub>
 8003912:	4603      	mov	r3, r0
 8003914:	4619      	mov	r1, r3
 8003916:	4620      	mov	r0, r4
 8003918:	f7fd fa8e 	bl	8000e38 <__aeabi_fdiv>
 800391c:	4603      	mov	r3, r0
 800391e:	61fb      	str	r3, [r7, #28]
 8003920:	e027      	b.n	8003972 <look1_iflf_binlxpw+0x146>
  }
  else
  {
    iLeft = maxIndex - 1U;
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	3b01      	subs	r3, #1
 8003926:	617b      	str	r3, [r7, #20]
    frac = (u0 - bp0[maxIndex - 1U]) / (bp0[maxIndex] - bp0[maxIndex - 1U]);
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800392e:	3b01      	subs	r3, #1
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	68ba      	ldr	r2, [r7, #8]
 8003934:	4413      	add	r3, r2
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4619      	mov	r1, r3
 800393a:	68f8      	ldr	r0, [r7, #12]
 800393c:	f7fd f8be 	bl	8000abc <__aeabi_fsub>
 8003940:	4603      	mov	r3, r0
 8003942:	461c      	mov	r4, r3
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	009b      	lsls	r3, r3, #2
 8003948:	68ba      	ldr	r2, [r7, #8]
 800394a:	4413      	add	r3, r2
 800394c:	6818      	ldr	r0, [r3, #0]
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003954:	3b01      	subs	r3, #1
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	68ba      	ldr	r2, [r7, #8]
 800395a:	4413      	add	r3, r2
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4619      	mov	r1, r3
 8003960:	f7fd f8ac 	bl	8000abc <__aeabi_fsub>
 8003964:	4603      	mov	r3, r0
 8003966:	4619      	mov	r1, r3
 8003968:	4620      	mov	r0, r4
 800396a:	f7fd fa65 	bl	8000e38 <__aeabi_fdiv>
 800396e:	4603      	mov	r3, r0
 8003970:	61fb      	str	r3, [r7, #28]
  }

  return (table[iLeft + 1U] - table[iLeft]) * frac + table[iLeft];
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	3301      	adds	r3, #1
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	687a      	ldr	r2, [r7, #4]
 800397a:	4413      	add	r3, r2
 800397c:	6818      	ldr	r0, [r3, #0]
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	009b      	lsls	r3, r3, #2
 8003982:	687a      	ldr	r2, [r7, #4]
 8003984:	4413      	add	r3, r2
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4619      	mov	r1, r3
 800398a:	f7fd f897 	bl	8000abc <__aeabi_fsub>
 800398e:	4603      	mov	r3, r0
 8003990:	69f9      	ldr	r1, [r7, #28]
 8003992:	4618      	mov	r0, r3
 8003994:	f7fd f99c 	bl	8000cd0 <__aeabi_fmul>
 8003998:	4603      	mov	r3, r0
 800399a:	4618      	mov	r0, r3
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	009b      	lsls	r3, r3, #2
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	4413      	add	r3, r2
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4619      	mov	r1, r3
 80039a8:	f7fd f88a 	bl	8000ac0 <__addsf3>
 80039ac:	4603      	mov	r3, r0
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	3724      	adds	r7, #36	@ 0x24
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd90      	pop	{r4, r7, pc}
	...

080039b8 <DevADC1Func_Init>:

void DevADC1Func_Init(void)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	af00      	add	r7, sp, #0
	HAL_ADCEx_Calibration_Start(&hadc1);
 80039bc:	4804      	ldr	r0, [pc, #16]	@ (80039d0 <DevADC1Func_Init+0x18>)
 80039be:	f001 fd53 	bl	8005468 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)ADC1SampleVal, DEV_LEN);
 80039c2:	2205      	movs	r2, #5
 80039c4:	4903      	ldr	r1, [pc, #12]	@ (80039d4 <DevADC1Func_Init+0x1c>)
 80039c6:	4802      	ldr	r0, [pc, #8]	@ (80039d0 <DevADC1Func_Init+0x18>)
 80039c8:	f001 fa5a 	bl	8004e80 <HAL_ADC_Start_DMA>
}
 80039cc:	bf00      	nop
 80039ce:	bd80      	pop	{r7, pc}
 80039d0:	200001b4 	.word	0x200001b4
 80039d4:	200006f8 	.word	0x200006f8

080039d8 <DevADC1Func_Main>:

void DevADC1Func_Main(void)
{
 80039d8:	b590      	push	{r4, r7, lr}
 80039da:	b087      	sub	sp, #28
 80039dc:	af00      	add	r7, sp, #0
	float gain = 1.0f;
 80039de:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80039e2:	617b      	str	r3, [r7, #20]
	float TemptureVol,CurrentFrontVol,CurrentAfterVol,CoreVol_Temp,TemptureRes;
	static uint8_t sCount = 0;
	static uint8_t sTempOver = 0;

	gain = ADC1SampleVal[4] * 3.3 / 4095 / 1.2;
 80039e4:	4ba8      	ldr	r3, [pc, #672]	@ (8003c88 <DevADC1Func_Main+0x2b0>)
 80039e6:	891b      	ldrh	r3, [r3, #8]
 80039e8:	4618      	mov	r0, r3
 80039ea:	f7fc fd6f 	bl	80004cc <__aeabi_i2d>
 80039ee:	a39c      	add	r3, pc, #624	@ (adr r3, 8003c60 <DevADC1Func_Main+0x288>)
 80039f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039f4:	f7fc fdd4 	bl	80005a0 <__aeabi_dmul>
 80039f8:	4602      	mov	r2, r0
 80039fa:	460b      	mov	r3, r1
 80039fc:	4610      	mov	r0, r2
 80039fe:	4619      	mov	r1, r3
 8003a00:	a399      	add	r3, pc, #612	@ (adr r3, 8003c68 <DevADC1Func_Main+0x290>)
 8003a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a06:	f7fc fef5 	bl	80007f4 <__aeabi_ddiv>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	4610      	mov	r0, r2
 8003a10:	4619      	mov	r1, r3
 8003a12:	f04f 3233 	mov.w	r2, #858993459	@ 0x33333333
 8003a16:	4b9d      	ldr	r3, [pc, #628]	@ (8003c8c <DevADC1Func_Main+0x2b4>)
 8003a18:	f7fc feec 	bl	80007f4 <__aeabi_ddiv>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	460b      	mov	r3, r1
 8003a20:	4610      	mov	r0, r2
 8003a22:	4619      	mov	r1, r3
 8003a24:	f7fc fff6 	bl	8000a14 <__aeabi_d2f>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	617b      	str	r3, [r7, #20]
	TemptureVol_Temp[sCount] = (float)ADC1SampleVal[0] * 3.3f / 4095.0f;
 8003a2c:	4b96      	ldr	r3, [pc, #600]	@ (8003c88 <DevADC1Func_Main+0x2b0>)
 8003a2e:	881b      	ldrh	r3, [r3, #0]
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7fd f8f5 	bl	8000c20 <__aeabi_ui2f>
 8003a36:	4603      	mov	r3, r0
 8003a38:	4995      	ldr	r1, [pc, #596]	@ (8003c90 <DevADC1Func_Main+0x2b8>)
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f7fd f948 	bl	8000cd0 <__aeabi_fmul>
 8003a40:	4603      	mov	r3, r0
 8003a42:	461a      	mov	r2, r3
 8003a44:	4b93      	ldr	r3, [pc, #588]	@ (8003c94 <DevADC1Func_Main+0x2bc>)
 8003a46:	781b      	ldrb	r3, [r3, #0]
 8003a48:	461c      	mov	r4, r3
 8003a4a:	4993      	ldr	r1, [pc, #588]	@ (8003c98 <DevADC1Func_Main+0x2c0>)
 8003a4c:	4610      	mov	r0, r2
 8003a4e:	f7fd f9f3 	bl	8000e38 <__aeabi_fdiv>
 8003a52:	4603      	mov	r3, r0
 8003a54:	461a      	mov	r2, r3
 8003a56:	4b91      	ldr	r3, [pc, #580]	@ (8003c9c <DevADC1Func_Main+0x2c4>)
 8003a58:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
	CurrentFrontVol_Temp[sCount] = (float)ADC1SampleVal[1] * 3.3f / 4095.0f  / gain;
 8003a5c:	4b8a      	ldr	r3, [pc, #552]	@ (8003c88 <DevADC1Func_Main+0x2b0>)
 8003a5e:	885b      	ldrh	r3, [r3, #2]
 8003a60:	4618      	mov	r0, r3
 8003a62:	f7fd f8dd 	bl	8000c20 <__aeabi_ui2f>
 8003a66:	4603      	mov	r3, r0
 8003a68:	4989      	ldr	r1, [pc, #548]	@ (8003c90 <DevADC1Func_Main+0x2b8>)
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f7fd f930 	bl	8000cd0 <__aeabi_fmul>
 8003a70:	4603      	mov	r3, r0
 8003a72:	4989      	ldr	r1, [pc, #548]	@ (8003c98 <DevADC1Func_Main+0x2c0>)
 8003a74:	4618      	mov	r0, r3
 8003a76:	f7fd f9df 	bl	8000e38 <__aeabi_fdiv>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	461a      	mov	r2, r3
 8003a7e:	4b85      	ldr	r3, [pc, #532]	@ (8003c94 <DevADC1Func_Main+0x2bc>)
 8003a80:	781b      	ldrb	r3, [r3, #0]
 8003a82:	461c      	mov	r4, r3
 8003a84:	6979      	ldr	r1, [r7, #20]
 8003a86:	4610      	mov	r0, r2
 8003a88:	f7fd f9d6 	bl	8000e38 <__aeabi_fdiv>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	461a      	mov	r2, r3
 8003a90:	4b83      	ldr	r3, [pc, #524]	@ (8003ca0 <DevADC1Func_Main+0x2c8>)
 8003a92:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
	CurrentAfterVol_Temp[sCount] = (float)ADC1SampleVal[2] * 3.3f / 4095.0f  / gain;
 8003a96:	4b7c      	ldr	r3, [pc, #496]	@ (8003c88 <DevADC1Func_Main+0x2b0>)
 8003a98:	889b      	ldrh	r3, [r3, #4]
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f7fd f8c0 	bl	8000c20 <__aeabi_ui2f>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	497b      	ldr	r1, [pc, #492]	@ (8003c90 <DevADC1Func_Main+0x2b8>)
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f7fd f913 	bl	8000cd0 <__aeabi_fmul>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	497a      	ldr	r1, [pc, #488]	@ (8003c98 <DevADC1Func_Main+0x2c0>)
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f7fd f9c2 	bl	8000e38 <__aeabi_fdiv>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	4b76      	ldr	r3, [pc, #472]	@ (8003c94 <DevADC1Func_Main+0x2bc>)
 8003aba:	781b      	ldrb	r3, [r3, #0]
 8003abc:	461c      	mov	r4, r3
 8003abe:	6979      	ldr	r1, [r7, #20]
 8003ac0:	4610      	mov	r0, r2
 8003ac2:	f7fd f9b9 	bl	8000e38 <__aeabi_fdiv>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	461a      	mov	r2, r3
 8003aca:	4b76      	ldr	r3, [pc, #472]	@ (8003ca4 <DevADC1Func_Main+0x2cc>)
 8003acc:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
	CoreVol_Temp =  (float)ADC1SampleVal[3] * 3.3f / 4095.0f / gain;
 8003ad0:	4b6d      	ldr	r3, [pc, #436]	@ (8003c88 <DevADC1Func_Main+0x2b0>)
 8003ad2:	88db      	ldrh	r3, [r3, #6]
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f7fd f8a3 	bl	8000c20 <__aeabi_ui2f>
 8003ada:	4603      	mov	r3, r0
 8003adc:	496c      	ldr	r1, [pc, #432]	@ (8003c90 <DevADC1Func_Main+0x2b8>)
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f7fd f8f6 	bl	8000cd0 <__aeabi_fmul>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	496c      	ldr	r1, [pc, #432]	@ (8003c98 <DevADC1Func_Main+0x2c0>)
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f7fd f9a5 	bl	8000e38 <__aeabi_fdiv>
 8003aee:	4603      	mov	r3, r0
 8003af0:	6979      	ldr	r1, [r7, #20]
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7fd f9a0 	bl	8000e38 <__aeabi_fdiv>
 8003af8:	4603      	mov	r3, r0
 8003afa:	613b      	str	r3, [r7, #16]

	sCount++;
 8003afc:	4b65      	ldr	r3, [pc, #404]	@ (8003c94 <DevADC1Func_Main+0x2bc>)
 8003afe:	781b      	ldrb	r3, [r3, #0]
 8003b00:	3301      	adds	r3, #1
 8003b02:	b2da      	uxtb	r2, r3
 8003b04:	4b63      	ldr	r3, [pc, #396]	@ (8003c94 <DevADC1Func_Main+0x2bc>)
 8003b06:	701a      	strb	r2, [r3, #0]
	if(sCount >= 15)
 8003b08:	4b62      	ldr	r3, [pc, #392]	@ (8003c94 <DevADC1Func_Main+0x2bc>)
 8003b0a:	781b      	ldrb	r3, [r3, #0]
 8003b0c:	2b0e      	cmp	r3, #14
 8003b0e:	d902      	bls.n	8003b16 <DevADC1Func_Main+0x13e>
	{
		sCount = 0;
 8003b10:	4b60      	ldr	r3, [pc, #384]	@ (8003c94 <DevADC1Func_Main+0x2bc>)
 8003b12:	2200      	movs	r2, #0
 8003b14:	701a      	strb	r2, [r3, #0]
	}

	TemptureVol = SampleVolFilter(TemptureVol_Temp,FILTERNUM);
 8003b16:	210f      	movs	r1, #15
 8003b18:	4860      	ldr	r0, [pc, #384]	@ (8003c9c <DevADC1Func_Main+0x2c4>)
 8003b1a:	f000 f8f9 	bl	8003d10 <SampleVolFilter>
 8003b1e:	60f8      	str	r0, [r7, #12]
	CurrentFrontVol = SampleVolFilter(CurrentFrontVol_Temp,FILTERNUM);
 8003b20:	210f      	movs	r1, #15
 8003b22:	485f      	ldr	r0, [pc, #380]	@ (8003ca0 <DevADC1Func_Main+0x2c8>)
 8003b24:	f000 f8f4 	bl	8003d10 <SampleVolFilter>
 8003b28:	60b8      	str	r0, [r7, #8]
	CurrentAfterVol = SampleVolFilter(CurrentAfterVol_Temp,FILTERNUM);
 8003b2a:	210f      	movs	r1, #15
 8003b2c:	485d      	ldr	r0, [pc, #372]	@ (8003ca4 <DevADC1Func_Main+0x2cc>)
 8003b2e:	f000 f8ef 	bl	8003d10 <SampleVolFilter>
 8003b32:	6078      	str	r0, [r7, #4]
	TemptureRes = (10000.0f * TemptureVol) / (3.3f - TemptureVol);
 8003b34:	495c      	ldr	r1, [pc, #368]	@ (8003ca8 <DevADC1Func_Main+0x2d0>)
 8003b36:	68f8      	ldr	r0, [r7, #12]
 8003b38:	f7fd f8ca 	bl	8000cd0 <__aeabi_fmul>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	461c      	mov	r4, r3
 8003b40:	68f9      	ldr	r1, [r7, #12]
 8003b42:	4853      	ldr	r0, [pc, #332]	@ (8003c90 <DevADC1Func_Main+0x2b8>)
 8003b44:	f7fc ffba 	bl	8000abc <__aeabi_fsub>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	4619      	mov	r1, r3
 8003b4c:	4620      	mov	r0, r4
 8003b4e:	f7fd f973 	bl	8000e38 <__aeabi_fdiv>
 8003b52:	4603      	mov	r3, r0
 8003b54:	603b      	str	r3, [r7, #0]

	SampleTemp = look1_iflf_binlxpw(TemptureRes,INP_HWTemp_R,OUT_HWTemp_T,TEMPTURENUM - 1);
 8003b56:	23a0      	movs	r3, #160	@ 0xa0
 8003b58:	4a54      	ldr	r2, [pc, #336]	@ (8003cac <DevADC1Func_Main+0x2d4>)
 8003b5a:	4955      	ldr	r1, [pc, #340]	@ (8003cb0 <DevADC1Func_Main+0x2d8>)
 8003b5c:	6838      	ldr	r0, [r7, #0]
 8003b5e:	f7ff fe65 	bl	800382c <look1_iflf_binlxpw>
 8003b62:	4603      	mov	r3, r0
 8003b64:	4a53      	ldr	r2, [pc, #332]	@ (8003cb4 <DevADC1Func_Main+0x2dc>)
 8003b66:	6013      	str	r3, [r2, #0]
	CurrentFront = (CurrentFrontVol - 1.14) / 50.0f * 100.0f;			//CurrentFrontVol * GAIN(50) / 10m(0.01);
 8003b68:	68b8      	ldr	r0, [r7, #8]
 8003b6a:	f7fc fcc1 	bl	80004f0 <__aeabi_f2d>
 8003b6e:	a340      	add	r3, pc, #256	@ (adr r3, 8003c70 <DevADC1Func_Main+0x298>)
 8003b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b74:	f7fc fb5c 	bl	8000230 <__aeabi_dsub>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	460b      	mov	r3, r1
 8003b7c:	4610      	mov	r0, r2
 8003b7e:	4619      	mov	r1, r3
 8003b80:	f04f 0200 	mov.w	r2, #0
 8003b84:	4b4c      	ldr	r3, [pc, #304]	@ (8003cb8 <DevADC1Func_Main+0x2e0>)
 8003b86:	f7fc fe35 	bl	80007f4 <__aeabi_ddiv>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	460b      	mov	r3, r1
 8003b8e:	4610      	mov	r0, r2
 8003b90:	4619      	mov	r1, r3
 8003b92:	f04f 0200 	mov.w	r2, #0
 8003b96:	4b49      	ldr	r3, [pc, #292]	@ (8003cbc <DevADC1Func_Main+0x2e4>)
 8003b98:	f7fc fd02 	bl	80005a0 <__aeabi_dmul>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	460b      	mov	r3, r1
 8003ba0:	4610      	mov	r0, r2
 8003ba2:	4619      	mov	r1, r3
 8003ba4:	f7fc ff36 	bl	8000a14 <__aeabi_d2f>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	4a45      	ldr	r2, [pc, #276]	@ (8003cc0 <DevADC1Func_Main+0x2e8>)
 8003bac:	6013      	str	r3, [r2, #0]
	CurrentAfter = CurrentAfterVol / 4.7f * 50.0f * 100.0f;
 8003bae:	4945      	ldr	r1, [pc, #276]	@ (8003cc4 <DevADC1Func_Main+0x2ec>)
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f7fd f941 	bl	8000e38 <__aeabi_fdiv>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	4943      	ldr	r1, [pc, #268]	@ (8003cc8 <DevADC1Func_Main+0x2f0>)
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f7fd f888 	bl	8000cd0 <__aeabi_fmul>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	4942      	ldr	r1, [pc, #264]	@ (8003ccc <DevADC1Func_Main+0x2f4>)
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f7fd f883 	bl	8000cd0 <__aeabi_fmul>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	461a      	mov	r2, r3
 8003bce:	4b40      	ldr	r3, [pc, #256]	@ (8003cd0 <DevADC1Func_Main+0x2f8>)
 8003bd0:	601a      	str	r2, [r3, #0]
	CoreTempture = (1.43 - CoreVol_Temp) / 0.0043f + 25.0f;
 8003bd2:	6938      	ldr	r0, [r7, #16]
 8003bd4:	f7fc fc8c 	bl	80004f0 <__aeabi_f2d>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	460b      	mov	r3, r1
 8003bdc:	a126      	add	r1, pc, #152	@ (adr r1, 8003c78 <DevADC1Func_Main+0x2a0>)
 8003bde:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003be2:	f7fc fb25 	bl	8000230 <__aeabi_dsub>
 8003be6:	4602      	mov	r2, r0
 8003be8:	460b      	mov	r3, r1
 8003bea:	4610      	mov	r0, r2
 8003bec:	4619      	mov	r1, r3
 8003bee:	a324      	add	r3, pc, #144	@ (adr r3, 8003c80 <DevADC1Func_Main+0x2a8>)
 8003bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bf4:	f7fc fdfe 	bl	80007f4 <__aeabi_ddiv>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	460b      	mov	r3, r1
 8003bfc:	4610      	mov	r0, r2
 8003bfe:	4619      	mov	r1, r3
 8003c00:	f04f 0200 	mov.w	r2, #0
 8003c04:	4b33      	ldr	r3, [pc, #204]	@ (8003cd4 <DevADC1Func_Main+0x2fc>)
 8003c06:	f7fc fb15 	bl	8000234 <__adddf3>
 8003c0a:	4602      	mov	r2, r0
 8003c0c:	460b      	mov	r3, r1
 8003c0e:	4610      	mov	r0, r2
 8003c10:	4619      	mov	r1, r3
 8003c12:	f7fc feff 	bl	8000a14 <__aeabi_d2f>
 8003c16:	4603      	mov	r3, r0
 8003c18:	4a2f      	ldr	r2, [pc, #188]	@ (8003cd8 <DevADC1Func_Main+0x300>)
 8003c1a:	6013      	str	r3, [r2, #0]

	/*80*/
	if((SampleTemp > 80.0f) && (sTempOver == 0))
 8003c1c:	4b25      	ldr	r3, [pc, #148]	@ (8003cb4 <DevADC1Func_Main+0x2dc>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	492e      	ldr	r1, [pc, #184]	@ (8003cdc <DevADC1Func_Main+0x304>)
 8003c22:	4618      	mov	r0, r3
 8003c24:	f7fd fa10 	bl	8001048 <__aeabi_fcmpgt>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d00d      	beq.n	8003c4a <DevADC1Func_Main+0x272>
 8003c2e:	4b2c      	ldr	r3, [pc, #176]	@ (8003ce0 <DevADC1Func_Main+0x308>)
 8003c30:	781b      	ldrb	r3, [r3, #0]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d109      	bne.n	8003c4a <DevADC1Func_Main+0x272>
	{
		sTempOver = 1;
 8003c36:	4b2a      	ldr	r3, [pc, #168]	@ (8003ce0 <DevADC1Func_Main+0x308>)
 8003c38:	2201      	movs	r2, #1
 8003c3a:	701a      	strb	r2, [r3, #0]
		DevScreenSendData(0x30,sTempOver);
 8003c3c:	4b28      	ldr	r3, [pc, #160]	@ (8003ce0 <DevADC1Func_Main+0x308>)
 8003c3e:	781b      	ldrb	r3, [r3, #0]
 8003c40:	4619      	mov	r1, r3
 8003c42:	2030      	movs	r0, #48	@ 0x30
 8003c44:	f000 ff0a 	bl	8004a5c <DevScreenSendData>
	}else if((SampleTemp < 77.0f) && (sTempOver == 1))
	{
		sTempOver = 0;
		DevScreenSendData(0x30,sTempOver);
	}
}
 8003c48:	e05b      	b.n	8003d02 <DevADC1Func_Main+0x32a>
	}else if((SampleTemp < 77.0f) && (sTempOver == 1))
 8003c4a:	4b1a      	ldr	r3, [pc, #104]	@ (8003cb4 <DevADC1Func_Main+0x2dc>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4925      	ldr	r1, [pc, #148]	@ (8003ce4 <DevADC1Func_Main+0x30c>)
 8003c50:	4618      	mov	r0, r3
 8003c52:	f7fd f9db 	bl	800100c <__aeabi_fcmplt>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d145      	bne.n	8003ce8 <DevADC1Func_Main+0x310>
}
 8003c5c:	e051      	b.n	8003d02 <DevADC1Func_Main+0x32a>
 8003c5e:	bf00      	nop
 8003c60:	66666666 	.word	0x66666666
 8003c64:	400a6666 	.word	0x400a6666
 8003c68:	00000000 	.word	0x00000000
 8003c6c:	40affe00 	.word	0x40affe00
 8003c70:	a3d70a3d 	.word	0xa3d70a3d
 8003c74:	3ff23d70 	.word	0x3ff23d70
 8003c78:	ae147ae1 	.word	0xae147ae1
 8003c7c:	3ff6e147 	.word	0x3ff6e147
 8003c80:	80000000 	.word	0x80000000
 8003c84:	3f719ce0 	.word	0x3f719ce0
 8003c88:	200006f8 	.word	0x200006f8
 8003c8c:	3ff33333 	.word	0x3ff33333
 8003c90:	40533333 	.word	0x40533333
 8003c94:	20000714 	.word	0x20000714
 8003c98:	457ff000 	.word	0x457ff000
 8003c9c:	2000013c 	.word	0x2000013c
 8003ca0:	20000680 	.word	0x20000680
 8003ca4:	200006bc 	.word	0x200006bc
 8003ca8:	461c4000 	.word	0x461c4000
 8003cac:	08009d0c 	.word	0x08009d0c
 8003cb0:	08009a88 	.word	0x08009a88
 8003cb4:	20000704 	.word	0x20000704
 8003cb8:	40490000 	.word	0x40490000
 8003cbc:	40590000 	.word	0x40590000
 8003cc0:	20000708 	.word	0x20000708
 8003cc4:	40966666 	.word	0x40966666
 8003cc8:	42480000 	.word	0x42480000
 8003ccc:	42c80000 	.word	0x42c80000
 8003cd0:	2000070c 	.word	0x2000070c
 8003cd4:	40390000 	.word	0x40390000
 8003cd8:	20000710 	.word	0x20000710
 8003cdc:	42a00000 	.word	0x42a00000
 8003ce0:	20000715 	.word	0x20000715
 8003ce4:	429a0000 	.word	0x429a0000
	}else if((SampleTemp < 77.0f) && (sTempOver == 1))
 8003ce8:	4b08      	ldr	r3, [pc, #32]	@ (8003d0c <DevADC1Func_Main+0x334>)
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d108      	bne.n	8003d02 <DevADC1Func_Main+0x32a>
		sTempOver = 0;
 8003cf0:	4b06      	ldr	r3, [pc, #24]	@ (8003d0c <DevADC1Func_Main+0x334>)
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	701a      	strb	r2, [r3, #0]
		DevScreenSendData(0x30,sTempOver);
 8003cf6:	4b05      	ldr	r3, [pc, #20]	@ (8003d0c <DevADC1Func_Main+0x334>)
 8003cf8:	781b      	ldrb	r3, [r3, #0]
 8003cfa:	4619      	mov	r1, r3
 8003cfc:	2030      	movs	r0, #48	@ 0x30
 8003cfe:	f000 fead 	bl	8004a5c <DevScreenSendData>
}
 8003d02:	bf00      	nop
 8003d04:	371c      	adds	r7, #28
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd90      	pop	{r4, r7, pc}
 8003d0a:	bf00      	nop
 8003d0c:	20000715 	.word	0x20000715

08003d10 <SampleVolFilter>:

static float SampleVolFilter(float* buff,uint8_t len)
{
 8003d10:	b590      	push	{r4, r7, lr}
 8003d12:	b087      	sub	sp, #28
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
 8003d18:	460b      	mov	r3, r1
 8003d1a:	70fb      	strb	r3, [r7, #3]
	float vol_max,vol_min;
	float vol_sum = 0;
 8003d1c:	f04f 0300 	mov.w	r3, #0
 8003d20:	60fb      	str	r3, [r7, #12]
	uint8_t tag_i = 0;
 8003d22:	2300      	movs	r3, #0
 8003d24:	72fb      	strb	r3, [r7, #11]

	vol_max = buff[0];
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	617b      	str	r3, [r7, #20]
	vol_min = buff[0];
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	613b      	str	r3, [r7, #16]

	for(tag_i = 0;tag_i < len;tag_i++)
 8003d32:	2300      	movs	r3, #0
 8003d34:	72fb      	strb	r3, [r7, #11]
 8003d36:	e032      	b.n	8003d9e <SampleVolFilter+0x8e>
	{
		if(buff[tag_i] < vol_min)
 8003d38:	7afb      	ldrb	r3, [r7, #11]
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	687a      	ldr	r2, [r7, #4]
 8003d3e:	4413      	add	r3, r2
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4619      	mov	r1, r3
 8003d44:	6938      	ldr	r0, [r7, #16]
 8003d46:	f7fd f97f 	bl	8001048 <__aeabi_fcmpgt>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d006      	beq.n	8003d5e <SampleVolFilter+0x4e>
		{
			vol_min = buff[tag_i];
 8003d50:	7afb      	ldrb	r3, [r7, #11]
 8003d52:	009b      	lsls	r3, r3, #2
 8003d54:	687a      	ldr	r2, [r7, #4]
 8003d56:	4413      	add	r3, r2
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	613b      	str	r3, [r7, #16]
 8003d5c:	e011      	b.n	8003d82 <SampleVolFilter+0x72>
		}else if(buff[tag_i] > vol_max)
 8003d5e:	7afb      	ldrb	r3, [r7, #11]
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	687a      	ldr	r2, [r7, #4]
 8003d64:	4413      	add	r3, r2
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4619      	mov	r1, r3
 8003d6a:	6978      	ldr	r0, [r7, #20]
 8003d6c:	f7fd f94e 	bl	800100c <__aeabi_fcmplt>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d005      	beq.n	8003d82 <SampleVolFilter+0x72>
		{
			vol_max = buff[tag_i];
 8003d76:	7afb      	ldrb	r3, [r7, #11]
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	4413      	add	r3, r2
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	617b      	str	r3, [r7, #20]
		}

		vol_sum += buff[tag_i];
 8003d82:	7afb      	ldrb	r3, [r7, #11]
 8003d84:	009b      	lsls	r3, r3, #2
 8003d86:	687a      	ldr	r2, [r7, #4]
 8003d88:	4413      	add	r3, r2
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4619      	mov	r1, r3
 8003d8e:	68f8      	ldr	r0, [r7, #12]
 8003d90:	f7fc fe96 	bl	8000ac0 <__addsf3>
 8003d94:	4603      	mov	r3, r0
 8003d96:	60fb      	str	r3, [r7, #12]
	for(tag_i = 0;tag_i < len;tag_i++)
 8003d98:	7afb      	ldrb	r3, [r7, #11]
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	72fb      	strb	r3, [r7, #11]
 8003d9e:	7afa      	ldrb	r2, [r7, #11]
 8003da0:	78fb      	ldrb	r3, [r7, #3]
 8003da2:	429a      	cmp	r2, r3
 8003da4:	d3c8      	bcc.n	8003d38 <SampleVolFilter+0x28>
	}

	return (vol_sum - vol_max - vol_min) / (len -2);
 8003da6:	6979      	ldr	r1, [r7, #20]
 8003da8:	68f8      	ldr	r0, [r7, #12]
 8003daa:	f7fc fe87 	bl	8000abc <__aeabi_fsub>
 8003dae:	4603      	mov	r3, r0
 8003db0:	6939      	ldr	r1, [r7, #16]
 8003db2:	4618      	mov	r0, r3
 8003db4:	f7fc fe82 	bl	8000abc <__aeabi_fsub>
 8003db8:	4603      	mov	r3, r0
 8003dba:	461c      	mov	r4, r3
 8003dbc:	78fb      	ldrb	r3, [r7, #3]
 8003dbe:	3b02      	subs	r3, #2
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f7fc ff31 	bl	8000c28 <__aeabi_i2f>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	4619      	mov	r1, r3
 8003dca:	4620      	mov	r0, r4
 8003dcc:	f7fd f834 	bl	8000e38 <__aeabi_fdiv>
 8003dd0:	4603      	mov	r3, r0
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	371c      	adds	r7, #28
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd90      	pop	{r4, r7, pc}

08003dda <DevFlash_Write>:
static uint32_t FlashOffset = 0;

extern Device_Param DevParamRead;

HAL_StatusTypeDef DevFlash_Write(uint32_t addr,uint16_t *buff,uint8_t len)
{
 8003dda:	b5b0      	push	{r4, r5, r7, lr}
 8003ddc:	b088      	sub	sp, #32
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	60f8      	str	r0, [r7, #12]
 8003de2:	60b9      	str	r1, [r7, #8]
 8003de4:	4613      	mov	r3, r2
 8003de6:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef status = HAL_BUSY;
 8003de8:	2302      	movs	r3, #2
 8003dea:	77fb      	strb	r3, [r7, #31]
	uint8_t tag_i= 0;
 8003dec:	2300      	movs	r3, #0
 8003dee:	77bb      	strb	r3, [r7, #30]
	uint16_t writedata = 0;
 8003df0:	2300      	movs	r3, #0
 8003df2:	82fb      	strh	r3, [r7, #22]
	uint32_t writeaddr = addr;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	61bb      	str	r3, [r7, #24]

	HAL_FLASH_Unlock();
 8003df8:	f002 fa04 	bl	8006204 <HAL_FLASH_Unlock>

	for(tag_i = 0;tag_i < len;tag_i++)
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	77bb      	strb	r3, [r7, #30]
 8003e00:	e01e      	b.n	8003e40 <DevFlash_Write+0x66>
	{
		writedata = buff[tag_i];
 8003e02:	7fbb      	ldrb	r3, [r7, #30]
 8003e04:	005b      	lsls	r3, r3, #1
 8003e06:	68ba      	ldr	r2, [r7, #8]
 8003e08:	4413      	add	r3, r2
 8003e0a:	881b      	ldrh	r3, [r3, #0]
 8003e0c:	82fb      	strh	r3, [r7, #22]
		status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, writeaddr, (uint64_t)writedata);
 8003e0e:	8afb      	ldrh	r3, [r7, #22]
 8003e10:	2200      	movs	r2, #0
 8003e12:	461c      	mov	r4, r3
 8003e14:	4615      	mov	r5, r2
 8003e16:	4622      	mov	r2, r4
 8003e18:	462b      	mov	r3, r5
 8003e1a:	69b9      	ldr	r1, [r7, #24]
 8003e1c:	2001      	movs	r0, #1
 8003e1e:	f002 f963 	bl	80060e8 <HAL_FLASH_Program>
 8003e22:	4603      	mov	r3, r0
 8003e24:	77fb      	strb	r3, [r7, #31]
		if(status != HAL_OK)
 8003e26:	7ffb      	ldrb	r3, [r7, #31]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d003      	beq.n	8003e34 <DevFlash_Write+0x5a>
		{
			HAL_FLASH_Lock();
 8003e2c:	f002 fa24 	bl	8006278 <HAL_FLASH_Lock>
			return status;
 8003e30:	7ffb      	ldrb	r3, [r7, #31]
 8003e32:	e00c      	b.n	8003e4e <DevFlash_Write+0x74>
		}else
		{
			writeaddr += 2;
 8003e34:	69bb      	ldr	r3, [r7, #24]
 8003e36:	3302      	adds	r3, #2
 8003e38:	61bb      	str	r3, [r7, #24]
	for(tag_i = 0;tag_i < len;tag_i++)
 8003e3a:	7fbb      	ldrb	r3, [r7, #30]
 8003e3c:	3301      	adds	r3, #1
 8003e3e:	77bb      	strb	r3, [r7, #30]
 8003e40:	7fba      	ldrb	r2, [r7, #30]
 8003e42:	79fb      	ldrb	r3, [r7, #7]
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d3dc      	bcc.n	8003e02 <DevFlash_Write+0x28>
		}
	}
	HAL_FLASH_Lock();
 8003e48:	f002 fa16 	bl	8006278 <HAL_FLASH_Lock>

	return status;
 8003e4c:	7ffb      	ldrb	r3, [r7, #31]
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3720      	adds	r7, #32
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bdb0      	pop	{r4, r5, r7, pc}

08003e56 <DevFlash_Read>:

void DevFlash_Read(uint32_t addr,uint16_t* buff,uint16_t len)
{
 8003e56:	b580      	push	{r7, lr}
 8003e58:	b086      	sub	sp, #24
 8003e5a:	af00      	add	r7, sp, #0
 8003e5c:	60f8      	str	r0, [r7, #12]
 8003e5e:	60b9      	str	r1, [r7, #8]
 8003e60:	4613      	mov	r3, r2
 8003e62:	80fb      	strh	r3, [r7, #6]
	uint8_t tag_i = 0;
 8003e64:	2300      	movs	r3, #0
 8003e66:	75fb      	strb	r3, [r7, #23]
	uint32_t readaddr = 0;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	613b      	str	r3, [r7, #16]

	HAL_FLASH_Unlock();
 8003e6c:	f002 f9ca 	bl	8006204 <HAL_FLASH_Unlock>

	readaddr = addr;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	613b      	str	r3, [r7, #16]
	for(tag_i = 0;tag_i < len;tag_i++)
 8003e74:	2300      	movs	r3, #0
 8003e76:	75fb      	strb	r3, [r7, #23]
 8003e78:	e00d      	b.n	8003e96 <DevFlash_Read+0x40>
	{
		*(buff + tag_i) = *(volatile uint32_t *)readaddr;
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	6819      	ldr	r1, [r3, #0]
 8003e7e:	7dfb      	ldrb	r3, [r7, #23]
 8003e80:	005b      	lsls	r3, r3, #1
 8003e82:	68ba      	ldr	r2, [r7, #8]
 8003e84:	4413      	add	r3, r2
 8003e86:	b28a      	uxth	r2, r1
 8003e88:	801a      	strh	r2, [r3, #0]
		readaddr += 2;
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	3302      	adds	r3, #2
 8003e8e:	613b      	str	r3, [r7, #16]
	for(tag_i = 0;tag_i < len;tag_i++)
 8003e90:	7dfb      	ldrb	r3, [r7, #23]
 8003e92:	3301      	adds	r3, #1
 8003e94:	75fb      	strb	r3, [r7, #23]
 8003e96:	7dfb      	ldrb	r3, [r7, #23]
 8003e98:	b29b      	uxth	r3, r3
 8003e9a:	88fa      	ldrh	r2, [r7, #6]
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d8ec      	bhi.n	8003e7a <DevFlash_Read+0x24>
	}

	HAL_FLASH_Lock();
 8003ea0:	f002 f9ea 	bl	8006278 <HAL_FLASH_Lock>
}
 8003ea4:	bf00      	nop
 8003ea6:	3718      	adds	r7, #24
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}

08003eac <DevParam_Init>:

void DevParam_Init(void)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b082      	sub	sp, #8
 8003eb0:	af00      	add	r7, sp, #0
	uint8_t tag_i = 0;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	71fb      	strb	r3, [r7, #7]
	uint32_t read_addr = FLASH_SLAVE_ULTRAPARAM;
 8003eb6:	4b54      	ldr	r3, [pc, #336]	@ (8004008 <DevParam_Init+0x15c>)
 8003eb8:	603b      	str	r3, [r7, #0]

	while(read_addr <= (FLASH_SLAVE_ULTRAPARAM + PAGE_SIZE))
 8003eba:	e030      	b.n	8003f1e <DevParam_Init+0x72>
	{
		DevFlash_Read(read_addr,DevParamRead.UltraParamBuff,ULTRAPARAMSIZE);
 8003ebc:	2228      	movs	r2, #40	@ 0x28
 8003ebe:	4953      	ldr	r1, [pc, #332]	@ (800400c <DevParam_Init+0x160>)
 8003ec0:	6838      	ldr	r0, [r7, #0]
 8003ec2:	f7ff ffc8 	bl	8003e56 <DevFlash_Read>
		if(DevParamRead.UltraParam.WriteCount != 0xFFFFFFFF)
 8003ec6:	4b51      	ldr	r3, [pc, #324]	@ (800400c <DevParam_Init+0x160>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ece:	d00c      	beq.n	8003eea <DevParam_Init+0x3e>
		{
			FlashOffset += (ULTRAPARAMSIZE * 2);
 8003ed0:	4b4f      	ldr	r3, [pc, #316]	@ (8004010 <DevParam_Init+0x164>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	3350      	adds	r3, #80	@ 0x50
 8003ed6:	4a4e      	ldr	r2, [pc, #312]	@ (8004010 <DevParam_Init+0x164>)
 8003ed8:	6013      	str	r3, [r2, #0]
			read_addr = FLASH_SLAVE_ULTRAPARAM + FlashOffset;
 8003eda:	4b4d      	ldr	r3, [pc, #308]	@ (8004010 <DevParam_Init+0x164>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8003ee2:	f503 2300 	add.w	r3, r3, #524288	@ 0x80000
 8003ee6:	603b      	str	r3, [r7, #0]
 8003ee8:	e019      	b.n	8003f1e <DevParam_Init+0x72>
		}else
		{
			if(read_addr == FLASH_SLAVE_ULTRAPARAM)
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	4a46      	ldr	r2, [pc, #280]	@ (8004008 <DevParam_Init+0x15c>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d103      	bne.n	8003efa <DevParam_Init+0x4e>
			{
				DevParamRead.UltraParam.WriteCount = 0;
 8003ef2:	4b46      	ldr	r3, [pc, #280]	@ (800400c <DevParam_Init+0x160>)
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	601a      	str	r2, [r3, #0]
				break;
 8003ef8:	e015      	b.n	8003f26 <DevParam_Init+0x7a>
			}

			FlashOffset -= (ULTRAPARAMSIZE * 2);
 8003efa:	4b45      	ldr	r3, [pc, #276]	@ (8004010 <DevParam_Init+0x164>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	3b50      	subs	r3, #80	@ 0x50
 8003f00:	4a43      	ldr	r2, [pc, #268]	@ (8004010 <DevParam_Init+0x164>)
 8003f02:	6013      	str	r3, [r2, #0]
			read_addr = FLASH_SLAVE_ULTRAPARAM + FlashOffset;
 8003f04:	4b42      	ldr	r3, [pc, #264]	@ (8004010 <DevParam_Init+0x164>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8003f0c:	f503 2300 	add.w	r3, r3, #524288	@ 0x80000
 8003f10:	603b      	str	r3, [r7, #0]
			DevFlash_Read(read_addr,DevParamRead.UltraParamBuff,ULTRAPARAMSIZE);
 8003f12:	2228      	movs	r2, #40	@ 0x28
 8003f14:	493d      	ldr	r1, [pc, #244]	@ (800400c <DevParam_Init+0x160>)
 8003f16:	6838      	ldr	r0, [r7, #0]
 8003f18:	f7ff ff9d 	bl	8003e56 <DevFlash_Read>
			break;
 8003f1c:	e003      	b.n	8003f26 <DevParam_Init+0x7a>
	while(read_addr <= (FLASH_SLAVE_ULTRAPARAM + PAGE_SIZE))
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	4a3c      	ldr	r2, [pc, #240]	@ (8004014 <DevParam_Init+0x168>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d9ca      	bls.n	8003ebc <DevParam_Init+0x10>
		}
	}

	if(DevParamRead.UltraParam.VibraEnableFlg == 0xFFFF)
 8003f26:	4b39      	ldr	r3, [pc, #228]	@ (800400c <DevParam_Init+0x160>)
 8003f28:	8b5b      	ldrh	r3, [r3, #26]
 8003f2a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d105      	bne.n	8003f3e <DevParam_Init+0x92>
	{
		DevParamRead.UltraParam.VibraEnableFlg = 1;
 8003f32:	4b36      	ldr	r3, [pc, #216]	@ (800400c <DevParam_Init+0x160>)
 8003f34:	2201      	movs	r2, #1
 8003f36:	835a      	strh	r2, [r3, #26]
		DevParamRead.UltraParam.Vibra_Param = 0x0A;
 8003f38:	4b34      	ldr	r3, [pc, #208]	@ (800400c <DevParam_Init+0x160>)
 8003f3a:	220a      	movs	r2, #10
 8003f3c:	839a      	strh	r2, [r3, #28]
	}

	if(DevParamRead.UltraParam.PlusePeriod[0] == 0xFFFF)
 8003f3e:	4b33      	ldr	r3, [pc, #204]	@ (800400c <DevParam_Init+0x160>)
 8003f40:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003f42:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d10f      	bne.n	8003f6a <DevParam_Init+0xbe>
	{
		for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	71fb      	strb	r3, [r7, #7]
 8003f4e:	e009      	b.n	8003f64 <DevParam_Init+0xb8>
		{
			DevParamRead.UltraParam.PlusePeriod[tag_i] = 100;
 8003f50:	79fb      	ldrb	r3, [r7, #7]
 8003f52:	4a2e      	ldr	r2, [pc, #184]	@ (800400c <DevParam_Init+0x160>)
 8003f54:	3310      	adds	r3, #16
 8003f56:	005b      	lsls	r3, r3, #1
 8003f58:	4413      	add	r3, r2
 8003f5a:	2264      	movs	r2, #100	@ 0x64
 8003f5c:	80da      	strh	r2, [r3, #6]
		for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 8003f5e:	79fb      	ldrb	r3, [r7, #7]
 8003f60:	3301      	adds	r3, #1
 8003f62:	71fb      	strb	r3, [r7, #7]
 8003f64:	79fb      	ldrb	r3, [r7, #7]
 8003f66:	2b07      	cmp	r3, #7
 8003f68:	d9f2      	bls.n	8003f50 <DevParam_Init+0xa4>
		}
	}

	if(DevParamRead.UltraParam.PluseDuty[0] == 0xFF)
 8003f6a:	4b28      	ldr	r3, [pc, #160]	@ (800400c <DevParam_Init+0x160>)
 8003f6c:	7f9b      	ldrb	r3, [r3, #30]
 8003f6e:	2bff      	cmp	r3, #255	@ 0xff
 8003f70:	d10d      	bne.n	8003f8e <DevParam_Init+0xe2>
	{
		for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 8003f72:	2300      	movs	r3, #0
 8003f74:	71fb      	strb	r3, [r7, #7]
 8003f76:	e007      	b.n	8003f88 <DevParam_Init+0xdc>
		{
			DevParamRead.UltraParam.PluseDuty[tag_i] = 50;
 8003f78:	79fb      	ldrb	r3, [r7, #7]
 8003f7a:	4a24      	ldr	r2, [pc, #144]	@ (800400c <DevParam_Init+0x160>)
 8003f7c:	4413      	add	r3, r2
 8003f7e:	2232      	movs	r2, #50	@ 0x32
 8003f80:	779a      	strb	r2, [r3, #30]
		for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 8003f82:	79fb      	ldrb	r3, [r7, #7]
 8003f84:	3301      	adds	r3, #1
 8003f86:	71fb      	strb	r3, [r7, #7]
 8003f88:	79fb      	ldrb	r3, [r7, #7]
 8003f8a:	2b07      	cmp	r3, #7
 8003f8c:	d9f4      	bls.n	8003f78 <DevParam_Init+0xcc>
		}
	}

	if(DevParamRead.UltraParam.StimuTime == 0xFFFF)
 8003f8e:	4b1f      	ldr	r3, [pc, #124]	@ (800400c <DevParam_Init+0x160>)
 8003f90:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f92:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d107      	bne.n	8003faa <DevParam_Init+0xfe>
	{
		DevParamRead.UltraParam.StimuTime = 1000;
 8003f9a:	4b1c      	ldr	r3, [pc, #112]	@ (800400c <DevParam_Init+0x160>)
 8003f9c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003fa0:	86da      	strh	r2, [r3, #54]	@ 0x36
		DevParamRead.UltraParam.IdleTime = 1000;
 8003fa2:	4b1a      	ldr	r3, [pc, #104]	@ (800400c <DevParam_Init+0x160>)
 8003fa4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003fa8:	871a      	strh	r2, [r3, #56]	@ 0x38
	}

	if(DevParamRead.UltraParam.UltraEn[0] == 0xFF)
 8003faa:	4b18      	ldr	r3, [pc, #96]	@ (800400c <DevParam_Init+0x160>)
 8003fac:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8003fb0:	2bff      	cmp	r3, #255	@ 0xff
 8003fb2:	d10e      	bne.n	8003fd2 <DevParam_Init+0x126>
	{
		for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	71fb      	strb	r3, [r7, #7]
 8003fb8:	e008      	b.n	8003fcc <DevParam_Init+0x120>
		{
			DevParamRead.UltraParam.UltraEn[tag_i] = 1;
 8003fba:	79fb      	ldrb	r3, [r7, #7]
 8003fbc:	4a13      	ldr	r2, [pc, #76]	@ (800400c <DevParam_Init+0x160>)
 8003fbe:	4413      	add	r3, r2
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
		for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 8003fc6:	79fb      	ldrb	r3, [r7, #7]
 8003fc8:	3301      	adds	r3, #1
 8003fca:	71fb      	strb	r3, [r7, #7]
 8003fcc:	79fb      	ldrb	r3, [r7, #7]
 8003fce:	2b07      	cmp	r3, #7
 8003fd0:	d9f3      	bls.n	8003fba <DevParam_Init+0x10e>
		}
	}

	if(DevParamRead.UltraParam.UltraWorkModule == 0xFFFF)
 8003fd2:	4b0e      	ldr	r3, [pc, #56]	@ (800400c <DevParam_Init+0x160>)
 8003fd4:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8003fd8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d103      	bne.n	8003fe8 <DevParam_Init+0x13c>
	{
		DevParamRead.UltraParam.UltraWorkModule = 2;
 8003fe0:	4b0a      	ldr	r3, [pc, #40]	@ (800400c <DevParam_Init+0x160>)
 8003fe2:	2202      	movs	r2, #2
 8003fe4:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
	}

	if(DevParamRead.UltraParam.UltraPowerLevel == 0xFFFF)
 8003fe8:	4b08      	ldr	r3, [pc, #32]	@ (800400c <DevParam_Init+0x160>)
 8003fea:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003fee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d103      	bne.n	8003ffe <DevParam_Init+0x152>
	{
		DevParamRead.UltraParam.UltraPowerLevel = 0;
 8003ff6:	4b05      	ldr	r3, [pc, #20]	@ (800400c <DevParam_Init+0x160>)
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
	}
}
 8003ffe:	bf00      	nop
 8004000:	3708      	adds	r7, #8
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}
 8004006:	bf00      	nop
 8004008:	08080000 	.word	0x08080000
 800400c:	2000061c 	.word	0x2000061c
 8004010:	20000718 	.word	0x20000718
 8004014:	08081000 	.word	0x08081000

08004018 <DevFlashWrite_Main>:

void DevFlashWrite_Main(void)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b086      	sub	sp, #24
 800401c:	af00      	add	r7, sp, #0
	uint32_t sectorError = 0;
 800401e:	2300      	movs	r3, #0
 8004020:	613b      	str	r3, [r7, #16]
	uint32_t write_addr = FLASH_SLAVE_ULTRAPARAM;
 8004022:	4b20      	ldr	r3, [pc, #128]	@ (80040a4 <DevFlashWrite_Main+0x8c>)
 8004024:	617b      	str	r3, [r7, #20]
	FLASH_EraseInitTypeDef eraseInitStruct;

	if(FlashSaveFlg == 1)
 8004026:	4b20      	ldr	r3, [pc, #128]	@ (80040a8 <DevFlashWrite_Main+0x90>)
 8004028:	781b      	ldrb	r3, [r3, #0]
 800402a:	2b01      	cmp	r3, #1
 800402c:	d135      	bne.n	800409a <DevFlashWrite_Main+0x82>
	{
		DevParamRead.UltraParam.WriteCount += 1;
 800402e:	4b1f      	ldr	r3, [pc, #124]	@ (80040ac <DevFlashWrite_Main+0x94>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	3301      	adds	r3, #1
 8004034:	4a1d      	ldr	r2, [pc, #116]	@ (80040ac <DevFlashWrite_Main+0x94>)
 8004036:	6013      	str	r3, [r2, #0]

		if(DevParamRead.UltraParam.WriteCount != 1)
 8004038:	4b1c      	ldr	r3, [pc, #112]	@ (80040ac <DevFlashWrite_Main+0x94>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	2b01      	cmp	r3, #1
 800403e:	d009      	beq.n	8004054 <DevFlashWrite_Main+0x3c>
		{
			FlashOffset += (ULTRAPARAMSIZE * 2);
 8004040:	4b1b      	ldr	r3, [pc, #108]	@ (80040b0 <DevFlashWrite_Main+0x98>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	3350      	adds	r3, #80	@ 0x50
 8004046:	4a1a      	ldr	r2, [pc, #104]	@ (80040b0 <DevFlashWrite_Main+0x98>)
 8004048:	6013      	str	r3, [r2, #0]
			write_addr += FlashOffset;
 800404a:	4b19      	ldr	r3, [pc, #100]	@ (80040b0 <DevFlashWrite_Main+0x98>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	697a      	ldr	r2, [r7, #20]
 8004050:	4413      	add	r3, r2
 8004052:	617b      	str	r3, [r7, #20]
		}
		if((write_addr + ULTRAPARAMSIZE * 2) > (FLASH_SLAVE_ULTRAPARAM + PAGE_SIZE))
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	3350      	adds	r3, #80	@ 0x50
 8004058:	4a16      	ldr	r2, [pc, #88]	@ (80040b4 <DevFlashWrite_Main+0x9c>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d915      	bls.n	800408a <DevFlashWrite_Main+0x72>
		{
			HAL_FLASH_Unlock();
 800405e:	f002 f8d1 	bl	8006204 <HAL_FLASH_Unlock>

			eraseInitStruct.Banks = FLASH_BANK_2;
 8004062:	2302      	movs	r3, #2
 8004064:	607b      	str	r3, [r7, #4]
			eraseInitStruct.NbPages = 2;
 8004066:	2302      	movs	r3, #2
 8004068:	60fb      	str	r3, [r7, #12]
			eraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 800406a:	2300      	movs	r3, #0
 800406c:	603b      	str	r3, [r7, #0]
			eraseInitStruct.PageAddress = FLASH_SLAVE_ULTRAPARAM;
 800406e:	4b0d      	ldr	r3, [pc, #52]	@ (80040a4 <DevFlashWrite_Main+0x8c>)
 8004070:	60bb      	str	r3, [r7, #8]

			HAL_FLASHEx_Erase(&eraseInitStruct, &sectorError);
 8004072:	f107 0210 	add.w	r2, r7, #16
 8004076:	463b      	mov	r3, r7
 8004078:	4611      	mov	r1, r2
 800407a:	4618      	mov	r0, r3
 800407c:	f002 fa2a 	bl	80064d4 <HAL_FLASHEx_Erase>

			write_addr = FLASH_SLAVE_ULTRAPARAM;
 8004080:	4b08      	ldr	r3, [pc, #32]	@ (80040a4 <DevFlashWrite_Main+0x8c>)
 8004082:	617b      	str	r3, [r7, #20]
			FlashOffset = 0;
 8004084:	4b0a      	ldr	r3, [pc, #40]	@ (80040b0 <DevFlashWrite_Main+0x98>)
 8004086:	2200      	movs	r2, #0
 8004088:	601a      	str	r2, [r3, #0]
		}

		DevFlash_Write(write_addr,DevParamRead.UltraParamBuff,ULTRAPARAMSIZE);
 800408a:	2228      	movs	r2, #40	@ 0x28
 800408c:	4907      	ldr	r1, [pc, #28]	@ (80040ac <DevFlashWrite_Main+0x94>)
 800408e:	6978      	ldr	r0, [r7, #20]
 8004090:	f7ff fea3 	bl	8003dda <DevFlash_Write>
		FlashSaveFlg = 0;
 8004094:	4b04      	ldr	r3, [pc, #16]	@ (80040a8 <DevFlashWrite_Main+0x90>)
 8004096:	2200      	movs	r2, #0
 8004098:	701a      	strb	r2, [r3, #0]
	}
}
 800409a:	bf00      	nop
 800409c:	3718      	adds	r7, #24
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}
 80040a2:	bf00      	nop
 80040a4:	08080000 	.word	0x08080000
 80040a8:	20000716 	.word	0x20000716
 80040ac:	2000061c 	.word	0x2000061c
 80040b0:	20000718 	.word	0x20000718
 80040b4:	08081000 	.word	0x08081000

080040b8 <DevPwm_LoadDuty>:

static void DevPwm_SetPulseDuty(uint8_t ch);
static uint32_t DevPwm_SetPulseFreq(uint8_t ch,uint32_t pulsetime,uint8_t duty);

void DevPwm_LoadDuty(uint8_t ch,uint8_t duty)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b083      	sub	sp, #12
 80040bc:	af00      	add	r7, sp, #0
 80040be:	4603      	mov	r3, r0
 80040c0:	460a      	mov	r2, r1
 80040c2:	71fb      	strb	r3, [r7, #7]
 80040c4:	4613      	mov	r3, r2
 80040c6:	71bb      	strb	r3, [r7, #6]
	if(ch < DevUltraChMax)
 80040c8:	79fb      	ldrb	r3, [r7, #7]
 80040ca:	2b07      	cmp	r3, #7
 80040cc:	d803      	bhi.n	80040d6 <DevPwm_LoadDuty+0x1e>
	{
		pwm_duty[ch] = duty;
 80040ce:	79fb      	ldrb	r3, [r7, #7]
 80040d0:	4903      	ldr	r1, [pc, #12]	@ (80040e0 <DevPwm_LoadDuty+0x28>)
 80040d2:	79ba      	ldrb	r2, [r7, #6]
 80040d4:	54ca      	strb	r2, [r1, r3]
	}
}
 80040d6:	bf00      	nop
 80040d8:	370c      	adds	r7, #12
 80040da:	46bd      	mov	sp, r7
 80040dc:	bc80      	pop	{r7}
 80040de:	4770      	bx	lr
 80040e0:	2000071c 	.word	0x2000071c

080040e4 <DevPwm_LoadPeriod>:

void DevPwm_LoadPeriod(uint8_t ch,uint8_t period)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b083      	sub	sp, #12
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	4603      	mov	r3, r0
 80040ec:	460a      	mov	r2, r1
 80040ee:	71fb      	strb	r3, [r7, #7]
 80040f0:	4613      	mov	r3, r2
 80040f2:	71bb      	strb	r3, [r7, #6]
	if(ch < DevUltraChMax)
 80040f4:	79fb      	ldrb	r3, [r7, #7]
 80040f6:	2b07      	cmp	r3, #7
 80040f8:	d804      	bhi.n	8004104 <DevPwm_LoadPeriod+0x20>
	{
		pwm_period[ch] = period;
 80040fa:	79fb      	ldrb	r3, [r7, #7]
 80040fc:	79ba      	ldrb	r2, [r7, #6]
 80040fe:	4904      	ldr	r1, [pc, #16]	@ (8004110 <DevPwm_LoadPeriod+0x2c>)
 8004100:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}
}
 8004104:	bf00      	nop
 8004106:	370c      	adds	r7, #12
 8004108:	46bd      	mov	sp, r7
 800410a:	bc80      	pop	{r7}
 800410c:	4770      	bx	lr
 800410e:	bf00      	nop
 8004110:	2000072c 	.word	0x2000072c

08004114 <DevPwmFunc_Init>:

void DevPwmFunc_Init(void)
{
 8004114:	b590      	push	{r4, r7, lr}
 8004116:	b083      	sub	sp, #12
 8004118:	af00      	add	r7, sp, #0
	uint8_t tag_i = 0;
 800411a:	2300      	movs	r3, #0
 800411c:	71fb      	strb	r3, [r7, #7]
	uint8_t motor_level = 0xA;
 800411e:	230a      	movs	r3, #10
 8004120:	71bb      	strb	r3, [r7, #6]

	for(tag_i = 0;tag_i < DevUltraChMax;tag_i++)
 8004122:	2300      	movs	r3, #0
 8004124:	71fb      	strb	r3, [r7, #7]
 8004126:	e032      	b.n	800418e <DevPwmFunc_Init+0x7a>
	{
		pwm_duty[tag_i] = DevParamRead.UltraParam.PluseDuty[tag_i];
 8004128:	79fa      	ldrb	r2, [r7, #7]
 800412a:	79fb      	ldrb	r3, [r7, #7]
 800412c:	4929      	ldr	r1, [pc, #164]	@ (80041d4 <DevPwmFunc_Init+0xc0>)
 800412e:	440a      	add	r2, r1
 8004130:	7f91      	ldrb	r1, [r2, #30]
 8004132:	4a29      	ldr	r2, [pc, #164]	@ (80041d8 <DevPwmFunc_Init+0xc4>)
 8004134:	54d1      	strb	r1, [r2, r3]
		pwm_period[tag_i] = DevParamRead.UltraParam.PlusePeriod[tag_i];
 8004136:	79fb      	ldrb	r3, [r7, #7]
 8004138:	4a26      	ldr	r2, [pc, #152]	@ (80041d4 <DevPwmFunc_Init+0xc0>)
 800413a:	3310      	adds	r3, #16
 800413c:	005b      	lsls	r3, r3, #1
 800413e:	4413      	add	r3, r2
 8004140:	88da      	ldrh	r2, [r3, #6]
 8004142:	79fb      	ldrb	r3, [r7, #7]
 8004144:	4611      	mov	r1, r2
 8004146:	4a25      	ldr	r2, [pc, #148]	@ (80041dc <DevPwmFunc_Init+0xc8>)
 8004148:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		pwm_pluse[tag_i] = DevPwm_SetPulseFreq(tag_i,pwm_period[tag_i],pwm_duty[tag_i]);
 800414c:	79fb      	ldrb	r3, [r7, #7]
 800414e:	4a23      	ldr	r2, [pc, #140]	@ (80041dc <DevPwmFunc_Init+0xc8>)
 8004150:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004154:	79fb      	ldrb	r3, [r7, #7]
 8004156:	4a20      	ldr	r2, [pc, #128]	@ (80041d8 <DevPwmFunc_Init+0xc4>)
 8004158:	5cd2      	ldrb	r2, [r2, r3]
 800415a:	79fc      	ldrb	r4, [r7, #7]
 800415c:	79fb      	ldrb	r3, [r7, #7]
 800415e:	4618      	mov	r0, r3
 8004160:	f000 f924 	bl	80043ac <DevPwm_SetPulseFreq>
 8004164:	4603      	mov	r3, r0
 8004166:	4a1e      	ldr	r2, [pc, #120]	@ (80041e0 <DevPwmFunc_Init+0xcc>)
 8004168:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
		pwm_duty_old[tag_i] = pwm_duty[tag_i];
 800416c:	79fa      	ldrb	r2, [r7, #7]
 800416e:	79fb      	ldrb	r3, [r7, #7]
 8004170:	4919      	ldr	r1, [pc, #100]	@ (80041d8 <DevPwmFunc_Init+0xc4>)
 8004172:	5c89      	ldrb	r1, [r1, r2]
 8004174:	4a1b      	ldr	r2, [pc, #108]	@ (80041e4 <DevPwmFunc_Init+0xd0>)
 8004176:	54d1      	strb	r1, [r2, r3]
		pwm_period_old[tag_i] = pwm_period[tag_i];
 8004178:	79fa      	ldrb	r2, [r7, #7]
 800417a:	79fb      	ldrb	r3, [r7, #7]
 800417c:	4917      	ldr	r1, [pc, #92]	@ (80041dc <DevPwmFunc_Init+0xc8>)
 800417e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004182:	4919      	ldr	r1, [pc, #100]	@ (80041e8 <DevPwmFunc_Init+0xd4>)
 8004184:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(tag_i = 0;tag_i < DevUltraChMax;tag_i++)
 8004188:	79fb      	ldrb	r3, [r7, #7]
 800418a:	3301      	adds	r3, #1
 800418c:	71fb      	strb	r3, [r7, #7]
 800418e:	79fb      	ldrb	r3, [r7, #7]
 8004190:	2b07      	cmp	r3, #7
 8004192:	d9c9      	bls.n	8004128 <DevPwmFunc_Init+0x14>
	}

	motor_level = DevParamRead.UltraParam.Vibra_Param;
 8004194:	4b0f      	ldr	r3, [pc, #60]	@ (80041d4 <DevPwmFunc_Init+0xc0>)
 8004196:	8b9b      	ldrh	r3, [r3, #28]
 8004198:	71bb      	strb	r3, [r7, #6]
	MotorLevel = motor_level;
 800419a:	4a14      	ldr	r2, [pc, #80]	@ (80041ec <DevPwmFunc_Init+0xd8>)
 800419c:	79bb      	ldrb	r3, [r7, #6]
 800419e:	7013      	strb	r3, [r2, #0]

	HAL_TIM_Base_Start(FAN_HANDLE);
 80041a0:	4813      	ldr	r0, [pc, #76]	@ (80041f0 <DevPwmFunc_Init+0xdc>)
 80041a2:	f003 faa5 	bl	80076f0 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(FAN_HANDLE, FAN_CHANNEL);
 80041a6:	2108      	movs	r1, #8
 80041a8:	4811      	ldr	r0, [pc, #68]	@ (80041f0 <DevPwmFunc_Init+0xdc>)
 80041aa:	f003 fbf3 	bl	8007994 <HAL_TIM_PWM_Start>

	HAL_TIM_Base_Start(MOTOR_HANDLE);
 80041ae:	4811      	ldr	r0, [pc, #68]	@ (80041f4 <DevPwmFunc_Init+0xe0>)
 80041b0:	f003 fa9e 	bl	80076f0 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(MOTOR_HANDLE, MOTOR_CHANNEL);
 80041b4:	2104      	movs	r1, #4
 80041b6:	480f      	ldr	r0, [pc, #60]	@ (80041f4 <DevPwmFunc_Init+0xe0>)
 80041b8:	f003 fbec 	bl	8007994 <HAL_TIM_PWM_Start>
	__HAL_TIM_SetCompare(MOTOR_HANDLE,MOTOR_CHANNEL,motor_level * MOTOR_STEP);
 80041bc:	79bb      	ldrb	r3, [r7, #6]
 80041be:	22d8      	movs	r2, #216	@ 0xd8
 80041c0:	fb03 f202 	mul.w	r2, r3, r2
 80041c4:	4b0b      	ldr	r3, [pc, #44]	@ (80041f4 <DevPwmFunc_Init+0xe0>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80041ca:	bf00      	nop
 80041cc:	370c      	adds	r7, #12
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd90      	pop	{r4, r7, pc}
 80041d2:	bf00      	nop
 80041d4:	2000061c 	.word	0x2000061c
 80041d8:	2000071c 	.word	0x2000071c
 80041dc:	2000072c 	.word	0x2000072c
 80041e0:	2000076c 	.word	0x2000076c
 80041e4:	20000724 	.word	0x20000724
 80041e8:	2000074c 	.word	0x2000074c
 80041ec:	20000178 	.word	0x20000178
 80041f0:	2000034c 	.word	0x2000034c
 80041f4:	20000424 	.word	0x20000424

080041f8 <DevPwmFunc_Main>:

void DevPwmFunc_Main(void)
{
 80041f8:	b590      	push	{r4, r7, lr}
 80041fa:	b083      	sub	sp, #12
 80041fc:	af00      	add	r7, sp, #0
	uint8_t tag_i = 0;
 80041fe:	2300      	movs	r3, #0
 8004200:	71fb      	strb	r3, [r7, #7]

	for(tag_i = 0;tag_i < DevUltraChMax;tag_i++)
 8004202:	2300      	movs	r3, #0
 8004204:	71fb      	strb	r3, [r7, #7]
 8004206:	e036      	b.n	8004276 <DevPwmFunc_Main+0x7e>
	{
		if(pwm_period_old[tag_i] != pwm_period[tag_i])
 8004208:	79fb      	ldrb	r3, [r7, #7]
 800420a:	4a37      	ldr	r2, [pc, #220]	@ (80042e8 <DevPwmFunc_Main+0xf0>)
 800420c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004210:	79fb      	ldrb	r3, [r7, #7]
 8004212:	4936      	ldr	r1, [pc, #216]	@ (80042ec <DevPwmFunc_Main+0xf4>)
 8004214:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004218:	429a      	cmp	r2, r3
 800421a:	d017      	beq.n	800424c <DevPwmFunc_Main+0x54>
		{
			pwm_period_old[tag_i] = pwm_period[tag_i];
 800421c:	79fa      	ldrb	r2, [r7, #7]
 800421e:	79fb      	ldrb	r3, [r7, #7]
 8004220:	4932      	ldr	r1, [pc, #200]	@ (80042ec <DevPwmFunc_Main+0xf4>)
 8004222:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004226:	4930      	ldr	r1, [pc, #192]	@ (80042e8 <DevPwmFunc_Main+0xf0>)
 8004228:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			pwm_pluse[tag_i] = DevPwm_SetPulseFreq(tag_i,pwm_period[tag_i],pwm_duty[tag_i]);
 800422c:	79fb      	ldrb	r3, [r7, #7]
 800422e:	4a2f      	ldr	r2, [pc, #188]	@ (80042ec <DevPwmFunc_Main+0xf4>)
 8004230:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004234:	79fb      	ldrb	r3, [r7, #7]
 8004236:	4a2e      	ldr	r2, [pc, #184]	@ (80042f0 <DevPwmFunc_Main+0xf8>)
 8004238:	5cd2      	ldrb	r2, [r2, r3]
 800423a:	79fc      	ldrb	r4, [r7, #7]
 800423c:	79fb      	ldrb	r3, [r7, #7]
 800423e:	4618      	mov	r0, r3
 8004240:	f000 f8b4 	bl	80043ac <DevPwm_SetPulseFreq>
 8004244:	4603      	mov	r3, r0
 8004246:	4a2b      	ldr	r2, [pc, #172]	@ (80042f4 <DevPwmFunc_Main+0xfc>)
 8004248:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
		}

		if(pwm_duty_old[tag_i] != pwm_duty[tag_i])
 800424c:	79fb      	ldrb	r3, [r7, #7]
 800424e:	4a2a      	ldr	r2, [pc, #168]	@ (80042f8 <DevPwmFunc_Main+0x100>)
 8004250:	5cd2      	ldrb	r2, [r2, r3]
 8004252:	79fb      	ldrb	r3, [r7, #7]
 8004254:	4926      	ldr	r1, [pc, #152]	@ (80042f0 <DevPwmFunc_Main+0xf8>)
 8004256:	5ccb      	ldrb	r3, [r1, r3]
 8004258:	429a      	cmp	r2, r3
 800425a:	d009      	beq.n	8004270 <DevPwmFunc_Main+0x78>
		{
			pwm_duty_old[tag_i] = pwm_duty[tag_i];
 800425c:	79fa      	ldrb	r2, [r7, #7]
 800425e:	79fb      	ldrb	r3, [r7, #7]
 8004260:	4923      	ldr	r1, [pc, #140]	@ (80042f0 <DevPwmFunc_Main+0xf8>)
 8004262:	5c89      	ldrb	r1, [r1, r2]
 8004264:	4a24      	ldr	r2, [pc, #144]	@ (80042f8 <DevPwmFunc_Main+0x100>)
 8004266:	54d1      	strb	r1, [r2, r3]
			DevPwm_SetPulseDuty(tag_i);
 8004268:	79fb      	ldrb	r3, [r7, #7]
 800426a:	4618      	mov	r0, r3
 800426c:	f000 f854 	bl	8004318 <DevPwm_SetPulseDuty>
	for(tag_i = 0;tag_i < DevUltraChMax;tag_i++)
 8004270:	79fb      	ldrb	r3, [r7, #7]
 8004272:	3301      	adds	r3, #1
 8004274:	71fb      	strb	r3, [r7, #7]
 8004276:	79fb      	ldrb	r3, [r7, #7]
 8004278:	2b07      	cmp	r3, #7
 800427a:	d9c5      	bls.n	8004208 <DevPwmFunc_Main+0x10>
		}else
		{
		}
	}

	if(MotorLevel != DevParamRead.UltraParam.Vibra_Param)
 800427c:	4b1f      	ldr	r3, [pc, #124]	@ (80042fc <DevPwmFunc_Main+0x104>)
 800427e:	781b      	ldrb	r3, [r3, #0]
 8004280:	461a      	mov	r2, r3
 8004282:	4b1f      	ldr	r3, [pc, #124]	@ (8004300 <DevPwmFunc_Main+0x108>)
 8004284:	8b9b      	ldrh	r3, [r3, #28]
 8004286:	429a      	cmp	r2, r3
 8004288:	d00d      	beq.n	80042a6 <DevPwmFunc_Main+0xae>
	{
		MotorLevel = DevParamRead.UltraParam.Vibra_Param;
 800428a:	4b1d      	ldr	r3, [pc, #116]	@ (8004300 <DevPwmFunc_Main+0x108>)
 800428c:	8b9b      	ldrh	r3, [r3, #28]
 800428e:	b2da      	uxtb	r2, r3
 8004290:	4b1a      	ldr	r3, [pc, #104]	@ (80042fc <DevPwmFunc_Main+0x104>)
 8004292:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_SetCompare(MOTOR_HANDLE,MOTOR_CHANNEL,MotorLevel * MOTOR_STEP);
 8004294:	4b19      	ldr	r3, [pc, #100]	@ (80042fc <DevPwmFunc_Main+0x104>)
 8004296:	781b      	ldrb	r3, [r3, #0]
 8004298:	461a      	mov	r2, r3
 800429a:	23d8      	movs	r3, #216	@ 0xd8
 800429c:	fb03 f202 	mul.w	r2, r3, r2
 80042a0:	4b18      	ldr	r3, [pc, #96]	@ (8004304 <DevPwmFunc_Main+0x10c>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	639a      	str	r2, [r3, #56]	@ 0x38
	}

	if(SampleTemp > 45.0f)
 80042a6:	4b18      	ldr	r3, [pc, #96]	@ (8004308 <DevPwmFunc_Main+0x110>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4918      	ldr	r1, [pc, #96]	@ (800430c <DevPwmFunc_Main+0x114>)
 80042ac:	4618      	mov	r0, r3
 80042ae:	f7fc fecb 	bl	8001048 <__aeabi_fcmpgt>
 80042b2:	4603      	mov	r3, r0
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d005      	beq.n	80042c4 <DevPwmFunc_Main+0xcc>
	{
		__HAL_TIM_SetCompare(FAN_HANDLE,FAN_CHANNEL,FAN_PULSE);
 80042b8:	4b15      	ldr	r3, [pc, #84]	@ (8004310 <DevPwmFunc_Main+0x118>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042c0:	63da      	str	r2, [r3, #60]	@ 0x3c
	}else if(SampleTemp < 40.0f)
	{
		__HAL_TIM_SetCompare(FAN_HANDLE,FAN_CHANNEL,0);
	}
}
 80042c2:	e00d      	b.n	80042e0 <DevPwmFunc_Main+0xe8>
	}else if(SampleTemp < 40.0f)
 80042c4:	4b10      	ldr	r3, [pc, #64]	@ (8004308 <DevPwmFunc_Main+0x110>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4912      	ldr	r1, [pc, #72]	@ (8004314 <DevPwmFunc_Main+0x11c>)
 80042ca:	4618      	mov	r0, r3
 80042cc:	f7fc fe9e 	bl	800100c <__aeabi_fcmplt>
 80042d0:	4603      	mov	r3, r0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d100      	bne.n	80042d8 <DevPwmFunc_Main+0xe0>
}
 80042d6:	e003      	b.n	80042e0 <DevPwmFunc_Main+0xe8>
		__HAL_TIM_SetCompare(FAN_HANDLE,FAN_CHANNEL,0);
 80042d8:	4b0d      	ldr	r3, [pc, #52]	@ (8004310 <DevPwmFunc_Main+0x118>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	2200      	movs	r2, #0
 80042de:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80042e0:	bf00      	nop
 80042e2:	370c      	adds	r7, #12
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd90      	pop	{r4, r7, pc}
 80042e8:	2000074c 	.word	0x2000074c
 80042ec:	2000072c 	.word	0x2000072c
 80042f0:	2000071c 	.word	0x2000071c
 80042f4:	2000076c 	.word	0x2000076c
 80042f8:	20000724 	.word	0x20000724
 80042fc:	20000178 	.word	0x20000178
 8004300:	2000061c 	.word	0x2000061c
 8004304:	20000424 	.word	0x20000424
 8004308:	20000704 	.word	0x20000704
 800430c:	42340000 	.word	0x42340000
 8004310:	2000034c 	.word	0x2000034c
 8004314:	42200000 	.word	0x42200000

08004318 <DevPwm_SetPulseDuty>:

static void DevPwm_SetPulseDuty(uint8_t ch)
{
 8004318:	b480      	push	{r7}
 800431a:	b087      	sub	sp, #28
 800431c:	af00      	add	r7, sp, #0
 800431e:	4603      	mov	r3, r0
 8004320:	71fb      	strb	r3, [r7, #7]
	uint32_t pulse = 0;
 8004322:	2300      	movs	r3, #0
 8004324:	617b      	str	r3, [r7, #20]
	uint32_t channel;
	TIM_HandleTypeDef *p_handle;

	channel = dev_ultra_handle[ch].Channel;
 8004326:	79fb      	ldrb	r3, [r7, #7]
 8004328:	4a1c      	ldr	r2, [pc, #112]	@ (800439c <DevPwm_SetPulseDuty+0x84>)
 800432a:	00db      	lsls	r3, r3, #3
 800432c:	4413      	add	r3, r2
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	613b      	str	r3, [r7, #16]
	p_handle = dev_ultra_handle[ch].Handle;
 8004332:	79fb      	ldrb	r3, [r7, #7]
 8004334:	4a19      	ldr	r2, [pc, #100]	@ (800439c <DevPwm_SetPulseDuty+0x84>)
 8004336:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800433a:	60fb      	str	r3, [r7, #12]

	pulse = pwm_duty[ch] * pwm_pluse[ch] / 100;
 800433c:	79fb      	ldrb	r3, [r7, #7]
 800433e:	4a18      	ldr	r2, [pc, #96]	@ (80043a0 <DevPwm_SetPulseDuty+0x88>)
 8004340:	5cd3      	ldrb	r3, [r2, r3]
 8004342:	4619      	mov	r1, r3
 8004344:	79fb      	ldrb	r3, [r7, #7]
 8004346:	4a17      	ldr	r2, [pc, #92]	@ (80043a4 <DevPwm_SetPulseDuty+0x8c>)
 8004348:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800434c:	fb01 f303 	mul.w	r3, r1, r3
 8004350:	4a15      	ldr	r2, [pc, #84]	@ (80043a8 <DevPwm_SetPulseDuty+0x90>)
 8004352:	fba2 2303 	umull	r2, r3, r2, r3
 8004356:	095b      	lsrs	r3, r3, #5
 8004358:	617b      	str	r3, [r7, #20]
	__HAL_TIM_SetCompare(p_handle,channel,pulse);
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d104      	bne.n	800436a <DevPwm_SetPulseDuty+0x52>
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	697a      	ldr	r2, [r7, #20]
 8004366:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8004368:	e013      	b.n	8004392 <DevPwm_SetPulseDuty+0x7a>
	__HAL_TIM_SetCompare(p_handle,channel,pulse);
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	2b04      	cmp	r3, #4
 800436e:	d104      	bne.n	800437a <DevPwm_SetPulseDuty+0x62>
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8004378:	e00b      	b.n	8004392 <DevPwm_SetPulseDuty+0x7a>
	__HAL_TIM_SetCompare(p_handle,channel,pulse);
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	2b08      	cmp	r3, #8
 800437e:	d104      	bne.n	800438a <DevPwm_SetPulseDuty+0x72>
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8004388:	e003      	b.n	8004392 <DevPwm_SetPulseDuty+0x7a>
	__HAL_TIM_SetCompare(p_handle,channel,pulse);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8004392:	bf00      	nop
 8004394:	371c      	adds	r7, #28
 8004396:	46bd      	mov	sp, r7
 8004398:	bc80      	pop	{r7}
 800439a:	4770      	bx	lr
 800439c:	08009f90 	.word	0x08009f90
 80043a0:	2000071c 	.word	0x2000071c
 80043a4:	2000076c 	.word	0x2000076c
 80043a8:	51eb851f 	.word	0x51eb851f

080043ac <DevPwm_SetPulseFreq>:
 * @param	dutycycle:
 * @retval	none
 * @func	
 */
static uint32_t DevPwm_SetPulseFreq(uint8_t ch,uint32_t pulsetime,uint8_t duty)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b088      	sub	sp, #32
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	4603      	mov	r3, r0
 80043b4:	6039      	str	r1, [r7, #0]
 80043b6:	71fb      	strb	r3, [r7, #7]
 80043b8:	4613      	mov	r3, r2
 80043ba:	71bb      	strb	r3, [r7, #6]
	uint32_t input_freq = 0;
 80043bc:	2300      	movs	r3, #0
 80043be:	617b      	str	r3, [r7, #20]
	uint32_t out_prescaler_value = 0;
 80043c0:	2300      	movs	r3, #0
 80043c2:	61fb      	str	r3, [r7, #28]
	uint32_t out_count_value = 0;
 80043c4:	2300      	movs	r3, #0
 80043c6:	61bb      	str	r3, [r7, #24]
	uint32_t channel;
	uint32_t pluse = 0;
 80043c8:	2300      	movs	r3, #0
 80043ca:	613b      	str	r3, [r7, #16]
	TIM_HandleTypeDef *p_handle;

	channel = dev_ultra_handle[ch].Channel;
 80043cc:	79fb      	ldrb	r3, [r7, #7]
 80043ce:	4a3f      	ldr	r2, [pc, #252]	@ (80044cc <DevPwm_SetPulseFreq+0x120>)
 80043d0:	00db      	lsls	r3, r3, #3
 80043d2:	4413      	add	r3, r2
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	60fb      	str	r3, [r7, #12]
	p_handle = dev_ultra_handle[ch].Handle;
 80043d8:	79fb      	ldrb	r3, [r7, #7]
 80043da:	4a3c      	ldr	r2, [pc, #240]	@ (80044cc <DevPwm_SetPulseFreq+0x120>)
 80043dc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80043e0:	60bb      	str	r3, [r7, #8]

	input_freq = 10000 / pulsetime;
 80043e2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ec:	617b      	str	r3, [r7, #20]

	if((input_freq > MAX_OUTPUT_FREQ) || (input_freq < MIN_OUTPUT_FREQ))
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	f242 7210 	movw	r2, #10000	@ 0x2710
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d802      	bhi.n	80043fe <DevPwm_SetPulseFreq+0x52>
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	2b01      	cmp	r3, #1
 80043fc:	d801      	bhi.n	8004402 <DevPwm_SetPulseFreq+0x56>
	{
		return 0;
 80043fe:	2300      	movs	r3, #0
 8004400:	e060      	b.n	80044c4 <DevPwm_SetPulseFreq+0x118>
	}

	if((input_freq >= 20) && (input_freq <= 10000))
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	2b13      	cmp	r3, #19
 8004406:	d90d      	bls.n	8004424 <DevPwm_SetPulseFreq+0x78>
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800440e:	4293      	cmp	r3, r2
 8004410:	d808      	bhi.n	8004424 <DevPwm_SetPulseFreq+0x78>
	{
		out_prescaler_value = 720-1;
 8004412:	f240 23cf 	movw	r3, #719	@ 0x2cf
 8004416:	61fb      	str	r3, [r7, #28]
		out_count_value = 1000000 / input_freq;
 8004418:	4a2d      	ldr	r2, [pc, #180]	@ (80044d0 <DevPwm_SetPulseFreq+0x124>)
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004420:	61bb      	str	r3, [r7, #24]
 8004422:	e010      	b.n	8004446 <DevPwm_SetPulseFreq+0x9a>
	}else if((input_freq >= 2) && (input_freq < 20))
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	2b01      	cmp	r3, #1
 8004428:	d90b      	bls.n	8004442 <DevPwm_SetPulseFreq+0x96>
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	2b13      	cmp	r3, #19
 800442e:	d808      	bhi.n	8004442 <DevPwm_SetPulseFreq+0x96>
	{
		out_prescaler_value = 7200-1;
 8004430:	f641 431f 	movw	r3, #7199	@ 0x1c1f
 8004434:	61fb      	str	r3, [r7, #28]
		out_count_value = 100000 / input_freq;
 8004436:	4a27      	ldr	r2, [pc, #156]	@ (80044d4 <DevPwm_SetPulseFreq+0x128>)
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	fbb2 f3f3 	udiv	r3, r2, r3
 800443e:	61bb      	str	r3, [r7, #24]
 8004440:	e001      	b.n	8004446 <DevPwm_SetPulseFreq+0x9a>
	}else
	{
		return 0;
 8004442:	2300      	movs	r3, #0
 8004444:	e03e      	b.n	80044c4 <DevPwm_SetPulseFreq+0x118>
	}

	// 
	HAL_TIM_PWM_Stop(p_handle, channel);
 8004446:	68f9      	ldr	r1, [r7, #12]
 8004448:	68b8      	ldr	r0, [r7, #8]
 800444a:	f003 fb6b 	bl	8007b24 <HAL_TIM_PWM_Stop>
	HAL_TIM_Base_Stop(p_handle);
 800444e:	68b8      	ldr	r0, [r7, #8]
 8004450:	f003 f9b4 	bl	80077bc <HAL_TIM_Base_Stop>

	__HAL_TIM_SET_PRESCALER(p_handle, out_prescaler_value);
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	69fa      	ldr	r2, [r7, #28]
 800445a:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SetAutoreload(p_handle, out_count_value);
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	69ba      	ldr	r2, [r7, #24]
 8004462:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	69ba      	ldr	r2, [r7, #24]
 8004468:	60da      	str	r2, [r3, #12]

	pluse = out_count_value * duty / 100;
 800446a:	79bb      	ldrb	r3, [r7, #6]
 800446c:	69ba      	ldr	r2, [r7, #24]
 800446e:	fb02 f303 	mul.w	r3, r2, r3
 8004472:	4a19      	ldr	r2, [pc, #100]	@ (80044d8 <DevPwm_SetPulseFreq+0x12c>)
 8004474:	fba2 2303 	umull	r2, r3, r2, r3
 8004478:	095b      	lsrs	r3, r3, #5
 800447a:	613b      	str	r3, [r7, #16]
	__HAL_TIM_SetCompare(p_handle, channel, pluse); // 1	//PWM_Ultra_B
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d104      	bne.n	800448c <DevPwm_SetPulseFreq+0xe0>
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	693a      	ldr	r2, [r7, #16]
 8004488:	635a      	str	r2, [r3, #52]	@ 0x34
 800448a:	e013      	b.n	80044b4 <DevPwm_SetPulseFreq+0x108>
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2b04      	cmp	r3, #4
 8004490:	d104      	bne.n	800449c <DevPwm_SetPulseFreq+0xf0>
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	681a      	ldr	r2, [r3, #0]
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	6393      	str	r3, [r2, #56]	@ 0x38
 800449a:	e00b      	b.n	80044b4 <DevPwm_SetPulseFreq+0x108>
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2b08      	cmp	r3, #8
 80044a0:	d104      	bne.n	80044ac <DevPwm_SetPulseFreq+0x100>
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80044aa:	e003      	b.n	80044b4 <DevPwm_SetPulseFreq+0x108>
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	6413      	str	r3, [r2, #64]	@ 0x40

    // 
	HAL_TIM_Base_Start(p_handle);
 80044b4:	68b8      	ldr	r0, [r7, #8]
 80044b6:	f003 f91b 	bl	80076f0 <HAL_TIM_Base_Start>
    HAL_TIM_PWM_Start(p_handle, channel);
 80044ba:	68f9      	ldr	r1, [r7, #12]
 80044bc:	68b8      	ldr	r0, [r7, #8]
 80044be:	f003 fa69 	bl	8007994 <HAL_TIM_PWM_Start>

    return out_count_value;
 80044c2:	69bb      	ldr	r3, [r7, #24]
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3720      	adds	r7, #32
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}
 80044cc:	08009f90 	.word	0x08009f90
 80044d0:	000f4240 	.word	0x000f4240
 80044d4:	000186a0 	.word	0x000186a0
 80044d8:	51eb851f 	.word	0x51eb851f

080044dc <DevScreen_StartorStop>:
/* @brief:	
 * @param:	buff-
 * @retval: none
 */
static void DevScreen_StartorStop(uint8_t *buff)
{
 80044dc:	b480      	push	{r7}
 80044de:	b083      	sub	sp, #12
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
	WorkSta = (buff[0] == 0) ? DEVWORKSTOP : DEVWORKSTART;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	781b      	ldrb	r3, [r3, #0]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	bf14      	ite	ne
 80044ec:	2301      	movne	r3, #1
 80044ee:	2300      	moveq	r3, #0
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	461a      	mov	r2, r3
 80044f4:	4b04      	ldr	r3, [pc, #16]	@ (8004508 <DevScreen_StartorStop+0x2c>)
 80044f6:	701a      	strb	r2, [r3, #0]
	UltraWorkTime = 0;
 80044f8:	4b04      	ldr	r3, [pc, #16]	@ (800450c <DevScreen_StartorStop+0x30>)
 80044fa:	2200      	movs	r2, #0
 80044fc:	601a      	str	r2, [r3, #0]
}
 80044fe:	bf00      	nop
 8004500:	370c      	adds	r7, #12
 8004502:	46bd      	mov	sp, r7
 8004504:	bc80      	pop	{r7}
 8004506:	4770      	bx	lr
 8004508:	20000614 	.word	0x20000614
 800450c:	20000618 	.word	0x20000618

08004510 <DevScreen_SetUltraFreq>:
/* @brief:	
 * @param:	buff-
 * @retval: none
 */
static void DevScreen_SetUltraFreq(uint8_t *buff)
{
 8004510:	b480      	push	{r7}
 8004512:	b085      	sub	sp, #20
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
	uint8_t tag_i = 0;
 8004518:	2300      	movs	r3, #0
 800451a:	73fb      	strb	r3, [r7, #15]
	uint8_t temp = 0;
 800451c:	2300      	movs	r3, #0
 800451e:	72fb      	strb	r3, [r7, #11]
	uint16_t freq_param_temp = 0;
 8004520:	2300      	movs	r3, #0
 8004522:	81bb      	strh	r3, [r7, #12]

	DevParamRead.UltraParam.UltraParamChangeFlg[0] = 0xdddd;
 8004524:	4b39      	ldr	r3, [pc, #228]	@ (800460c <DevScreen_SetUltraFreq+0xfc>)
 8004526:	f64d 52dd 	movw	r2, #56797	@ 0xdddd
 800452a:	809a      	strh	r2, [r3, #4]
	DevParamRead.UltraParam.UltraParamChangeFlg[1] = 0xeeee;
 800452c:	4b37      	ldr	r3, [pc, #220]	@ (800460c <DevScreen_SetUltraFreq+0xfc>)
 800452e:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 8004532:	80da      	strh	r2, [r3, #6]
	DevParamRead.UltraParam.UltraParamChangeFlg[2] = 0xffff;
 8004534:	4b35      	ldr	r3, [pc, #212]	@ (800460c <DevScreen_SetUltraFreq+0xfc>)
 8004536:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800453a:	811a      	strh	r2, [r3, #8]

	for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 800453c:	2300      	movs	r3, #0
 800453e:	73fb      	strb	r3, [r7, #15]
 8004540:	e05a      	b.n	80045f8 <DevScreen_SetUltraFreq+0xe8>
	{
		if((tag_i % 2) == 0)
 8004542:	7bfb      	ldrb	r3, [r7, #15]
 8004544:	f003 0301 	and.w	r3, r3, #1
 8004548:	b2db      	uxtb	r3, r3
 800454a:	2b00      	cmp	r3, #0
 800454c:	d11c      	bne.n	8004588 <DevScreen_SetUltraFreq+0x78>
		{
			temp = tag_i / 2 * 3;
 800454e:	7bfb      	ldrb	r3, [r7, #15]
 8004550:	085b      	lsrs	r3, r3, #1
 8004552:	b2db      	uxtb	r3, r3
 8004554:	461a      	mov	r2, r3
 8004556:	0052      	lsls	r2, r2, #1
 8004558:	4413      	add	r3, r2
 800455a:	72fb      	strb	r3, [r7, #11]
			freq_param_temp = ((uint16_t)buff[temp] << 4) | ((buff[temp + 1] >> 4) & 0x0f);
 800455c:	7afb      	ldrb	r3, [r7, #11]
 800455e:	687a      	ldr	r2, [r7, #4]
 8004560:	4413      	add	r3, r2
 8004562:	781b      	ldrb	r3, [r3, #0]
 8004564:	b21b      	sxth	r3, r3
 8004566:	011b      	lsls	r3, r3, #4
 8004568:	b21a      	sxth	r2, r3
 800456a:	7afb      	ldrb	r3, [r7, #11]
 800456c:	3301      	adds	r3, #1
 800456e:	6879      	ldr	r1, [r7, #4]
 8004570:	440b      	add	r3, r1
 8004572:	781b      	ldrb	r3, [r3, #0]
 8004574:	091b      	lsrs	r3, r3, #4
 8004576:	b2db      	uxtb	r3, r3
 8004578:	b21b      	sxth	r3, r3
 800457a:	f003 030f 	and.w	r3, r3, #15
 800457e:	b21b      	sxth	r3, r3
 8004580:	4313      	orrs	r3, r2
 8004582:	b21b      	sxth	r3, r3
 8004584:	81bb      	strh	r3, [r7, #12]
 8004586:	e01b      	b.n	80045c0 <DevScreen_SetUltraFreq+0xb0>
		}else
		{
			temp = tag_i / 2 * 3 + 1;
 8004588:	7bfb      	ldrb	r3, [r7, #15]
 800458a:	085b      	lsrs	r3, r3, #1
 800458c:	b2db      	uxtb	r3, r3
 800458e:	461a      	mov	r2, r3
 8004590:	0052      	lsls	r2, r2, #1
 8004592:	4413      	add	r3, r2
 8004594:	b2db      	uxtb	r3, r3
 8004596:	3301      	adds	r3, #1
 8004598:	72fb      	strb	r3, [r7, #11]
			freq_param_temp = ((uint16_t)(buff[temp] & 0x0f) << 8) | buff[temp+1];
 800459a:	7afb      	ldrb	r3, [r7, #11]
 800459c:	687a      	ldr	r2, [r7, #4]
 800459e:	4413      	add	r3, r2
 80045a0:	781b      	ldrb	r3, [r3, #0]
 80045a2:	b21b      	sxth	r3, r3
 80045a4:	021b      	lsls	r3, r3, #8
 80045a6:	b21b      	sxth	r3, r3
 80045a8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80045ac:	b21a      	sxth	r2, r3
 80045ae:	7afb      	ldrb	r3, [r7, #11]
 80045b0:	3301      	adds	r3, #1
 80045b2:	6879      	ldr	r1, [r7, #4]
 80045b4:	440b      	add	r3, r1
 80045b6:	781b      	ldrb	r3, [r3, #0]
 80045b8:	b21b      	sxth	r3, r3
 80045ba:	4313      	orrs	r3, r2
 80045bc:	b21b      	sxth	r3, r3
 80045be:	81bb      	strh	r3, [r7, #12]
		}

		if(freq_param_temp != 0)
 80045c0:	89bb      	ldrh	r3, [r7, #12]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d015      	beq.n	80045f2 <DevScreen_SetUltraFreq+0xe2>
		{
			FlashSaveFlg = (DevParamRead.UltraParam.Freq_Param[tag_i] != freq_param_temp) ? 1 : FlashSaveFlg;
 80045c6:	7bfb      	ldrb	r3, [r7, #15]
 80045c8:	4a10      	ldr	r2, [pc, #64]	@ (800460c <DevScreen_SetUltraFreq+0xfc>)
 80045ca:	3304      	adds	r3, #4
 80045cc:	005b      	lsls	r3, r3, #1
 80045ce:	4413      	add	r3, r2
 80045d0:	885b      	ldrh	r3, [r3, #2]
 80045d2:	89ba      	ldrh	r2, [r7, #12]
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d102      	bne.n	80045de <DevScreen_SetUltraFreq+0xce>
 80045d8:	4b0d      	ldr	r3, [pc, #52]	@ (8004610 <DevScreen_SetUltraFreq+0x100>)
 80045da:	781b      	ldrb	r3, [r3, #0]
 80045dc:	e000      	b.n	80045e0 <DevScreen_SetUltraFreq+0xd0>
 80045de:	2301      	movs	r3, #1
 80045e0:	4a0b      	ldr	r2, [pc, #44]	@ (8004610 <DevScreen_SetUltraFreq+0x100>)
 80045e2:	7013      	strb	r3, [r2, #0]
			DevParamRead.UltraParam.Freq_Param[tag_i] = freq_param_temp;
 80045e4:	7bfb      	ldrb	r3, [r7, #15]
 80045e6:	4a09      	ldr	r2, [pc, #36]	@ (800460c <DevScreen_SetUltraFreq+0xfc>)
 80045e8:	3304      	adds	r3, #4
 80045ea:	005b      	lsls	r3, r3, #1
 80045ec:	4413      	add	r3, r2
 80045ee:	89ba      	ldrh	r2, [r7, #12]
 80045f0:	805a      	strh	r2, [r3, #2]
	for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 80045f2:	7bfb      	ldrb	r3, [r7, #15]
 80045f4:	3301      	adds	r3, #1
 80045f6:	73fb      	strb	r3, [r7, #15]
 80045f8:	7bfb      	ldrb	r3, [r7, #15]
 80045fa:	2b07      	cmp	r3, #7
 80045fc:	d9a1      	bls.n	8004542 <DevScreen_SetUltraFreq+0x32>
		}
	}
}
 80045fe:	bf00      	nop
 8004600:	bf00      	nop
 8004602:	3714      	adds	r7, #20
 8004604:	46bd      	mov	sp, r7
 8004606:	bc80      	pop	{r7}
 8004608:	4770      	bx	lr
 800460a:	bf00      	nop
 800460c:	2000061c 	.word	0x2000061c
 8004610:	20000716 	.word	0x20000716

08004614 <DevScreen_SetUltraVibra>:
/* @brief:	
 * @param:	buff-
 * @retval: none
 */
static void DevScreen_SetUltraVibra(uint8_t *buff)
{
 8004614:	b480      	push	{r7}
 8004616:	b083      	sub	sp, #12
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
	if((DevParamRead.UltraParam.VibraEnableFlg != (uint16_t)buff[0]) ||
 800461c:	4b0f      	ldr	r3, [pc, #60]	@ (800465c <DevScreen_SetUltraVibra+0x48>)
 800461e:	8b5b      	ldrh	r3, [r3, #26]
 8004620:	687a      	ldr	r2, [r7, #4]
 8004622:	7812      	ldrb	r2, [r2, #0]
 8004624:	4293      	cmp	r3, r2
 8004626:	d106      	bne.n	8004636 <DevScreen_SetUltraVibra+0x22>
	   (DevParamRead.UltraParam.Vibra_Param != (uint16_t)buff[1]))
 8004628:	4b0c      	ldr	r3, [pc, #48]	@ (800465c <DevScreen_SetUltraVibra+0x48>)
 800462a:	8b9b      	ldrh	r3, [r3, #28]
 800462c:	687a      	ldr	r2, [r7, #4]
 800462e:	3201      	adds	r2, #1
 8004630:	7812      	ldrb	r2, [r2, #0]
	if((DevParamRead.UltraParam.VibraEnableFlg != (uint16_t)buff[0]) ||
 8004632:	4293      	cmp	r3, r2
 8004634:	d00d      	beq.n	8004652 <DevScreen_SetUltraVibra+0x3e>
	{
		FlashSaveFlg = 1;
 8004636:	4b0a      	ldr	r3, [pc, #40]	@ (8004660 <DevScreen_SetUltraVibra+0x4c>)
 8004638:	2201      	movs	r2, #1
 800463a:	701a      	strb	r2, [r3, #0]
		DevParamRead.UltraParam.VibraEnableFlg = (uint16_t)buff[0];
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	781b      	ldrb	r3, [r3, #0]
 8004640:	461a      	mov	r2, r3
 8004642:	4b06      	ldr	r3, [pc, #24]	@ (800465c <DevScreen_SetUltraVibra+0x48>)
 8004644:	835a      	strh	r2, [r3, #26]
		DevParamRead.UltraParam.Vibra_Param = (uint16_t)buff[1];
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	3301      	adds	r3, #1
 800464a:	781b      	ldrb	r3, [r3, #0]
 800464c:	461a      	mov	r2, r3
 800464e:	4b03      	ldr	r3, [pc, #12]	@ (800465c <DevScreen_SetUltraVibra+0x48>)
 8004650:	839a      	strh	r2, [r3, #28]
	}
}
 8004652:	bf00      	nop
 8004654:	370c      	adds	r7, #12
 8004656:	46bd      	mov	sp, r7
 8004658:	bc80      	pop	{r7}
 800465a:	4770      	bx	lr
 800465c:	2000061c 	.word	0x2000061c
 8004660:	20000716 	.word	0x20000716

08004664 <DevScreen_SetUltraDuty>:
/* @brief:	
 * @param:	buff-
 * @retval: none
 */
static void DevScreen_SetUltraDuty(uint8_t *buff)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
	uint8_t tag_i;
	uint8_t pluse_duty_temp = 0;
 800466c:	2300      	movs	r3, #0
 800466e:	73bb      	strb	r3, [r7, #14]

	for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 8004670:	2300      	movs	r3, #0
 8004672:	73fb      	strb	r3, [r7, #15]
 8004674:	e028      	b.n	80046c8 <DevScreen_SetUltraDuty+0x64>
	{
		pluse_duty_temp = buff[tag_i];
 8004676:	7bfb      	ldrb	r3, [r7, #15]
 8004678:	687a      	ldr	r2, [r7, #4]
 800467a:	4413      	add	r3, r2
 800467c:	781b      	ldrb	r3, [r3, #0]
 800467e:	73bb      	strb	r3, [r7, #14]

		if(pluse_duty_temp != DevParamRead.UltraParam.PluseDuty[tag_i])
 8004680:	7bfb      	ldrb	r3, [r7, #15]
 8004682:	4a15      	ldr	r2, [pc, #84]	@ (80046d8 <DevScreen_SetUltraDuty+0x74>)
 8004684:	4413      	add	r3, r2
 8004686:	7f9b      	ldrb	r3, [r3, #30]
 8004688:	7bba      	ldrb	r2, [r7, #14]
 800468a:	429a      	cmp	r2, r3
 800468c:	d019      	beq.n	80046c2 <DevScreen_SetUltraDuty+0x5e>
		{
			FlashSaveFlg = 1;
 800468e:	4b13      	ldr	r3, [pc, #76]	@ (80046dc <DevScreen_SetUltraDuty+0x78>)
 8004690:	2201      	movs	r2, #1
 8004692:	701a      	strb	r2, [r3, #0]
			if(pluse_duty_temp == 100)
 8004694:	7bbb      	ldrb	r3, [r7, #14]
 8004696:	2b64      	cmp	r3, #100	@ 0x64
 8004698:	d105      	bne.n	80046a6 <DevScreen_SetUltraDuty+0x42>
			{
				DevParamRead.UltraParam.PluseDuty[tag_i] = 101;    //100%,PWM
 800469a:	7bfb      	ldrb	r3, [r7, #15]
 800469c:	4a0e      	ldr	r2, [pc, #56]	@ (80046d8 <DevScreen_SetUltraDuty+0x74>)
 800469e:	4413      	add	r3, r2
 80046a0:	2265      	movs	r2, #101	@ 0x65
 80046a2:	779a      	strb	r2, [r3, #30]
 80046a4:	e004      	b.n	80046b0 <DevScreen_SetUltraDuty+0x4c>
			}else
			{
				DevParamRead.UltraParam.PluseDuty[tag_i] = pluse_duty_temp;
 80046a6:	7bfb      	ldrb	r3, [r7, #15]
 80046a8:	4a0b      	ldr	r2, [pc, #44]	@ (80046d8 <DevScreen_SetUltraDuty+0x74>)
 80046aa:	4413      	add	r3, r2
 80046ac:	7bba      	ldrb	r2, [r7, #14]
 80046ae:	779a      	strb	r2, [r3, #30]
			}
			DevPwm_LoadDuty(tag_i,DevParamRead.UltraParam.PluseDuty[tag_i]);
 80046b0:	7bfb      	ldrb	r3, [r7, #15]
 80046b2:	4a09      	ldr	r2, [pc, #36]	@ (80046d8 <DevScreen_SetUltraDuty+0x74>)
 80046b4:	4413      	add	r3, r2
 80046b6:	7f9a      	ldrb	r2, [r3, #30]
 80046b8:	7bfb      	ldrb	r3, [r7, #15]
 80046ba:	4611      	mov	r1, r2
 80046bc:	4618      	mov	r0, r3
 80046be:	f7ff fcfb 	bl	80040b8 <DevPwm_LoadDuty>
	for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 80046c2:	7bfb      	ldrb	r3, [r7, #15]
 80046c4:	3301      	adds	r3, #1
 80046c6:	73fb      	strb	r3, [r7, #15]
 80046c8:	7bfb      	ldrb	r3, [r7, #15]
 80046ca:	2b07      	cmp	r3, #7
 80046cc:	d9d3      	bls.n	8004676 <DevScreen_SetUltraDuty+0x12>
		}
	}
}
 80046ce:	bf00      	nop
 80046d0:	bf00      	nop
 80046d2:	3710      	adds	r7, #16
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}
 80046d8:	2000061c 	.word	0x2000061c
 80046dc:	20000716 	.word	0x20000716

080046e0 <DevScreen_SetUltraPeriod>:
/* @brief:	
 * @param:	buff-
 * @retval: none
 */
static void DevScreen_SetUltraPeriod(uint8_t *buff)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b084      	sub	sp, #16
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
	uint8_t tag_i = 0;
 80046e8:	2300      	movs	r3, #0
 80046ea:	73fb      	strb	r3, [r7, #15]
	uint8_t temp = 0;
 80046ec:	2300      	movs	r3, #0
 80046ee:	72fb      	strb	r3, [r7, #11]
	uint16_t period_temp = 0;
 80046f0:	2300      	movs	r3, #0
 80046f2:	81bb      	strh	r3, [r7, #12]

	for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 80046f4:	2300      	movs	r3, #0
 80046f6:	73fb      	strb	r3, [r7, #15]
 80046f8:	e05b      	b.n	80047b2 <DevScreen_SetUltraPeriod+0xd2>
	{
		if((tag_i % 2) == 0)
 80046fa:	7bfb      	ldrb	r3, [r7, #15]
 80046fc:	f003 0301 	and.w	r3, r3, #1
 8004700:	b2db      	uxtb	r3, r3
 8004702:	2b00      	cmp	r3, #0
 8004704:	d11c      	bne.n	8004740 <DevScreen_SetUltraPeriod+0x60>
		{
			temp = tag_i / 2 * 3;
 8004706:	7bfb      	ldrb	r3, [r7, #15]
 8004708:	085b      	lsrs	r3, r3, #1
 800470a:	b2db      	uxtb	r3, r3
 800470c:	461a      	mov	r2, r3
 800470e:	0052      	lsls	r2, r2, #1
 8004710:	4413      	add	r3, r2
 8004712:	72fb      	strb	r3, [r7, #11]
			period_temp = ((uint16_t)buff[temp] << 4) | ((buff[temp + 1] >> 4) & 0x0f);
 8004714:	7afb      	ldrb	r3, [r7, #11]
 8004716:	687a      	ldr	r2, [r7, #4]
 8004718:	4413      	add	r3, r2
 800471a:	781b      	ldrb	r3, [r3, #0]
 800471c:	b21b      	sxth	r3, r3
 800471e:	011b      	lsls	r3, r3, #4
 8004720:	b21a      	sxth	r2, r3
 8004722:	7afb      	ldrb	r3, [r7, #11]
 8004724:	3301      	adds	r3, #1
 8004726:	6879      	ldr	r1, [r7, #4]
 8004728:	440b      	add	r3, r1
 800472a:	781b      	ldrb	r3, [r3, #0]
 800472c:	091b      	lsrs	r3, r3, #4
 800472e:	b2db      	uxtb	r3, r3
 8004730:	b21b      	sxth	r3, r3
 8004732:	f003 030f 	and.w	r3, r3, #15
 8004736:	b21b      	sxth	r3, r3
 8004738:	4313      	orrs	r3, r2
 800473a:	b21b      	sxth	r3, r3
 800473c:	81bb      	strh	r3, [r7, #12]
 800473e:	e01b      	b.n	8004778 <DevScreen_SetUltraPeriod+0x98>
		}else
		{
			temp = tag_i / 2 * 3 + 1;
 8004740:	7bfb      	ldrb	r3, [r7, #15]
 8004742:	085b      	lsrs	r3, r3, #1
 8004744:	b2db      	uxtb	r3, r3
 8004746:	461a      	mov	r2, r3
 8004748:	0052      	lsls	r2, r2, #1
 800474a:	4413      	add	r3, r2
 800474c:	b2db      	uxtb	r3, r3
 800474e:	3301      	adds	r3, #1
 8004750:	72fb      	strb	r3, [r7, #11]
			period_temp = ((uint16_t)(buff[temp] & 0x0f) << 8) | buff[temp+1];
 8004752:	7afb      	ldrb	r3, [r7, #11]
 8004754:	687a      	ldr	r2, [r7, #4]
 8004756:	4413      	add	r3, r2
 8004758:	781b      	ldrb	r3, [r3, #0]
 800475a:	b21b      	sxth	r3, r3
 800475c:	021b      	lsls	r3, r3, #8
 800475e:	b21b      	sxth	r3, r3
 8004760:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004764:	b21a      	sxth	r2, r3
 8004766:	7afb      	ldrb	r3, [r7, #11]
 8004768:	3301      	adds	r3, #1
 800476a:	6879      	ldr	r1, [r7, #4]
 800476c:	440b      	add	r3, r1
 800476e:	781b      	ldrb	r3, [r3, #0]
 8004770:	b21b      	sxth	r3, r3
 8004772:	4313      	orrs	r3, r2
 8004774:	b21b      	sxth	r3, r3
 8004776:	81bb      	strh	r3, [r7, #12]
		}

		if(DevParamRead.UltraParam.PlusePeriod[tag_i] != period_temp)
 8004778:	7bfb      	ldrb	r3, [r7, #15]
 800477a:	4a12      	ldr	r2, [pc, #72]	@ (80047c4 <DevScreen_SetUltraPeriod+0xe4>)
 800477c:	3310      	adds	r3, #16
 800477e:	005b      	lsls	r3, r3, #1
 8004780:	4413      	add	r3, r2
 8004782:	88db      	ldrh	r3, [r3, #6]
 8004784:	89ba      	ldrh	r2, [r7, #12]
 8004786:	429a      	cmp	r2, r3
 8004788:	d010      	beq.n	80047ac <DevScreen_SetUltraPeriod+0xcc>
		{
			FlashSaveFlg = 1;
 800478a:	4b0f      	ldr	r3, [pc, #60]	@ (80047c8 <DevScreen_SetUltraPeriod+0xe8>)
 800478c:	2201      	movs	r2, #1
 800478e:	701a      	strb	r2, [r3, #0]
			DevParamRead.UltraParam.PlusePeriod[tag_i] = period_temp;
 8004790:	7bfb      	ldrb	r3, [r7, #15]
 8004792:	4a0c      	ldr	r2, [pc, #48]	@ (80047c4 <DevScreen_SetUltraPeriod+0xe4>)
 8004794:	3310      	adds	r3, #16
 8004796:	005b      	lsls	r3, r3, #1
 8004798:	4413      	add	r3, r2
 800479a:	89ba      	ldrh	r2, [r7, #12]
 800479c:	80da      	strh	r2, [r3, #6]
			DevPwm_LoadPeriod(tag_i,period_temp);
 800479e:	89bb      	ldrh	r3, [r7, #12]
 80047a0:	b2da      	uxtb	r2, r3
 80047a2:	7bfb      	ldrb	r3, [r7, #15]
 80047a4:	4611      	mov	r1, r2
 80047a6:	4618      	mov	r0, r3
 80047a8:	f7ff fc9c 	bl	80040e4 <DevPwm_LoadPeriod>
	for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 80047ac:	7bfb      	ldrb	r3, [r7, #15]
 80047ae:	3301      	adds	r3, #1
 80047b0:	73fb      	strb	r3, [r7, #15]
 80047b2:	7bfb      	ldrb	r3, [r7, #15]
 80047b4:	2b07      	cmp	r3, #7
 80047b6:	d9a0      	bls.n	80046fa <DevScreen_SetUltraPeriod+0x1a>
		}
	}
}
 80047b8:	bf00      	nop
 80047ba:	bf00      	nop
 80047bc:	3710      	adds	r7, #16
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}
 80047c2:	bf00      	nop
 80047c4:	2000061c 	.word	0x2000061c
 80047c8:	20000716 	.word	0x20000716

080047cc <DevScreen_SetUltraWork>:
/* @brief:	
 * @param:	buff-
 * @retval: none
 */
static void DevScreen_SetUltraWork(uint8_t *buff)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b085      	sub	sp, #20
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
	uint16_t stimu_temp = 0;
 80047d4:	2300      	movs	r3, #0
 80047d6:	81fb      	strh	r3, [r7, #14]
	uint16_t idle_temp = 0;
 80047d8:	2300      	movs	r3, #0
 80047da:	81bb      	strh	r3, [r7, #12]

	stimu_temp = ((uint16_t)buff[0] << 8) | buff[1];
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	781b      	ldrb	r3, [r3, #0]
 80047e0:	b21b      	sxth	r3, r3
 80047e2:	021b      	lsls	r3, r3, #8
 80047e4:	b21a      	sxth	r2, r3
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	3301      	adds	r3, #1
 80047ea:	781b      	ldrb	r3, [r3, #0]
 80047ec:	b21b      	sxth	r3, r3
 80047ee:	4313      	orrs	r3, r2
 80047f0:	b21b      	sxth	r3, r3
 80047f2:	81fb      	strh	r3, [r7, #14]
	idle_temp = ((uint16_t)buff[2] << 8) | buff[3];
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	3302      	adds	r3, #2
 80047f8:	781b      	ldrb	r3, [r3, #0]
 80047fa:	b21b      	sxth	r3, r3
 80047fc:	021b      	lsls	r3, r3, #8
 80047fe:	b21a      	sxth	r2, r3
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	3303      	adds	r3, #3
 8004804:	781b      	ldrb	r3, [r3, #0]
 8004806:	b21b      	sxth	r3, r3
 8004808:	4313      	orrs	r3, r2
 800480a:	b21b      	sxth	r3, r3
 800480c:	81bb      	strh	r3, [r7, #12]
	if((DevParamRead.UltraParam.StimuTime != stimu_temp) || (idle_temp != DevParamRead.UltraParam.IdleTime))
 800480e:	4b0c      	ldr	r3, [pc, #48]	@ (8004840 <DevScreen_SetUltraWork+0x74>)
 8004810:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004812:	89fa      	ldrh	r2, [r7, #14]
 8004814:	429a      	cmp	r2, r3
 8004816:	d104      	bne.n	8004822 <DevScreen_SetUltraWork+0x56>
 8004818:	4b09      	ldr	r3, [pc, #36]	@ (8004840 <DevScreen_SetUltraWork+0x74>)
 800481a:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 800481c:	89ba      	ldrh	r2, [r7, #12]
 800481e:	429a      	cmp	r2, r3
 8004820:	d008      	beq.n	8004834 <DevScreen_SetUltraWork+0x68>
	{
		FlashSaveFlg = 1;
 8004822:	4b08      	ldr	r3, [pc, #32]	@ (8004844 <DevScreen_SetUltraWork+0x78>)
 8004824:	2201      	movs	r2, #1
 8004826:	701a      	strb	r2, [r3, #0]
		DevParamRead.UltraParam.StimuTime = stimu_temp;
 8004828:	4a05      	ldr	r2, [pc, #20]	@ (8004840 <DevScreen_SetUltraWork+0x74>)
 800482a:	89fb      	ldrh	r3, [r7, #14]
 800482c:	86d3      	strh	r3, [r2, #54]	@ 0x36
		DevParamRead.UltraParam.IdleTime = idle_temp;
 800482e:	4a04      	ldr	r2, [pc, #16]	@ (8004840 <DevScreen_SetUltraWork+0x74>)
 8004830:	89bb      	ldrh	r3, [r7, #12]
 8004832:	8713      	strh	r3, [r2, #56]	@ 0x38
	}
}
 8004834:	bf00      	nop
 8004836:	3714      	adds	r7, #20
 8004838:	46bd      	mov	sp, r7
 800483a:	bc80      	pop	{r7}
 800483c:	4770      	bx	lr
 800483e:	bf00      	nop
 8004840:	2000061c 	.word	0x2000061c
 8004844:	20000716 	.word	0x20000716

08004848 <DevScreen_SetUltraChEn>:
/* @brief:	
 * @param:	buff-
 * @retval: none
 */
static void DevScreen_SetUltraChEn(uint8_t *buff)
{
 8004848:	b480      	push	{r7}
 800484a:	b085      	sub	sp, #20
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
	uint8_t tag_i = 0;
 8004850:	2300      	movs	r3, #0
 8004852:	73fb      	strb	r3, [r7, #15]

	for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 8004854:	2300      	movs	r3, #0
 8004856:	73fb      	strb	r3, [r7, #15]
 8004858:	e01a      	b.n	8004890 <DevScreen_SetUltraChEn+0x48>
	{
		if(DevParamRead.UltraParam.UltraEn[tag_i] != buff[tag_i])
 800485a:	7bfb      	ldrb	r3, [r7, #15]
 800485c:	4a11      	ldr	r2, [pc, #68]	@ (80048a4 <DevScreen_SetUltraChEn+0x5c>)
 800485e:	4413      	add	r3, r2
 8004860:	f893 203a 	ldrb.w	r2, [r3, #58]	@ 0x3a
 8004864:	7bfb      	ldrb	r3, [r7, #15]
 8004866:	6879      	ldr	r1, [r7, #4]
 8004868:	440b      	add	r3, r1
 800486a:	781b      	ldrb	r3, [r3, #0]
 800486c:	429a      	cmp	r2, r3
 800486e:	d00c      	beq.n	800488a <DevScreen_SetUltraChEn+0x42>
		{
			FlashSaveFlg = 1;
 8004870:	4b0d      	ldr	r3, [pc, #52]	@ (80048a8 <DevScreen_SetUltraChEn+0x60>)
 8004872:	2201      	movs	r2, #1
 8004874:	701a      	strb	r2, [r3, #0]
			DevParamRead.UltraParam.UltraEn[tag_i] = buff[tag_i];
 8004876:	7bfb      	ldrb	r3, [r7, #15]
 8004878:	687a      	ldr	r2, [r7, #4]
 800487a:	441a      	add	r2, r3
 800487c:	7bfb      	ldrb	r3, [r7, #15]
 800487e:	7811      	ldrb	r1, [r2, #0]
 8004880:	4a08      	ldr	r2, [pc, #32]	@ (80048a4 <DevScreen_SetUltraChEn+0x5c>)
 8004882:	4413      	add	r3, r2
 8004884:	460a      	mov	r2, r1
 8004886:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
	for(tag_i = 0;tag_i < ULTRACHNUM;tag_i++)
 800488a:	7bfb      	ldrb	r3, [r7, #15]
 800488c:	3301      	adds	r3, #1
 800488e:	73fb      	strb	r3, [r7, #15]
 8004890:	7bfb      	ldrb	r3, [r7, #15]
 8004892:	2b07      	cmp	r3, #7
 8004894:	d9e1      	bls.n	800485a <DevScreen_SetUltraChEn+0x12>
		}
	}
}
 8004896:	bf00      	nop
 8004898:	bf00      	nop
 800489a:	3714      	adds	r7, #20
 800489c:	46bd      	mov	sp, r7
 800489e:	bc80      	pop	{r7}
 80048a0:	4770      	bx	lr
 80048a2:	bf00      	nop
 80048a4:	2000061c 	.word	0x2000061c
 80048a8:	20000716 	.word	0x20000716

080048ac <DevScreen_SetUltraModule>:
/* @brief:	
 * @param:	buff-
 * @retval: none
 */
static void DevScreen_SetUltraModule(uint8_t * buff)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b083      	sub	sp, #12
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
	if(DevParamRead.UltraParam.UltraWorkModule != buff[0])
 80048b4:	4b0d      	ldr	r3, [pc, #52]	@ (80048ec <DevScreen_SetUltraModule+0x40>)
 80048b6:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 80048ba:	687a      	ldr	r2, [r7, #4]
 80048bc:	7812      	ldrb	r2, [r2, #0]
 80048be:	4293      	cmp	r3, r2
 80048c0:	d00e      	beq.n	80048e0 <DevScreen_SetUltraModule+0x34>
	{
		FlashSaveFlg = 1;
 80048c2:	4b0b      	ldr	r3, [pc, #44]	@ (80048f0 <DevScreen_SetUltraModule+0x44>)
 80048c4:	2201      	movs	r2, #1
 80048c6:	701a      	strb	r2, [r3, #0]
		DevParamRead.UltraParam.UltraWorkModule = (buff[0] == 0) ? 2 : buff[0];
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	781b      	ldrb	r3, [r3, #0]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d003      	beq.n	80048d8 <DevScreen_SetUltraModule+0x2c>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	781b      	ldrb	r3, [r3, #0]
 80048d4:	461a      	mov	r2, r3
 80048d6:	e000      	b.n	80048da <DevScreen_SetUltraModule+0x2e>
 80048d8:	2202      	movs	r2, #2
 80048da:	4b04      	ldr	r3, [pc, #16]	@ (80048ec <DevScreen_SetUltraModule+0x40>)
 80048dc:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
	}

}
 80048e0:	bf00      	nop
 80048e2:	370c      	adds	r7, #12
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bc80      	pop	{r7}
 80048e8:	4770      	bx	lr
 80048ea:	bf00      	nop
 80048ec:	2000061c 	.word	0x2000061c
 80048f0:	20000716 	.word	0x20000716

080048f4 <DevScreen_SetPowerLevel>:
/* @brief:	
 * @param:	buff-
 * @retval: none
 */
static void DevScreen_SetPowerLevel(uint8_t * buff)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b082      	sub	sp, #8
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
	if(DevParamRead.UltraParam.UltraPowerLevel != buff[0])
 80048fc:	4b10      	ldr	r3, [pc, #64]	@ (8004940 <DevScreen_SetPowerLevel+0x4c>)
 80048fe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004902:	687a      	ldr	r2, [r7, #4]
 8004904:	7812      	ldrb	r2, [r2, #0]
 8004906:	4293      	cmp	r3, r2
 8004908:	d015      	beq.n	8004936 <DevScreen_SetPowerLevel+0x42>
	{
		FlashSaveFlg = 1;
 800490a:	4b0e      	ldr	r3, [pc, #56]	@ (8004944 <DevScreen_SetPowerLevel+0x50>)
 800490c:	2201      	movs	r2, #1
 800490e:	701a      	strb	r2, [r3, #0]
		DevParamRead.UltraParam.UltraPowerLevel = (buff[0] > 5) ? 0 : buff[0];
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	781b      	ldrb	r3, [r3, #0]
 8004914:	2b05      	cmp	r3, #5
 8004916:	d803      	bhi.n	8004920 <DevScreen_SetPowerLevel+0x2c>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	781b      	ldrb	r3, [r3, #0]
 800491c:	461a      	mov	r2, r3
 800491e:	e000      	b.n	8004922 <DevScreen_SetPowerLevel+0x2e>
 8004920:	2200      	movs	r2, #0
 8004922:	4b07      	ldr	r3, [pc, #28]	@ (8004940 <DevScreen_SetPowerLevel+0x4c>)
 8004924:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

		DevAD5160_ValueLoad(DevParamRead.UltraParam.UltraPowerLevel);
 8004928:	4b05      	ldr	r3, [pc, #20]	@ (8004940 <DevScreen_SetPowerLevel+0x4c>)
 800492a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800492e:	b2db      	uxtb	r3, r3
 8004930:	4618      	mov	r0, r3
 8004932:	f7fe fc71 	bl	8003218 <DevAD5160_ValueLoad>
	}
}
 8004936:	bf00      	nop
 8004938:	3708      	adds	r7, #8
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}
 800493e:	bf00      	nop
 8004940:	2000061c 	.word	0x2000061c
 8004944:	20000716 	.word	0x20000716

08004948 <DevUart_Init>:

void DevUart_Init(void)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	af00      	add	r7, sp, #0
	 HAL_UART_Receive_DMA(DEV_SCREEN_UART_HANDLE, active_buff, DEV_SCREEN_RXBUFF_SIZE);
 800494c:	4b08      	ldr	r3, [pc, #32]	@ (8004970 <DevUart_Init+0x28>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2240      	movs	r2, #64	@ 0x40
 8004952:	4619      	mov	r1, r3
 8004954:	4807      	ldr	r0, [pc, #28]	@ (8004974 <DevUart_Init+0x2c>)
 8004956:	f004 f8a1 	bl	8008a9c <HAL_UART_Receive_DMA>
	 __HAL_UART_ENABLE_IT(DEV_SCREEN_UART_HANDLE,UART_IT_IDLE);
 800495a:	4b06      	ldr	r3, [pc, #24]	@ (8004974 <DevUart_Init+0x2c>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	68da      	ldr	r2, [r3, #12]
 8004960:	4b04      	ldr	r3, [pc, #16]	@ (8004974 <DevUart_Init+0x2c>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f042 0210 	orr.w	r2, r2, #16
 8004968:	60da      	str	r2, [r3, #12]
}
 800496a:	bf00      	nop
 800496c:	bd80      	pop	{r7, pc}
 800496e:	bf00      	nop
 8004970:	2000017c 	.word	0x2000017c
 8004974:	20000544 	.word	0x20000544

08004978 <HAL_UART_IdleCallback>:

void HAL_UART_IdleCallback(UART_HandleTypeDef *huart)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b084      	sub	sp, #16
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
	uint8_t cmd_id = 0;
 8004980:	2300      	movs	r3, #0
 8004982:	73fb      	strb	r3, [r7, #15]
	if((huart->Instance == USART3) && (RESET != __HAL_UART_GET_FLAG(DEV_SCREEN_UART_HANDLE,UART_FLAG_IDLE)))
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a2e      	ldr	r2, [pc, #184]	@ (8004a44 <HAL_UART_IdleCallback+0xcc>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d155      	bne.n	8004a3a <HAL_UART_IdleCallback+0xc2>
 800498e:	4b2e      	ldr	r3, [pc, #184]	@ (8004a48 <HAL_UART_IdleCallback+0xd0>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f003 0310 	and.w	r3, r3, #16
 8004998:	2b10      	cmp	r3, #16
 800499a:	d14e      	bne.n	8004a3a <HAL_UART_IdleCallback+0xc2>
	{
		HAL_UART_DMAStop(DEV_SCREEN_UART_HANDLE);
 800499c:	482a      	ldr	r0, [pc, #168]	@ (8004a48 <HAL_UART_IdleCallback+0xd0>)
 800499e:	f004 f8a2 	bl	8008ae6 <HAL_UART_DMAStop>
		uint8_t *temp_buff = passive_buff;
 80049a2:	4b2a      	ldr	r3, [pc, #168]	@ (8004a4c <HAL_UART_IdleCallback+0xd4>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	60bb      	str	r3, [r7, #8]
		passive_buff = active_buff;
 80049a8:	4b29      	ldr	r3, [pc, #164]	@ (8004a50 <HAL_UART_IdleCallback+0xd8>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a27      	ldr	r2, [pc, #156]	@ (8004a4c <HAL_UART_IdleCallback+0xd4>)
 80049ae:	6013      	str	r3, [r2, #0]
		active_buff = temp_buff;
 80049b0:	4a27      	ldr	r2, [pc, #156]	@ (8004a50 <HAL_UART_IdleCallback+0xd8>)
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	6013      	str	r3, [r2, #0]

		if((passive_buff[0] == 0xEE) &&
 80049b6:	4b25      	ldr	r3, [pc, #148]	@ (8004a4c <HAL_UART_IdleCallback+0xd4>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	781b      	ldrb	r3, [r3, #0]
 80049bc:	2bee      	cmp	r3, #238	@ 0xee
 80049be:	d132      	bne.n	8004a26 <HAL_UART_IdleCallback+0xae>
		   (passive_buff[1] == 0xB5) &&
 80049c0:	4b22      	ldr	r3, [pc, #136]	@ (8004a4c <HAL_UART_IdleCallback+0xd4>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	3301      	adds	r3, #1
 80049c6:	781b      	ldrb	r3, [r3, #0]
		if((passive_buff[0] == 0xEE) &&
 80049c8:	2bb5      	cmp	r3, #181	@ 0xb5
 80049ca:	d12c      	bne.n	8004a26 <HAL_UART_IdleCallback+0xae>
		   (passive_buff[15] == 0xFF) &&
 80049cc:	4b1f      	ldr	r3, [pc, #124]	@ (8004a4c <HAL_UART_IdleCallback+0xd4>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	330f      	adds	r3, #15
 80049d2:	781b      	ldrb	r3, [r3, #0]
		   (passive_buff[1] == 0xB5) &&
 80049d4:	2bff      	cmp	r3, #255	@ 0xff
 80049d6:	d126      	bne.n	8004a26 <HAL_UART_IdleCallback+0xae>
		   (passive_buff[16] == 0xFC) &&
 80049d8:	4b1c      	ldr	r3, [pc, #112]	@ (8004a4c <HAL_UART_IdleCallback+0xd4>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	3310      	adds	r3, #16
 80049de:	781b      	ldrb	r3, [r3, #0]
		   (passive_buff[15] == 0xFF) &&
 80049e0:	2bfc      	cmp	r3, #252	@ 0xfc
 80049e2:	d120      	bne.n	8004a26 <HAL_UART_IdleCallback+0xae>
		   (passive_buff[17] == 0xFF) &&
 80049e4:	4b19      	ldr	r3, [pc, #100]	@ (8004a4c <HAL_UART_IdleCallback+0xd4>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	3311      	adds	r3, #17
 80049ea:	781b      	ldrb	r3, [r3, #0]
		   (passive_buff[16] == 0xFC) &&
 80049ec:	2bff      	cmp	r3, #255	@ 0xff
 80049ee:	d11a      	bne.n	8004a26 <HAL_UART_IdleCallback+0xae>
		   (passive_buff[18] == 0xFF))
 80049f0:	4b16      	ldr	r3, [pc, #88]	@ (8004a4c <HAL_UART_IdleCallback+0xd4>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	3312      	adds	r3, #18
 80049f6:	781b      	ldrb	r3, [r3, #0]
		   (passive_buff[17] == 0xFF) &&
 80049f8:	2bff      	cmp	r3, #255	@ 0xff
 80049fa:	d114      	bne.n	8004a26 <HAL_UART_IdleCallback+0xae>
		{
			cmd_id = passive_buff[2] - 0xB0;
 80049fc:	4b13      	ldr	r3, [pc, #76]	@ (8004a4c <HAL_UART_IdleCallback+0xd4>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	3302      	adds	r3, #2
 8004a02:	781b      	ldrb	r3, [r3, #0]
 8004a04:	3350      	adds	r3, #80	@ 0x50
 8004a06:	73fb      	strb	r3, [r7, #15]
			if((cmd_id >= DevScreenCmd_WorkStart) && (cmd_id < DevScreenCmdMax))
 8004a08:	7bfb      	ldrb	r3, [r7, #15]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d00b      	beq.n	8004a26 <HAL_UART_IdleCallback+0xae>
 8004a0e:	7bfb      	ldrb	r3, [r7, #15]
 8004a10:	2b09      	cmp	r3, #9
 8004a12:	d808      	bhi.n	8004a26 <HAL_UART_IdleCallback+0xae>
			{
				dev_screen_cmd[cmd_id](&passive_buff[3]);
 8004a14:	7bfb      	ldrb	r3, [r7, #15]
 8004a16:	4a0f      	ldr	r2, [pc, #60]	@ (8004a54 <HAL_UART_IdleCallback+0xdc>)
 8004a18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a1c:	4a0b      	ldr	r2, [pc, #44]	@ (8004a4c <HAL_UART_IdleCallback+0xd4>)
 8004a1e:	6812      	ldr	r2, [r2, #0]
 8004a20:	3203      	adds	r2, #3
 8004a22:	4610      	mov	r0, r2
 8004a24:	4798      	blx	r3
			}
		}
		HAL_UART_Receive_DMA(DEV_SCREEN_UART_HANDLE, active_buff, DEV_SCREEN_RXBUFF_SIZE);
 8004a26:	4b0a      	ldr	r3, [pc, #40]	@ (8004a50 <HAL_UART_IdleCallback+0xd8>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2240      	movs	r2, #64	@ 0x40
 8004a2c:	4619      	mov	r1, r3
 8004a2e:	4806      	ldr	r0, [pc, #24]	@ (8004a48 <HAL_UART_IdleCallback+0xd0>)
 8004a30:	f004 f834 	bl	8008a9c <HAL_UART_Receive_DMA>

		ParamRefresh = 1;
 8004a34:	4b08      	ldr	r3, [pc, #32]	@ (8004a58 <HAL_UART_IdleCallback+0xe0>)
 8004a36:	2201      	movs	r2, #1
 8004a38:	701a      	strb	r2, [r3, #0]
	}
}
 8004a3a:	bf00      	nop
 8004a3c:	3710      	adds	r7, #16
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}
 8004a42:	bf00      	nop
 8004a44:	40004800 	.word	0x40004800
 8004a48:	20000544 	.word	0x20000544
 8004a4c:	20000180 	.word	0x20000180
 8004a50:	2000017c 	.word	0x2000017c
 8004a54:	08009fd0 	.word	0x08009fd0
 8004a58:	20000615 	.word	0x20000615

08004a5c <DevScreenSendData>:

void DevScreenSendData(uint8_t cmd,uint8_t val)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b082      	sub	sp, #8
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	4603      	mov	r3, r0
 8004a64:	460a      	mov	r2, r1
 8004a66:	71fb      	strb	r3, [r7, #7]
 8004a68:	4613      	mov	r3, r2
 8004a6a:	71bb      	strb	r3, [r7, #6]
	ScreenTxBuff[2] = cmd;
 8004a6c:	4a07      	ldr	r2, [pc, #28]	@ (8004a8c <DevScreenSendData+0x30>)
 8004a6e:	79fb      	ldrb	r3, [r7, #7]
 8004a70:	7093      	strb	r3, [r2, #2]
	ScreenTxBuff[3] = val;
 8004a72:	4a06      	ldr	r2, [pc, #24]	@ (8004a8c <DevScreenSendData+0x30>)
 8004a74:	79bb      	ldrb	r3, [r7, #6]
 8004a76:	70d3      	strb	r3, [r2, #3]

	HAL_UART_Transmit_DMA(DEV_SCREEN_UART_HANDLE, ScreenTxBuff, sizeof(ScreenTxBuff));
 8004a78:	2209      	movs	r2, #9
 8004a7a:	4904      	ldr	r1, [pc, #16]	@ (8004a8c <DevScreenSendData+0x30>)
 8004a7c:	4804      	ldr	r0, [pc, #16]	@ (8004a90 <DevScreenSendData+0x34>)
 8004a7e:	f003 ff9d 	bl	80089bc <HAL_UART_Transmit_DMA>
}
 8004a82:	bf00      	nop
 8004a84:	3708      	adds	r7, #8
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}
 8004a8a:	bf00      	nop
 8004a8c:	20000184 	.word	0x20000184
 8004a90:	20000544 	.word	0x20000544

08004a94 <DevMotor_StaGet>:

inline uint8_t DevMotor_StaGet(void)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b083      	sub	sp, #12
 8004a98:	af00      	add	r7, sp, #0
	uint8_t motor_sta = 0;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	71fb      	strb	r3, [r7, #7]

	motor_sta = (DevParamRead.UltraParam.VibraEnableFlg == 0xFFFF) ? 1 : (uint8_t)DevParamRead.UltraParam.VibraEnableFlg;
 8004a9e:	4b09      	ldr	r3, [pc, #36]	@ (8004ac4 <DevMotor_StaGet+0x30>)
 8004aa0:	8b5b      	ldrh	r3, [r3, #26]
 8004aa2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d003      	beq.n	8004ab2 <DevMotor_StaGet+0x1e>
 8004aaa:	4b06      	ldr	r3, [pc, #24]	@ (8004ac4 <DevMotor_StaGet+0x30>)
 8004aac:	8b5b      	ldrh	r3, [r3, #26]
 8004aae:	b2db      	uxtb	r3, r3
 8004ab0:	e000      	b.n	8004ab4 <DevMotor_StaGet+0x20>
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	71fb      	strb	r3, [r7, #7]
	return motor_sta;
 8004ab6:	79fb      	ldrb	r3, [r7, #7]
}
 8004ab8:	4618      	mov	r0, r3
 8004aba:	370c      	adds	r7, #12
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bc80      	pop	{r7}
 8004ac0:	4770      	bx	lr
 8004ac2:	bf00      	nop
 8004ac4:	2000061c 	.word	0x2000061c

08004ac8 <DevWork_StimuTimeGet>:

inline uint16_t DevWork_StimuTimeGet(void)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b083      	sub	sp, #12
 8004acc:	af00      	add	r7, sp, #0
	uint16_t stimu_time = 0;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	80fb      	strh	r3, [r7, #6]
	stimu_time = (DevParamRead.UltraParam.StimuTime == 0xFFFF) ? 1500 : DevParamRead.UltraParam.StimuTime;
 8004ad2:	4b09      	ldr	r3, [pc, #36]	@ (8004af8 <DevWork_StimuTimeGet+0x30>)
 8004ad4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ad6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d002      	beq.n	8004ae4 <DevWork_StimuTimeGet+0x1c>
 8004ade:	4b06      	ldr	r3, [pc, #24]	@ (8004af8 <DevWork_StimuTimeGet+0x30>)
 8004ae0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ae2:	e001      	b.n	8004ae8 <DevWork_StimuTimeGet+0x20>
 8004ae4:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8004ae8:	80fb      	strh	r3, [r7, #6]
	return stimu_time;
 8004aea:	88fb      	ldrh	r3, [r7, #6]
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	370c      	adds	r7, #12
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bc80      	pop	{r7}
 8004af4:	4770      	bx	lr
 8004af6:	bf00      	nop
 8004af8:	2000061c 	.word	0x2000061c

08004afc <DevWork_IdleTimeGet>:

inline uint16_t DevWork_IdleTimeGet(void)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b083      	sub	sp, #12
 8004b00:	af00      	add	r7, sp, #0
	uint16_t idle_time = 0;
 8004b02:	2300      	movs	r3, #0
 8004b04:	80fb      	strh	r3, [r7, #6]

	idle_time = (DevParamRead.UltraParam.IdleTime == 0xFFFF) ? 2500 : DevParamRead.UltraParam.IdleTime;
 8004b06:	4b09      	ldr	r3, [pc, #36]	@ (8004b2c <DevWork_IdleTimeGet+0x30>)
 8004b08:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8004b0a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d002      	beq.n	8004b18 <DevWork_IdleTimeGet+0x1c>
 8004b12:	4b06      	ldr	r3, [pc, #24]	@ (8004b2c <DevWork_IdleTimeGet+0x30>)
 8004b14:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8004b16:	e001      	b.n	8004b1c <DevWork_IdleTimeGet+0x20>
 8004b18:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8004b1c:	80fb      	strh	r3, [r7, #6]
	return idle_time;
 8004b1e:	88fb      	ldrh	r3, [r7, #6]
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	370c      	adds	r7, #12
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bc80      	pop	{r7}
 8004b28:	4770      	bx	lr
 8004b2a:	bf00      	nop
 8004b2c:	2000061c 	.word	0x2000061c

08004b30 <DevWork_ModuleGet>:

inline uint8_t DevWork_ModuleGet(void)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b083      	sub	sp, #12
 8004b34:	af00      	add	r7, sp, #0
	uint8_t work_module = 0;
 8004b36:	2300      	movs	r3, #0
 8004b38:	71fb      	strb	r3, [r7, #7]

	work_module = (DevParamRead.UltraParam.UltraWorkModule == 0xFFFF) ? 2 : DevParamRead.UltraParam.UltraWorkModule;
 8004b3a:	4b0a      	ldr	r3, [pc, #40]	@ (8004b64 <DevWork_ModuleGet+0x34>)
 8004b3c:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8004b40:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d004      	beq.n	8004b52 <DevWork_ModuleGet+0x22>
 8004b48:	4b06      	ldr	r3, [pc, #24]	@ (8004b64 <DevWork_ModuleGet+0x34>)
 8004b4a:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8004b4e:	b2db      	uxtb	r3, r3
 8004b50:	e000      	b.n	8004b54 <DevWork_ModuleGet+0x24>
 8004b52:	2302      	movs	r3, #2
 8004b54:	71fb      	strb	r3, [r7, #7]

	return work_module;
 8004b56:	79fb      	ldrb	r3, [r7, #7]
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	370c      	adds	r7, #12
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bc80      	pop	{r7}
 8004b60:	4770      	bx	lr
 8004b62:	bf00      	nop
 8004b64:	2000061c 	.word	0x2000061c

08004b68 <DevUltra_StatGet>:

inline uint8_t DevUltra_StatGet(uint8_t ch)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b085      	sub	sp, #20
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	4603      	mov	r3, r0
 8004b70:	71fb      	strb	r3, [r7, #7]
	uint8_t sta = (DevParamRead.UltraParam.UltraEn[ch] == 0xFF) ? 1 : DevParamRead.UltraParam.UltraEn[ch];
 8004b72:	79fb      	ldrb	r3, [r7, #7]
 8004b74:	4a09      	ldr	r2, [pc, #36]	@ (8004b9c <DevUltra_StatGet+0x34>)
 8004b76:	4413      	add	r3, r2
 8004b78:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8004b7c:	2bff      	cmp	r3, #255	@ 0xff
 8004b7e:	d005      	beq.n	8004b8c <DevUltra_StatGet+0x24>
 8004b80:	79fb      	ldrb	r3, [r7, #7]
 8004b82:	4a06      	ldr	r2, [pc, #24]	@ (8004b9c <DevUltra_StatGet+0x34>)
 8004b84:	4413      	add	r3, r2
 8004b86:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8004b8a:	e000      	b.n	8004b8e <DevUltra_StatGet+0x26>
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	73fb      	strb	r3, [r7, #15]

	return sta;
 8004b90:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b92:	4618      	mov	r0, r3
 8004b94:	3714      	adds	r7, #20
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bc80      	pop	{r7}
 8004b9a:	4770      	bx	lr
 8004b9c:	2000061c 	.word	0x2000061c

08004ba0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004ba4:	4b08      	ldr	r3, [pc, #32]	@ (8004bc8 <HAL_Init+0x28>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a07      	ldr	r2, [pc, #28]	@ (8004bc8 <HAL_Init+0x28>)
 8004baa:	f043 0310 	orr.w	r3, r3, #16
 8004bae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004bb0:	2003      	movs	r0, #3
 8004bb2:	f000 fdd3 	bl	800575c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004bb6:	200f      	movs	r0, #15
 8004bb8:	f000 f808 	bl	8004bcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004bbc:	f7fc fd3c 	bl	8001638 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004bc0:	2300      	movs	r3, #0
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	bd80      	pop	{r7, pc}
 8004bc6:	bf00      	nop
 8004bc8:	40022000 	.word	0x40022000

08004bcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b082      	sub	sp, #8
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004bd4:	4b12      	ldr	r3, [pc, #72]	@ (8004c20 <HAL_InitTick+0x54>)
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	4b12      	ldr	r3, [pc, #72]	@ (8004c24 <HAL_InitTick+0x58>)
 8004bda:	781b      	ldrb	r3, [r3, #0]
 8004bdc:	4619      	mov	r1, r3
 8004bde:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004be2:	fbb3 f3f1 	udiv	r3, r3, r1
 8004be6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bea:	4618      	mov	r0, r3
 8004bec:	f000 fdeb 	bl	80057c6 <HAL_SYSTICK_Config>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d001      	beq.n	8004bfa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	e00e      	b.n	8004c18 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2b0f      	cmp	r3, #15
 8004bfe:	d80a      	bhi.n	8004c16 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004c00:	2200      	movs	r2, #0
 8004c02:	6879      	ldr	r1, [r7, #4]
 8004c04:	f04f 30ff 	mov.w	r0, #4294967295
 8004c08:	f000 fdb3 	bl	8005772 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004c0c:	4a06      	ldr	r2, [pc, #24]	@ (8004c28 <HAL_InitTick+0x5c>)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004c12:	2300      	movs	r3, #0
 8004c14:	e000      	b.n	8004c18 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3708      	adds	r7, #8
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}
 8004c20:	20000000 	.word	0x20000000
 8004c24:	20000194 	.word	0x20000194
 8004c28:	20000190 	.word	0x20000190

08004c2c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004c30:	4b05      	ldr	r3, [pc, #20]	@ (8004c48 <HAL_IncTick+0x1c>)
 8004c32:	781b      	ldrb	r3, [r3, #0]
 8004c34:	461a      	mov	r2, r3
 8004c36:	4b05      	ldr	r3, [pc, #20]	@ (8004c4c <HAL_IncTick+0x20>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4413      	add	r3, r2
 8004c3c:	4a03      	ldr	r2, [pc, #12]	@ (8004c4c <HAL_IncTick+0x20>)
 8004c3e:	6013      	str	r3, [r2, #0]
}
 8004c40:	bf00      	nop
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bc80      	pop	{r7}
 8004c46:	4770      	bx	lr
 8004c48:	20000194 	.word	0x20000194
 8004c4c:	2000080c 	.word	0x2000080c

08004c50 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004c50:	b480      	push	{r7}
 8004c52:	af00      	add	r7, sp, #0
  return uwTick;
 8004c54:	4b02      	ldr	r3, [pc, #8]	@ (8004c60 <HAL_GetTick+0x10>)
 8004c56:	681b      	ldr	r3, [r3, #0]
}
 8004c58:	4618      	mov	r0, r3
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bc80      	pop	{r7}
 8004c5e:	4770      	bx	lr
 8004c60:	2000080c 	.word	0x2000080c

08004c64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b084      	sub	sp, #16
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004c6c:	f7ff fff0 	bl	8004c50 <HAL_GetTick>
 8004c70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c7c:	d005      	beq.n	8004c8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004c7e:	4b0a      	ldr	r3, [pc, #40]	@ (8004ca8 <HAL_Delay+0x44>)
 8004c80:	781b      	ldrb	r3, [r3, #0]
 8004c82:	461a      	mov	r2, r3
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	4413      	add	r3, r2
 8004c88:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004c8a:	bf00      	nop
 8004c8c:	f7ff ffe0 	bl	8004c50 <HAL_GetTick>
 8004c90:	4602      	mov	r2, r0
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	1ad3      	subs	r3, r2, r3
 8004c96:	68fa      	ldr	r2, [r7, #12]
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d8f7      	bhi.n	8004c8c <HAL_Delay+0x28>
  {
  }
}
 8004c9c:	bf00      	nop
 8004c9e:	bf00      	nop
 8004ca0:	3710      	adds	r7, #16
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}
 8004ca6:	bf00      	nop
 8004ca8:	20000194 	.word	0x20000194

08004cac <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b086      	sub	sp, #24
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d101      	bne.n	8004cce <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e0ce      	b.n	8004e6c <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d109      	bne.n	8004cf0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f7fc fa32 	bl	8001154 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f000 fb11 	bl	8005318 <ADC_ConversionStop_Disable>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cfe:	f003 0310 	and.w	r3, r3, #16
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	f040 80a9 	bne.w	8004e5a <HAL_ADC_Init+0x1ae>
 8004d08:	7dfb      	ldrb	r3, [r7, #23]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	f040 80a5 	bne.w	8004e5a <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d14:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004d18:	f023 0302 	bic.w	r3, r3, #2
 8004d1c:	f043 0202 	orr.w	r2, r3, #2
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4951      	ldr	r1, [pc, #324]	@ (8004e74 <HAL_ADC_Init+0x1c8>)
 8004d2e:	428b      	cmp	r3, r1
 8004d30:	d10a      	bne.n	8004d48 <HAL_ADC_Init+0x9c>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	69db      	ldr	r3, [r3, #28]
 8004d36:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004d3a:	d002      	beq.n	8004d42 <HAL_ADC_Init+0x96>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	69db      	ldr	r3, [r3, #28]
 8004d40:	e004      	b.n	8004d4c <HAL_ADC_Init+0xa0>
 8004d42:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8004d46:	e001      	b.n	8004d4c <HAL_ADC_Init+0xa0>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004d4c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	7b1b      	ldrb	r3, [r3, #12]
 8004d52:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8004d54:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004d56:	68ba      	ldr	r2, [r7, #8]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d64:	d003      	beq.n	8004d6e <HAL_ADC_Init+0xc2>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	2b01      	cmp	r3, #1
 8004d6c:	d102      	bne.n	8004d74 <HAL_ADC_Init+0xc8>
 8004d6e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004d72:	e000      	b.n	8004d76 <HAL_ADC_Init+0xca>
 8004d74:	2300      	movs	r3, #0
 8004d76:	693a      	ldr	r2, [r7, #16]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	7d1b      	ldrb	r3, [r3, #20]
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d119      	bne.n	8004db8 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	7b1b      	ldrb	r3, [r3, #12]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d109      	bne.n	8004da0 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	699b      	ldr	r3, [r3, #24]
 8004d90:	3b01      	subs	r3, #1
 8004d92:	035a      	lsls	r2, r3, #13
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004d9c:	613b      	str	r3, [r7, #16]
 8004d9e:	e00b      	b.n	8004db8 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004da4:	f043 0220 	orr.w	r2, r3, #32
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004db0:	f043 0201 	orr.w	r2, r3, #1
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	693a      	ldr	r2, [r7, #16]
 8004dc8:	430a      	orrs	r2, r1
 8004dca:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	689a      	ldr	r2, [r3, #8]
 8004dd2:	4b29      	ldr	r3, [pc, #164]	@ (8004e78 <HAL_ADC_Init+0x1cc>)
 8004dd4:	4013      	ands	r3, r2
 8004dd6:	687a      	ldr	r2, [r7, #4]
 8004dd8:	6812      	ldr	r2, [r2, #0]
 8004dda:	68b9      	ldr	r1, [r7, #8]
 8004ddc:	430b      	orrs	r3, r1
 8004dde:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004de8:	d003      	beq.n	8004df2 <HAL_ADC_Init+0x146>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d104      	bne.n	8004dfc <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	691b      	ldr	r3, [r3, #16]
 8004df6:	3b01      	subs	r3, #1
 8004df8:	051b      	lsls	r3, r3, #20
 8004dfa:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e02:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	68fa      	ldr	r2, [r7, #12]
 8004e0c:	430a      	orrs	r2, r1
 8004e0e:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	689a      	ldr	r2, [r3, #8]
 8004e16:	4b19      	ldr	r3, [pc, #100]	@ (8004e7c <HAL_ADC_Init+0x1d0>)
 8004e18:	4013      	ands	r3, r2
 8004e1a:	68ba      	ldr	r2, [r7, #8]
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d10b      	bne.n	8004e38 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2200      	movs	r2, #0
 8004e24:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e2a:	f023 0303 	bic.w	r3, r3, #3
 8004e2e:	f043 0201 	orr.w	r2, r3, #1
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004e36:	e018      	b.n	8004e6a <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e3c:	f023 0312 	bic.w	r3, r3, #18
 8004e40:	f043 0210 	orr.w	r2, r3, #16
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e4c:	f043 0201 	orr.w	r2, r3, #1
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004e58:	e007      	b.n	8004e6a <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e5e:	f043 0210 	orr.w	r2, r3, #16
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8004e66:	2301      	movs	r3, #1
 8004e68:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004e6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3718      	adds	r7, #24
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}
 8004e74:	40013c00 	.word	0x40013c00
 8004e78:	ffe1f7fd 	.word	0xffe1f7fd
 8004e7c:	ff1f0efe 	.word	0xff1f0efe

08004e80 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b086      	sub	sp, #24
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	60f8      	str	r0, [r7, #12]
 8004e88:	60b9      	str	r1, [r7, #8]
 8004e8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a64      	ldr	r2, [pc, #400]	@ (8005028 <HAL_ADC_Start_DMA+0x1a8>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d004      	beq.n	8004ea4 <HAL_ADC_Start_DMA+0x24>
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a63      	ldr	r2, [pc, #396]	@ (800502c <HAL_ADC_Start_DMA+0x1ac>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d106      	bne.n	8004eb2 <HAL_ADC_Start_DMA+0x32>
 8004ea4:	4b60      	ldr	r3, [pc, #384]	@ (8005028 <HAL_ADC_Start_DMA+0x1a8>)
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	f040 80b3 	bne.w	8005018 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d101      	bne.n	8004ec0 <HAL_ADC_Start_DMA+0x40>
 8004ebc:	2302      	movs	r3, #2
 8004ebe:	e0ae      	b.n	800501e <HAL_ADC_Start_DMA+0x19e>
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004ec8:	68f8      	ldr	r0, [r7, #12]
 8004eca:	f000 f9cb 	bl	8005264 <ADC_Enable>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004ed2:	7dfb      	ldrb	r3, [r7, #23]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	f040 809a 	bne.w	800500e <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ede:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004ee2:	f023 0301 	bic.w	r3, r3, #1
 8004ee6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a4e      	ldr	r2, [pc, #312]	@ (800502c <HAL_ADC_Start_DMA+0x1ac>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d105      	bne.n	8004f04 <HAL_ADC_Start_DMA+0x84>
 8004ef8:	4b4b      	ldr	r3, [pc, #300]	@ (8005028 <HAL_ADC_Start_DMA+0x1a8>)
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d115      	bne.n	8004f30 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f08:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d026      	beq.n	8004f6c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f22:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004f26:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004f2e:	e01d      	b.n	8004f6c <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f34:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a39      	ldr	r2, [pc, #228]	@ (8005028 <HAL_ADC_Start_DMA+0x1a8>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d004      	beq.n	8004f50 <HAL_ADC_Start_DMA+0xd0>
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a38      	ldr	r2, [pc, #224]	@ (800502c <HAL_ADC_Start_DMA+0x1ac>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d10d      	bne.n	8004f6c <HAL_ADC_Start_DMA+0xec>
 8004f50:	4b35      	ldr	r3, [pc, #212]	@ (8005028 <HAL_ADC_Start_DMA+0x1a8>)
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d007      	beq.n	8004f6c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f60:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004f64:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f70:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d006      	beq.n	8004f86 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f7c:	f023 0206 	bic.w	r2, r3, #6
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004f84:	e002      	b.n	8004f8c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	6a1b      	ldr	r3, [r3, #32]
 8004f98:	4a25      	ldr	r2, [pc, #148]	@ (8005030 <HAL_ADC_Start_DMA+0x1b0>)
 8004f9a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6a1b      	ldr	r3, [r3, #32]
 8004fa0:	4a24      	ldr	r2, [pc, #144]	@ (8005034 <HAL_ADC_Start_DMA+0x1b4>)
 8004fa2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6a1b      	ldr	r3, [r3, #32]
 8004fa8:	4a23      	ldr	r2, [pc, #140]	@ (8005038 <HAL_ADC_Start_DMA+0x1b8>)
 8004faa:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f06f 0202 	mvn.w	r2, #2
 8004fb4:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	689a      	ldr	r2, [r3, #8]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004fc4:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	6a18      	ldr	r0, [r3, #32]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	334c      	adds	r3, #76	@ 0x4c
 8004fd0:	4619      	mov	r1, r3
 8004fd2:	68ba      	ldr	r2, [r7, #8]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	f000 fc79 	bl	80058cc <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8004fe4:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8004fe8:	d108      	bne.n	8004ffc <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	689a      	ldr	r2, [r3, #8]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8004ff8:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8004ffa:	e00f      	b.n	800501c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	689a      	ldr	r2, [r3, #8]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800500a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800500c:	e006      	b.n	800501c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2200      	movs	r2, #0
 8005012:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8005016:	e001      	b.n	800501c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800501c:	7dfb      	ldrb	r3, [r7, #23]
}
 800501e:	4618      	mov	r0, r3
 8005020:	3718      	adds	r7, #24
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}
 8005026:	bf00      	nop
 8005028:	40012400 	.word	0x40012400
 800502c:	40012800 	.word	0x40012800
 8005030:	0800539b 	.word	0x0800539b
 8005034:	08005417 	.word	0x08005417
 8005038:	08005433 	.word	0x08005433

0800503c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800503c:	b480      	push	{r7}
 800503e:	b083      	sub	sp, #12
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8005044:	bf00      	nop
 8005046:	370c      	adds	r7, #12
 8005048:	46bd      	mov	sp, r7
 800504a:	bc80      	pop	{r7}
 800504c:	4770      	bx	lr

0800504e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800504e:	b480      	push	{r7}
 8005050:	b083      	sub	sp, #12
 8005052:	af00      	add	r7, sp, #0
 8005054:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005056:	bf00      	nop
 8005058:	370c      	adds	r7, #12
 800505a:	46bd      	mov	sp, r7
 800505c:	bc80      	pop	{r7}
 800505e:	4770      	bx	lr

08005060 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005060:	b480      	push	{r7}
 8005062:	b083      	sub	sp, #12
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005068:	bf00      	nop
 800506a:	370c      	adds	r7, #12
 800506c:	46bd      	mov	sp, r7
 800506e:	bc80      	pop	{r7}
 8005070:	4770      	bx	lr
	...

08005074 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8005074:	b480      	push	{r7}
 8005076:	b085      	sub	sp, #20
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
 800507c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800507e:	2300      	movs	r3, #0
 8005080:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8005082:	2300      	movs	r3, #0
 8005084:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800508c:	2b01      	cmp	r3, #1
 800508e:	d101      	bne.n	8005094 <HAL_ADC_ConfigChannel+0x20>
 8005090:	2302      	movs	r3, #2
 8005092:	e0dc      	b.n	800524e <HAL_ADC_ConfigChannel+0x1da>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	2b06      	cmp	r3, #6
 80050a2:	d81c      	bhi.n	80050de <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	685a      	ldr	r2, [r3, #4]
 80050ae:	4613      	mov	r3, r2
 80050b0:	009b      	lsls	r3, r3, #2
 80050b2:	4413      	add	r3, r2
 80050b4:	3b05      	subs	r3, #5
 80050b6:	221f      	movs	r2, #31
 80050b8:	fa02 f303 	lsl.w	r3, r2, r3
 80050bc:	43db      	mvns	r3, r3
 80050be:	4019      	ands	r1, r3
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	6818      	ldr	r0, [r3, #0]
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	685a      	ldr	r2, [r3, #4]
 80050c8:	4613      	mov	r3, r2
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	4413      	add	r3, r2
 80050ce:	3b05      	subs	r3, #5
 80050d0:	fa00 f203 	lsl.w	r2, r0, r3
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	430a      	orrs	r2, r1
 80050da:	635a      	str	r2, [r3, #52]	@ 0x34
 80050dc:	e03c      	b.n	8005158 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	2b0c      	cmp	r3, #12
 80050e4:	d81c      	bhi.n	8005120 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	685a      	ldr	r2, [r3, #4]
 80050f0:	4613      	mov	r3, r2
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	4413      	add	r3, r2
 80050f6:	3b23      	subs	r3, #35	@ 0x23
 80050f8:	221f      	movs	r2, #31
 80050fa:	fa02 f303 	lsl.w	r3, r2, r3
 80050fe:	43db      	mvns	r3, r3
 8005100:	4019      	ands	r1, r3
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	6818      	ldr	r0, [r3, #0]
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	685a      	ldr	r2, [r3, #4]
 800510a:	4613      	mov	r3, r2
 800510c:	009b      	lsls	r3, r3, #2
 800510e:	4413      	add	r3, r2
 8005110:	3b23      	subs	r3, #35	@ 0x23
 8005112:	fa00 f203 	lsl.w	r2, r0, r3
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	430a      	orrs	r2, r1
 800511c:	631a      	str	r2, [r3, #48]	@ 0x30
 800511e:	e01b      	b.n	8005158 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	685a      	ldr	r2, [r3, #4]
 800512a:	4613      	mov	r3, r2
 800512c:	009b      	lsls	r3, r3, #2
 800512e:	4413      	add	r3, r2
 8005130:	3b41      	subs	r3, #65	@ 0x41
 8005132:	221f      	movs	r2, #31
 8005134:	fa02 f303 	lsl.w	r3, r2, r3
 8005138:	43db      	mvns	r3, r3
 800513a:	4019      	ands	r1, r3
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	6818      	ldr	r0, [r3, #0]
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	685a      	ldr	r2, [r3, #4]
 8005144:	4613      	mov	r3, r2
 8005146:	009b      	lsls	r3, r3, #2
 8005148:	4413      	add	r3, r2
 800514a:	3b41      	subs	r3, #65	@ 0x41
 800514c:	fa00 f203 	lsl.w	r2, r0, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	430a      	orrs	r2, r1
 8005156:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	2b09      	cmp	r3, #9
 800515e:	d91c      	bls.n	800519a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	68d9      	ldr	r1, [r3, #12]
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	4613      	mov	r3, r2
 800516c:	005b      	lsls	r3, r3, #1
 800516e:	4413      	add	r3, r2
 8005170:	3b1e      	subs	r3, #30
 8005172:	2207      	movs	r2, #7
 8005174:	fa02 f303 	lsl.w	r3, r2, r3
 8005178:	43db      	mvns	r3, r3
 800517a:	4019      	ands	r1, r3
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	6898      	ldr	r0, [r3, #8]
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	4613      	mov	r3, r2
 8005186:	005b      	lsls	r3, r3, #1
 8005188:	4413      	add	r3, r2
 800518a:	3b1e      	subs	r3, #30
 800518c:	fa00 f203 	lsl.w	r2, r0, r3
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	430a      	orrs	r2, r1
 8005196:	60da      	str	r2, [r3, #12]
 8005198:	e019      	b.n	80051ce <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	6919      	ldr	r1, [r3, #16]
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	4613      	mov	r3, r2
 80051a6:	005b      	lsls	r3, r3, #1
 80051a8:	4413      	add	r3, r2
 80051aa:	2207      	movs	r2, #7
 80051ac:	fa02 f303 	lsl.w	r3, r2, r3
 80051b0:	43db      	mvns	r3, r3
 80051b2:	4019      	ands	r1, r3
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	6898      	ldr	r0, [r3, #8]
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	4613      	mov	r3, r2
 80051be:	005b      	lsls	r3, r3, #1
 80051c0:	4413      	add	r3, r2
 80051c2:	fa00 f203 	lsl.w	r2, r0, r3
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	430a      	orrs	r2, r1
 80051cc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	2b10      	cmp	r3, #16
 80051d4:	d003      	beq.n	80051de <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80051da:	2b11      	cmp	r3, #17
 80051dc:	d132      	bne.n	8005244 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a1d      	ldr	r2, [pc, #116]	@ (8005258 <HAL_ADC_ConfigChannel+0x1e4>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d125      	bne.n	8005234 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	689b      	ldr	r3, [r3, #8]
 80051ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d126      	bne.n	8005244 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	689a      	ldr	r2, [r3, #8]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8005204:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	2b10      	cmp	r3, #16
 800520c:	d11a      	bne.n	8005244 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800520e:	4b13      	ldr	r3, [pc, #76]	@ (800525c <HAL_ADC_ConfigChannel+0x1e8>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a13      	ldr	r2, [pc, #76]	@ (8005260 <HAL_ADC_ConfigChannel+0x1ec>)
 8005214:	fba2 2303 	umull	r2, r3, r2, r3
 8005218:	0c9a      	lsrs	r2, r3, #18
 800521a:	4613      	mov	r3, r2
 800521c:	009b      	lsls	r3, r3, #2
 800521e:	4413      	add	r3, r2
 8005220:	005b      	lsls	r3, r3, #1
 8005222:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005224:	e002      	b.n	800522c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	3b01      	subs	r3, #1
 800522a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d1f9      	bne.n	8005226 <HAL_ADC_ConfigChannel+0x1b2>
 8005232:	e007      	b.n	8005244 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005238:	f043 0220 	orr.w	r2, r3, #32
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8005240:	2301      	movs	r3, #1
 8005242:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2200      	movs	r2, #0
 8005248:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800524c:	7bfb      	ldrb	r3, [r7, #15]
}
 800524e:	4618      	mov	r0, r3
 8005250:	3714      	adds	r7, #20
 8005252:	46bd      	mov	sp, r7
 8005254:	bc80      	pop	{r7}
 8005256:	4770      	bx	lr
 8005258:	40012400 	.word	0x40012400
 800525c:	20000000 	.word	0x20000000
 8005260:	431bde83 	.word	0x431bde83

08005264 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b084      	sub	sp, #16
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800526c:	2300      	movs	r3, #0
 800526e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8005270:	2300      	movs	r3, #0
 8005272:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	f003 0301 	and.w	r3, r3, #1
 800527e:	2b01      	cmp	r3, #1
 8005280:	d040      	beq.n	8005304 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	689a      	ldr	r2, [r3, #8]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f042 0201 	orr.w	r2, r2, #1
 8005290:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005292:	4b1f      	ldr	r3, [pc, #124]	@ (8005310 <ADC_Enable+0xac>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a1f      	ldr	r2, [pc, #124]	@ (8005314 <ADC_Enable+0xb0>)
 8005298:	fba2 2303 	umull	r2, r3, r2, r3
 800529c:	0c9b      	lsrs	r3, r3, #18
 800529e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80052a0:	e002      	b.n	80052a8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	3b01      	subs	r3, #1
 80052a6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d1f9      	bne.n	80052a2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80052ae:	f7ff fccf 	bl	8004c50 <HAL_GetTick>
 80052b2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80052b4:	e01f      	b.n	80052f6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80052b6:	f7ff fccb 	bl	8004c50 <HAL_GetTick>
 80052ba:	4602      	mov	r2, r0
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	1ad3      	subs	r3, r2, r3
 80052c0:	2b02      	cmp	r3, #2
 80052c2:	d918      	bls.n	80052f6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	f003 0301 	and.w	r3, r3, #1
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	d011      	beq.n	80052f6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052d6:	f043 0210 	orr.w	r2, r3, #16
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052e2:	f043 0201 	orr.w	r2, r3, #1
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	e007      	b.n	8005306 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	f003 0301 	and.w	r3, r3, #1
 8005300:	2b01      	cmp	r3, #1
 8005302:	d1d8      	bne.n	80052b6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8005304:	2300      	movs	r3, #0
}
 8005306:	4618      	mov	r0, r3
 8005308:	3710      	adds	r7, #16
 800530a:	46bd      	mov	sp, r7
 800530c:	bd80      	pop	{r7, pc}
 800530e:	bf00      	nop
 8005310:	20000000 	.word	0x20000000
 8005314:	431bde83 	.word	0x431bde83

08005318 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b084      	sub	sp, #16
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005320:	2300      	movs	r3, #0
 8005322:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	689b      	ldr	r3, [r3, #8]
 800532a:	f003 0301 	and.w	r3, r3, #1
 800532e:	2b01      	cmp	r3, #1
 8005330:	d12e      	bne.n	8005390 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	689a      	ldr	r2, [r3, #8]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f022 0201 	bic.w	r2, r2, #1
 8005340:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005342:	f7ff fc85 	bl	8004c50 <HAL_GetTick>
 8005346:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005348:	e01b      	b.n	8005382 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800534a:	f7ff fc81 	bl	8004c50 <HAL_GetTick>
 800534e:	4602      	mov	r2, r0
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	1ad3      	subs	r3, r2, r3
 8005354:	2b02      	cmp	r3, #2
 8005356:	d914      	bls.n	8005382 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	689b      	ldr	r3, [r3, #8]
 800535e:	f003 0301 	and.w	r3, r3, #1
 8005362:	2b01      	cmp	r3, #1
 8005364:	d10d      	bne.n	8005382 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800536a:	f043 0210 	orr.w	r2, r3, #16
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005376:	f043 0201 	orr.w	r2, r3, #1
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e007      	b.n	8005392 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	f003 0301 	and.w	r3, r3, #1
 800538c:	2b01      	cmp	r3, #1
 800538e:	d0dc      	beq.n	800534a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8005390:	2300      	movs	r3, #0
}
 8005392:	4618      	mov	r0, r3
 8005394:	3710      	adds	r7, #16
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}

0800539a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800539a:	b580      	push	{r7, lr}
 800539c:	b084      	sub	sp, #16
 800539e:	af00      	add	r7, sp, #0
 80053a0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a6:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053ac:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d127      	bne.n	8005404 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053b8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	689b      	ldr	r3, [r3, #8]
 80053c6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80053ca:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80053ce:	d115      	bne.n	80053fc <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d111      	bne.n	80053fc <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053dc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d105      	bne.n	80053fc <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053f4:	f043 0201 	orr.w	r2, r3, #1
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80053fc:	68f8      	ldr	r0, [r7, #12]
 80053fe:	f7ff fe1d 	bl	800503c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8005402:	e004      	b.n	800540e <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	6a1b      	ldr	r3, [r3, #32]
 8005408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	4798      	blx	r3
}
 800540e:	bf00      	nop
 8005410:	3710      	adds	r7, #16
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}

08005416 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005416:	b580      	push	{r7, lr}
 8005418:	b084      	sub	sp, #16
 800541a:	af00      	add	r7, sp, #0
 800541c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005422:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005424:	68f8      	ldr	r0, [r7, #12]
 8005426:	f7ff fe12 	bl	800504e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800542a:	bf00      	nop
 800542c:	3710      	adds	r7, #16
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}

08005432 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8005432:	b580      	push	{r7, lr}
 8005434:	b084      	sub	sp, #16
 8005436:	af00      	add	r7, sp, #0
 8005438:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800543e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005444:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005450:	f043 0204 	orr.w	r2, r3, #4
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005458:	68f8      	ldr	r0, [r7, #12]
 800545a:	f7ff fe01 	bl	8005060 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800545e:	bf00      	nop
 8005460:	3710      	adds	r7, #16
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}
	...

08005468 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8005468:	b590      	push	{r4, r7, lr}
 800546a:	b087      	sub	sp, #28
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005470:	2300      	movs	r3, #0
 8005472:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8005474:	2300      	movs	r3, #0
 8005476:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800547e:	2b01      	cmp	r3, #1
 8005480:	d101      	bne.n	8005486 <HAL_ADCEx_Calibration_Start+0x1e>
 8005482:	2302      	movs	r3, #2
 8005484:	e097      	b.n	80055b6 <HAL_ADCEx_Calibration_Start+0x14e>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2201      	movs	r2, #1
 800548a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f7ff ff42 	bl	8005318 <ADC_ConversionStop_Disable>
 8005494:	4603      	mov	r3, r0
 8005496:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8005498:	6878      	ldr	r0, [r7, #4]
 800549a:	f7ff fee3 	bl	8005264 <ADC_Enable>
 800549e:	4603      	mov	r3, r0
 80054a0:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80054a2:	7dfb      	ldrb	r3, [r7, #23]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	f040 8081 	bne.w	80055ac <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054ae:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80054b2:	f023 0302 	bic.w	r3, r3, #2
 80054b6:	f043 0202 	orr.w	r2, r3, #2
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80054be:	4b40      	ldr	r3, [pc, #256]	@ (80055c0 <HAL_ADCEx_Calibration_Start+0x158>)
 80054c0:	681c      	ldr	r4, [r3, #0]
 80054c2:	2002      	movs	r0, #2
 80054c4:	f001 ffec 	bl	80074a0 <HAL_RCCEx_GetPeriphCLKFreq>
 80054c8:	4603      	mov	r3, r0
 80054ca:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80054ce:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80054d0:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80054d2:	e002      	b.n	80054da <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	3b01      	subs	r3, #1
 80054d8:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d1f9      	bne.n	80054d4 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	689a      	ldr	r2, [r3, #8]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f042 0208 	orr.w	r2, r2, #8
 80054ee:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80054f0:	f7ff fbae 	bl	8004c50 <HAL_GetTick>
 80054f4:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80054f6:	e01b      	b.n	8005530 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80054f8:	f7ff fbaa 	bl	8004c50 <HAL_GetTick>
 80054fc:	4602      	mov	r2, r0
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	1ad3      	subs	r3, r2, r3
 8005502:	2b0a      	cmp	r3, #10
 8005504:	d914      	bls.n	8005530 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	f003 0308 	and.w	r3, r3, #8
 8005510:	2b00      	cmp	r3, #0
 8005512:	d00d      	beq.n	8005530 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005518:	f023 0312 	bic.w	r3, r3, #18
 800551c:	f043 0210 	orr.w	r2, r3, #16
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2200      	movs	r2, #0
 8005528:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	e042      	b.n	80055b6 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	f003 0308 	and.w	r3, r3, #8
 800553a:	2b00      	cmp	r3, #0
 800553c:	d1dc      	bne.n	80054f8 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	689a      	ldr	r2, [r3, #8]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f042 0204 	orr.w	r2, r2, #4
 800554c:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800554e:	f7ff fb7f 	bl	8004c50 <HAL_GetTick>
 8005552:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8005554:	e01b      	b.n	800558e <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8005556:	f7ff fb7b 	bl	8004c50 <HAL_GetTick>
 800555a:	4602      	mov	r2, r0
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	1ad3      	subs	r3, r2, r3
 8005560:	2b0a      	cmp	r3, #10
 8005562:	d914      	bls.n	800558e <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	689b      	ldr	r3, [r3, #8]
 800556a:	f003 0304 	and.w	r3, r3, #4
 800556e:	2b00      	cmp	r3, #0
 8005570:	d00d      	beq.n	800558e <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005576:	f023 0312 	bic.w	r3, r3, #18
 800557a:	f043 0210 	orr.w	r2, r3, #16
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2200      	movs	r2, #0
 8005586:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	e013      	b.n	80055b6 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	689b      	ldr	r3, [r3, #8]
 8005594:	f003 0304 	and.w	r3, r3, #4
 8005598:	2b00      	cmp	r3, #0
 800559a:	d1dc      	bne.n	8005556 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055a0:	f023 0303 	bic.w	r3, r3, #3
 80055a4:	f043 0201 	orr.w	r2, r3, #1
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2200      	movs	r2, #0
 80055b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80055b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	371c      	adds	r7, #28
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd90      	pop	{r4, r7, pc}
 80055be:	bf00      	nop
 80055c0:	20000000 	.word	0x20000000

080055c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b085      	sub	sp, #20
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	f003 0307 	and.w	r3, r3, #7
 80055d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80055d4:	4b0c      	ldr	r3, [pc, #48]	@ (8005608 <__NVIC_SetPriorityGrouping+0x44>)
 80055d6:	68db      	ldr	r3, [r3, #12]
 80055d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80055da:	68ba      	ldr	r2, [r7, #8]
 80055dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80055e0:	4013      	ands	r3, r2
 80055e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80055ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80055f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80055f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80055f6:	4a04      	ldr	r2, [pc, #16]	@ (8005608 <__NVIC_SetPriorityGrouping+0x44>)
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	60d3      	str	r3, [r2, #12]
}
 80055fc:	bf00      	nop
 80055fe:	3714      	adds	r7, #20
 8005600:	46bd      	mov	sp, r7
 8005602:	bc80      	pop	{r7}
 8005604:	4770      	bx	lr
 8005606:	bf00      	nop
 8005608:	e000ed00 	.word	0xe000ed00

0800560c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800560c:	b480      	push	{r7}
 800560e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005610:	4b04      	ldr	r3, [pc, #16]	@ (8005624 <__NVIC_GetPriorityGrouping+0x18>)
 8005612:	68db      	ldr	r3, [r3, #12]
 8005614:	0a1b      	lsrs	r3, r3, #8
 8005616:	f003 0307 	and.w	r3, r3, #7
}
 800561a:	4618      	mov	r0, r3
 800561c:	46bd      	mov	sp, r7
 800561e:	bc80      	pop	{r7}
 8005620:	4770      	bx	lr
 8005622:	bf00      	nop
 8005624:	e000ed00 	.word	0xe000ed00

08005628 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005628:	b480      	push	{r7}
 800562a:	b083      	sub	sp, #12
 800562c:	af00      	add	r7, sp, #0
 800562e:	4603      	mov	r3, r0
 8005630:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005636:	2b00      	cmp	r3, #0
 8005638:	db0b      	blt.n	8005652 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800563a:	79fb      	ldrb	r3, [r7, #7]
 800563c:	f003 021f 	and.w	r2, r3, #31
 8005640:	4906      	ldr	r1, [pc, #24]	@ (800565c <__NVIC_EnableIRQ+0x34>)
 8005642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005646:	095b      	lsrs	r3, r3, #5
 8005648:	2001      	movs	r0, #1
 800564a:	fa00 f202 	lsl.w	r2, r0, r2
 800564e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005652:	bf00      	nop
 8005654:	370c      	adds	r7, #12
 8005656:	46bd      	mov	sp, r7
 8005658:	bc80      	pop	{r7}
 800565a:	4770      	bx	lr
 800565c:	e000e100 	.word	0xe000e100

08005660 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005660:	b480      	push	{r7}
 8005662:	b083      	sub	sp, #12
 8005664:	af00      	add	r7, sp, #0
 8005666:	4603      	mov	r3, r0
 8005668:	6039      	str	r1, [r7, #0]
 800566a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800566c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005670:	2b00      	cmp	r3, #0
 8005672:	db0a      	blt.n	800568a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	b2da      	uxtb	r2, r3
 8005678:	490c      	ldr	r1, [pc, #48]	@ (80056ac <__NVIC_SetPriority+0x4c>)
 800567a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800567e:	0112      	lsls	r2, r2, #4
 8005680:	b2d2      	uxtb	r2, r2
 8005682:	440b      	add	r3, r1
 8005684:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005688:	e00a      	b.n	80056a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	b2da      	uxtb	r2, r3
 800568e:	4908      	ldr	r1, [pc, #32]	@ (80056b0 <__NVIC_SetPriority+0x50>)
 8005690:	79fb      	ldrb	r3, [r7, #7]
 8005692:	f003 030f 	and.w	r3, r3, #15
 8005696:	3b04      	subs	r3, #4
 8005698:	0112      	lsls	r2, r2, #4
 800569a:	b2d2      	uxtb	r2, r2
 800569c:	440b      	add	r3, r1
 800569e:	761a      	strb	r2, [r3, #24]
}
 80056a0:	bf00      	nop
 80056a2:	370c      	adds	r7, #12
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bc80      	pop	{r7}
 80056a8:	4770      	bx	lr
 80056aa:	bf00      	nop
 80056ac:	e000e100 	.word	0xe000e100
 80056b0:	e000ed00 	.word	0xe000ed00

080056b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b089      	sub	sp, #36	@ 0x24
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	60f8      	str	r0, [r7, #12]
 80056bc:	60b9      	str	r1, [r7, #8]
 80056be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f003 0307 	and.w	r3, r3, #7
 80056c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80056c8:	69fb      	ldr	r3, [r7, #28]
 80056ca:	f1c3 0307 	rsb	r3, r3, #7
 80056ce:	2b04      	cmp	r3, #4
 80056d0:	bf28      	it	cs
 80056d2:	2304      	movcs	r3, #4
 80056d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80056d6:	69fb      	ldr	r3, [r7, #28]
 80056d8:	3304      	adds	r3, #4
 80056da:	2b06      	cmp	r3, #6
 80056dc:	d902      	bls.n	80056e4 <NVIC_EncodePriority+0x30>
 80056de:	69fb      	ldr	r3, [r7, #28]
 80056e0:	3b03      	subs	r3, #3
 80056e2:	e000      	b.n	80056e6 <NVIC_EncodePriority+0x32>
 80056e4:	2300      	movs	r3, #0
 80056e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80056e8:	f04f 32ff 	mov.w	r2, #4294967295
 80056ec:	69bb      	ldr	r3, [r7, #24]
 80056ee:	fa02 f303 	lsl.w	r3, r2, r3
 80056f2:	43da      	mvns	r2, r3
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	401a      	ands	r2, r3
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80056fc:	f04f 31ff 	mov.w	r1, #4294967295
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	fa01 f303 	lsl.w	r3, r1, r3
 8005706:	43d9      	mvns	r1, r3
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800570c:	4313      	orrs	r3, r2
         );
}
 800570e:	4618      	mov	r0, r3
 8005710:	3724      	adds	r7, #36	@ 0x24
 8005712:	46bd      	mov	sp, r7
 8005714:	bc80      	pop	{r7}
 8005716:	4770      	bx	lr

08005718 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b082      	sub	sp, #8
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	3b01      	subs	r3, #1
 8005724:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005728:	d301      	bcc.n	800572e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800572a:	2301      	movs	r3, #1
 800572c:	e00f      	b.n	800574e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800572e:	4a0a      	ldr	r2, [pc, #40]	@ (8005758 <SysTick_Config+0x40>)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	3b01      	subs	r3, #1
 8005734:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005736:	210f      	movs	r1, #15
 8005738:	f04f 30ff 	mov.w	r0, #4294967295
 800573c:	f7ff ff90 	bl	8005660 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005740:	4b05      	ldr	r3, [pc, #20]	@ (8005758 <SysTick_Config+0x40>)
 8005742:	2200      	movs	r2, #0
 8005744:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005746:	4b04      	ldr	r3, [pc, #16]	@ (8005758 <SysTick_Config+0x40>)
 8005748:	2207      	movs	r2, #7
 800574a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800574c:	2300      	movs	r3, #0
}
 800574e:	4618      	mov	r0, r3
 8005750:	3708      	adds	r7, #8
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}
 8005756:	bf00      	nop
 8005758:	e000e010 	.word	0xe000e010

0800575c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b082      	sub	sp, #8
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	f7ff ff2d 	bl	80055c4 <__NVIC_SetPriorityGrouping>
}
 800576a:	bf00      	nop
 800576c:	3708      	adds	r7, #8
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}

08005772 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005772:	b580      	push	{r7, lr}
 8005774:	b086      	sub	sp, #24
 8005776:	af00      	add	r7, sp, #0
 8005778:	4603      	mov	r3, r0
 800577a:	60b9      	str	r1, [r7, #8]
 800577c:	607a      	str	r2, [r7, #4]
 800577e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005780:	2300      	movs	r3, #0
 8005782:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005784:	f7ff ff42 	bl	800560c <__NVIC_GetPriorityGrouping>
 8005788:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800578a:	687a      	ldr	r2, [r7, #4]
 800578c:	68b9      	ldr	r1, [r7, #8]
 800578e:	6978      	ldr	r0, [r7, #20]
 8005790:	f7ff ff90 	bl	80056b4 <NVIC_EncodePriority>
 8005794:	4602      	mov	r2, r0
 8005796:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800579a:	4611      	mov	r1, r2
 800579c:	4618      	mov	r0, r3
 800579e:	f7ff ff5f 	bl	8005660 <__NVIC_SetPriority>
}
 80057a2:	bf00      	nop
 80057a4:	3718      	adds	r7, #24
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}

080057aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057aa:	b580      	push	{r7, lr}
 80057ac:	b082      	sub	sp, #8
 80057ae:	af00      	add	r7, sp, #0
 80057b0:	4603      	mov	r3, r0
 80057b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80057b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057b8:	4618      	mov	r0, r3
 80057ba:	f7ff ff35 	bl	8005628 <__NVIC_EnableIRQ>
}
 80057be:	bf00      	nop
 80057c0:	3708      	adds	r7, #8
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}

080057c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80057c6:	b580      	push	{r7, lr}
 80057c8:	b082      	sub	sp, #8
 80057ca:	af00      	add	r7, sp, #0
 80057cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f7ff ffa2 	bl	8005718 <SysTick_Config>
 80057d4:	4603      	mov	r3, r0
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	3708      	adds	r7, #8
 80057da:	46bd      	mov	sp, r7
 80057dc:	bd80      	pop	{r7, pc}
	...

080057e0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b085      	sub	sp, #20
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80057e8:	2300      	movs	r3, #0
 80057ea:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d101      	bne.n	80057f6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	e059      	b.n	80058aa <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	461a      	mov	r2, r3
 80057fc:	4b2d      	ldr	r3, [pc, #180]	@ (80058b4 <HAL_DMA_Init+0xd4>)
 80057fe:	429a      	cmp	r2, r3
 8005800:	d80f      	bhi.n	8005822 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	461a      	mov	r2, r3
 8005808:	4b2b      	ldr	r3, [pc, #172]	@ (80058b8 <HAL_DMA_Init+0xd8>)
 800580a:	4413      	add	r3, r2
 800580c:	4a2b      	ldr	r2, [pc, #172]	@ (80058bc <HAL_DMA_Init+0xdc>)
 800580e:	fba2 2303 	umull	r2, r3, r2, r3
 8005812:	091b      	lsrs	r3, r3, #4
 8005814:	009a      	lsls	r2, r3, #2
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	4a28      	ldr	r2, [pc, #160]	@ (80058c0 <HAL_DMA_Init+0xe0>)
 800581e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005820:	e00e      	b.n	8005840 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	461a      	mov	r2, r3
 8005828:	4b26      	ldr	r3, [pc, #152]	@ (80058c4 <HAL_DMA_Init+0xe4>)
 800582a:	4413      	add	r3, r2
 800582c:	4a23      	ldr	r2, [pc, #140]	@ (80058bc <HAL_DMA_Init+0xdc>)
 800582e:	fba2 2303 	umull	r2, r3, r2, r3
 8005832:	091b      	lsrs	r3, r3, #4
 8005834:	009a      	lsls	r2, r3, #2
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4a22      	ldr	r2, [pc, #136]	@ (80058c8 <HAL_DMA_Init+0xe8>)
 800583e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2202      	movs	r2, #2
 8005844:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8005856:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800585a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8005864:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	68db      	ldr	r3, [r3, #12]
 800586a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005870:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	695b      	ldr	r3, [r3, #20]
 8005876:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800587c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	69db      	ldr	r3, [r3, #28]
 8005882:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005884:	68fa      	ldr	r2, [r7, #12]
 8005886:	4313      	orrs	r3, r2
 8005888:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	68fa      	ldr	r2, [r7, #12]
 8005890:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2200      	movs	r2, #0
 8005896:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2200      	movs	r2, #0
 80058a4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80058a8:	2300      	movs	r3, #0
}
 80058aa:	4618      	mov	r0, r3
 80058ac:	3714      	adds	r7, #20
 80058ae:	46bd      	mov	sp, r7
 80058b0:	bc80      	pop	{r7}
 80058b2:	4770      	bx	lr
 80058b4:	40020407 	.word	0x40020407
 80058b8:	bffdfff8 	.word	0xbffdfff8
 80058bc:	cccccccd 	.word	0xcccccccd
 80058c0:	40020000 	.word	0x40020000
 80058c4:	bffdfbf8 	.word	0xbffdfbf8
 80058c8:	40020400 	.word	0x40020400

080058cc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b086      	sub	sp, #24
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	60f8      	str	r0, [r7, #12]
 80058d4:	60b9      	str	r1, [r7, #8]
 80058d6:	607a      	str	r2, [r7, #4]
 80058d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80058da:	2300      	movs	r3, #0
 80058dc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d101      	bne.n	80058ec <HAL_DMA_Start_IT+0x20>
 80058e8:	2302      	movs	r3, #2
 80058ea:	e04b      	b.n	8005984 <HAL_DMA_Start_IT+0xb8>
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80058fa:	b2db      	uxtb	r3, r3
 80058fc:	2b01      	cmp	r3, #1
 80058fe:	d13a      	bne.n	8005976 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2202      	movs	r2, #2
 8005904:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2200      	movs	r2, #0
 800590c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	681a      	ldr	r2, [r3, #0]
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f022 0201 	bic.w	r2, r2, #1
 800591c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	687a      	ldr	r2, [r7, #4]
 8005922:	68b9      	ldr	r1, [r7, #8]
 8005924:	68f8      	ldr	r0, [r7, #12]
 8005926:	f000 fbb1 	bl	800608c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800592e:	2b00      	cmp	r3, #0
 8005930:	d008      	beq.n	8005944 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	681a      	ldr	r2, [r3, #0]
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f042 020e 	orr.w	r2, r2, #14
 8005940:	601a      	str	r2, [r3, #0]
 8005942:	e00f      	b.n	8005964 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	681a      	ldr	r2, [r3, #0]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f022 0204 	bic.w	r2, r2, #4
 8005952:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	681a      	ldr	r2, [r3, #0]
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f042 020a 	orr.w	r2, r2, #10
 8005962:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f042 0201 	orr.w	r2, r2, #1
 8005972:	601a      	str	r2, [r3, #0]
 8005974:	e005      	b.n	8005982 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2200      	movs	r2, #0
 800597a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800597e:	2302      	movs	r3, #2
 8005980:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8005982:	7dfb      	ldrb	r3, [r7, #23]
}
 8005984:	4618      	mov	r0, r3
 8005986:	3718      	adds	r7, #24
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}

0800598c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800598c:	b480      	push	{r7}
 800598e:	b085      	sub	sp, #20
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005994:	2300      	movs	r3, #0
 8005996:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	2b02      	cmp	r3, #2
 80059a2:	d008      	beq.n	80059b6 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2204      	movs	r2, #4
 80059a8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2200      	movs	r2, #0
 80059ae:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	e020      	b.n	80059f8 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	681a      	ldr	r2, [r3, #0]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f022 020e 	bic.w	r2, r2, #14
 80059c4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	681a      	ldr	r2, [r3, #0]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f022 0201 	bic.w	r2, r2, #1
 80059d4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059de:	2101      	movs	r1, #1
 80059e0:	fa01 f202 	lsl.w	r2, r1, r2
 80059e4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2201      	movs	r2, #1
 80059ea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2200      	movs	r2, #0
 80059f2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80059f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	3714      	adds	r7, #20
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bc80      	pop	{r7}
 8005a00:	4770      	bx	lr
	...

08005a04 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	2b02      	cmp	r3, #2
 8005a1a:	d005      	beq.n	8005a28 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2204      	movs	r2, #4
 8005a20:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	73fb      	strb	r3, [r7, #15]
 8005a26:	e0d6      	b.n	8005bd6 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	681a      	ldr	r2, [r3, #0]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f022 020e 	bic.w	r2, r2, #14
 8005a36:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f022 0201 	bic.w	r2, r2, #1
 8005a46:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	461a      	mov	r2, r3
 8005a4e:	4b64      	ldr	r3, [pc, #400]	@ (8005be0 <HAL_DMA_Abort_IT+0x1dc>)
 8005a50:	429a      	cmp	r2, r3
 8005a52:	d958      	bls.n	8005b06 <HAL_DMA_Abort_IT+0x102>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a62      	ldr	r2, [pc, #392]	@ (8005be4 <HAL_DMA_Abort_IT+0x1e0>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d04f      	beq.n	8005afe <HAL_DMA_Abort_IT+0xfa>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4a61      	ldr	r2, [pc, #388]	@ (8005be8 <HAL_DMA_Abort_IT+0x1e4>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d048      	beq.n	8005afa <HAL_DMA_Abort_IT+0xf6>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a5f      	ldr	r2, [pc, #380]	@ (8005bec <HAL_DMA_Abort_IT+0x1e8>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d040      	beq.n	8005af4 <HAL_DMA_Abort_IT+0xf0>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a5e      	ldr	r2, [pc, #376]	@ (8005bf0 <HAL_DMA_Abort_IT+0x1ec>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d038      	beq.n	8005aee <HAL_DMA_Abort_IT+0xea>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a5c      	ldr	r2, [pc, #368]	@ (8005bf4 <HAL_DMA_Abort_IT+0x1f0>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d030      	beq.n	8005ae8 <HAL_DMA_Abort_IT+0xe4>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a5b      	ldr	r2, [pc, #364]	@ (8005bf8 <HAL_DMA_Abort_IT+0x1f4>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d028      	beq.n	8005ae2 <HAL_DMA_Abort_IT+0xde>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a52      	ldr	r2, [pc, #328]	@ (8005be0 <HAL_DMA_Abort_IT+0x1dc>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d020      	beq.n	8005adc <HAL_DMA_Abort_IT+0xd8>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a57      	ldr	r2, [pc, #348]	@ (8005bfc <HAL_DMA_Abort_IT+0x1f8>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d019      	beq.n	8005ad8 <HAL_DMA_Abort_IT+0xd4>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a55      	ldr	r2, [pc, #340]	@ (8005c00 <HAL_DMA_Abort_IT+0x1fc>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d012      	beq.n	8005ad4 <HAL_DMA_Abort_IT+0xd0>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a54      	ldr	r2, [pc, #336]	@ (8005c04 <HAL_DMA_Abort_IT+0x200>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d00a      	beq.n	8005ace <HAL_DMA_Abort_IT+0xca>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a52      	ldr	r2, [pc, #328]	@ (8005c08 <HAL_DMA_Abort_IT+0x204>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d102      	bne.n	8005ac8 <HAL_DMA_Abort_IT+0xc4>
 8005ac2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005ac6:	e01b      	b.n	8005b00 <HAL_DMA_Abort_IT+0xfc>
 8005ac8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005acc:	e018      	b.n	8005b00 <HAL_DMA_Abort_IT+0xfc>
 8005ace:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005ad2:	e015      	b.n	8005b00 <HAL_DMA_Abort_IT+0xfc>
 8005ad4:	2310      	movs	r3, #16
 8005ad6:	e013      	b.n	8005b00 <HAL_DMA_Abort_IT+0xfc>
 8005ad8:	2301      	movs	r3, #1
 8005ada:	e011      	b.n	8005b00 <HAL_DMA_Abort_IT+0xfc>
 8005adc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005ae0:	e00e      	b.n	8005b00 <HAL_DMA_Abort_IT+0xfc>
 8005ae2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005ae6:	e00b      	b.n	8005b00 <HAL_DMA_Abort_IT+0xfc>
 8005ae8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005aec:	e008      	b.n	8005b00 <HAL_DMA_Abort_IT+0xfc>
 8005aee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005af2:	e005      	b.n	8005b00 <HAL_DMA_Abort_IT+0xfc>
 8005af4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005af8:	e002      	b.n	8005b00 <HAL_DMA_Abort_IT+0xfc>
 8005afa:	2310      	movs	r3, #16
 8005afc:	e000      	b.n	8005b00 <HAL_DMA_Abort_IT+0xfc>
 8005afe:	2301      	movs	r3, #1
 8005b00:	4a42      	ldr	r2, [pc, #264]	@ (8005c0c <HAL_DMA_Abort_IT+0x208>)
 8005b02:	6053      	str	r3, [r2, #4]
 8005b04:	e057      	b.n	8005bb6 <HAL_DMA_Abort_IT+0x1b2>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a36      	ldr	r2, [pc, #216]	@ (8005be4 <HAL_DMA_Abort_IT+0x1e0>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d04f      	beq.n	8005bb0 <HAL_DMA_Abort_IT+0x1ac>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a34      	ldr	r2, [pc, #208]	@ (8005be8 <HAL_DMA_Abort_IT+0x1e4>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d048      	beq.n	8005bac <HAL_DMA_Abort_IT+0x1a8>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4a33      	ldr	r2, [pc, #204]	@ (8005bec <HAL_DMA_Abort_IT+0x1e8>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d040      	beq.n	8005ba6 <HAL_DMA_Abort_IT+0x1a2>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4a31      	ldr	r2, [pc, #196]	@ (8005bf0 <HAL_DMA_Abort_IT+0x1ec>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d038      	beq.n	8005ba0 <HAL_DMA_Abort_IT+0x19c>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4a30      	ldr	r2, [pc, #192]	@ (8005bf4 <HAL_DMA_Abort_IT+0x1f0>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d030      	beq.n	8005b9a <HAL_DMA_Abort_IT+0x196>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4a2e      	ldr	r2, [pc, #184]	@ (8005bf8 <HAL_DMA_Abort_IT+0x1f4>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d028      	beq.n	8005b94 <HAL_DMA_Abort_IT+0x190>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a26      	ldr	r2, [pc, #152]	@ (8005be0 <HAL_DMA_Abort_IT+0x1dc>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d020      	beq.n	8005b8e <HAL_DMA_Abort_IT+0x18a>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a2a      	ldr	r2, [pc, #168]	@ (8005bfc <HAL_DMA_Abort_IT+0x1f8>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d019      	beq.n	8005b8a <HAL_DMA_Abort_IT+0x186>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4a29      	ldr	r2, [pc, #164]	@ (8005c00 <HAL_DMA_Abort_IT+0x1fc>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d012      	beq.n	8005b86 <HAL_DMA_Abort_IT+0x182>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a27      	ldr	r2, [pc, #156]	@ (8005c04 <HAL_DMA_Abort_IT+0x200>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d00a      	beq.n	8005b80 <HAL_DMA_Abort_IT+0x17c>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	4a26      	ldr	r2, [pc, #152]	@ (8005c08 <HAL_DMA_Abort_IT+0x204>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d102      	bne.n	8005b7a <HAL_DMA_Abort_IT+0x176>
 8005b74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005b78:	e01b      	b.n	8005bb2 <HAL_DMA_Abort_IT+0x1ae>
 8005b7a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005b7e:	e018      	b.n	8005bb2 <HAL_DMA_Abort_IT+0x1ae>
 8005b80:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005b84:	e015      	b.n	8005bb2 <HAL_DMA_Abort_IT+0x1ae>
 8005b86:	2310      	movs	r3, #16
 8005b88:	e013      	b.n	8005bb2 <HAL_DMA_Abort_IT+0x1ae>
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e011      	b.n	8005bb2 <HAL_DMA_Abort_IT+0x1ae>
 8005b8e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005b92:	e00e      	b.n	8005bb2 <HAL_DMA_Abort_IT+0x1ae>
 8005b94:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005b98:	e00b      	b.n	8005bb2 <HAL_DMA_Abort_IT+0x1ae>
 8005b9a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005b9e:	e008      	b.n	8005bb2 <HAL_DMA_Abort_IT+0x1ae>
 8005ba0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005ba4:	e005      	b.n	8005bb2 <HAL_DMA_Abort_IT+0x1ae>
 8005ba6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005baa:	e002      	b.n	8005bb2 <HAL_DMA_Abort_IT+0x1ae>
 8005bac:	2310      	movs	r3, #16
 8005bae:	e000      	b.n	8005bb2 <HAL_DMA_Abort_IT+0x1ae>
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	4a17      	ldr	r2, [pc, #92]	@ (8005c10 <HAL_DMA_Abort_IT+0x20c>)
 8005bb4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2201      	movs	r2, #1
 8005bba:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d003      	beq.n	8005bd6 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	4798      	blx	r3
    } 
  }
  return status;
 8005bd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	3710      	adds	r7, #16
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}
 8005be0:	40020080 	.word	0x40020080
 8005be4:	40020008 	.word	0x40020008
 8005be8:	4002001c 	.word	0x4002001c
 8005bec:	40020030 	.word	0x40020030
 8005bf0:	40020044 	.word	0x40020044
 8005bf4:	40020058 	.word	0x40020058
 8005bf8:	4002006c 	.word	0x4002006c
 8005bfc:	40020408 	.word	0x40020408
 8005c00:	4002041c 	.word	0x4002041c
 8005c04:	40020430 	.word	0x40020430
 8005c08:	40020444 	.word	0x40020444
 8005c0c:	40020400 	.word	0x40020400
 8005c10:	40020000 	.word	0x40020000

08005c14 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b084      	sub	sp, #16
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c30:	2204      	movs	r2, #4
 8005c32:	409a      	lsls	r2, r3
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	4013      	ands	r3, r2
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	f000 80f1 	beq.w	8005e20 <HAL_DMA_IRQHandler+0x20c>
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	f003 0304 	and.w	r3, r3, #4
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	f000 80eb 	beq.w	8005e20 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f003 0320 	and.w	r3, r3, #32
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d107      	bne.n	8005c68 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	681a      	ldr	r2, [r3, #0]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f022 0204 	bic.w	r2, r2, #4
 8005c66:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	461a      	mov	r2, r3
 8005c6e:	4b5f      	ldr	r3, [pc, #380]	@ (8005dec <HAL_DMA_IRQHandler+0x1d8>)
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d958      	bls.n	8005d26 <HAL_DMA_IRQHandler+0x112>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4a5d      	ldr	r2, [pc, #372]	@ (8005df0 <HAL_DMA_IRQHandler+0x1dc>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d04f      	beq.n	8005d1e <HAL_DMA_IRQHandler+0x10a>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4a5c      	ldr	r2, [pc, #368]	@ (8005df4 <HAL_DMA_IRQHandler+0x1e0>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d048      	beq.n	8005d1a <HAL_DMA_IRQHandler+0x106>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a5a      	ldr	r2, [pc, #360]	@ (8005df8 <HAL_DMA_IRQHandler+0x1e4>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d040      	beq.n	8005d14 <HAL_DMA_IRQHandler+0x100>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a59      	ldr	r2, [pc, #356]	@ (8005dfc <HAL_DMA_IRQHandler+0x1e8>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d038      	beq.n	8005d0e <HAL_DMA_IRQHandler+0xfa>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a57      	ldr	r2, [pc, #348]	@ (8005e00 <HAL_DMA_IRQHandler+0x1ec>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d030      	beq.n	8005d08 <HAL_DMA_IRQHandler+0xf4>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a56      	ldr	r2, [pc, #344]	@ (8005e04 <HAL_DMA_IRQHandler+0x1f0>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d028      	beq.n	8005d02 <HAL_DMA_IRQHandler+0xee>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a4d      	ldr	r2, [pc, #308]	@ (8005dec <HAL_DMA_IRQHandler+0x1d8>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d020      	beq.n	8005cfc <HAL_DMA_IRQHandler+0xe8>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a52      	ldr	r2, [pc, #328]	@ (8005e08 <HAL_DMA_IRQHandler+0x1f4>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d019      	beq.n	8005cf8 <HAL_DMA_IRQHandler+0xe4>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a50      	ldr	r2, [pc, #320]	@ (8005e0c <HAL_DMA_IRQHandler+0x1f8>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d012      	beq.n	8005cf4 <HAL_DMA_IRQHandler+0xe0>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a4f      	ldr	r2, [pc, #316]	@ (8005e10 <HAL_DMA_IRQHandler+0x1fc>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d00a      	beq.n	8005cee <HAL_DMA_IRQHandler+0xda>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a4d      	ldr	r2, [pc, #308]	@ (8005e14 <HAL_DMA_IRQHandler+0x200>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d102      	bne.n	8005ce8 <HAL_DMA_IRQHandler+0xd4>
 8005ce2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005ce6:	e01b      	b.n	8005d20 <HAL_DMA_IRQHandler+0x10c>
 8005ce8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005cec:	e018      	b.n	8005d20 <HAL_DMA_IRQHandler+0x10c>
 8005cee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005cf2:	e015      	b.n	8005d20 <HAL_DMA_IRQHandler+0x10c>
 8005cf4:	2340      	movs	r3, #64	@ 0x40
 8005cf6:	e013      	b.n	8005d20 <HAL_DMA_IRQHandler+0x10c>
 8005cf8:	2304      	movs	r3, #4
 8005cfa:	e011      	b.n	8005d20 <HAL_DMA_IRQHandler+0x10c>
 8005cfc:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8005d00:	e00e      	b.n	8005d20 <HAL_DMA_IRQHandler+0x10c>
 8005d02:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005d06:	e00b      	b.n	8005d20 <HAL_DMA_IRQHandler+0x10c>
 8005d08:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005d0c:	e008      	b.n	8005d20 <HAL_DMA_IRQHandler+0x10c>
 8005d0e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005d12:	e005      	b.n	8005d20 <HAL_DMA_IRQHandler+0x10c>
 8005d14:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005d18:	e002      	b.n	8005d20 <HAL_DMA_IRQHandler+0x10c>
 8005d1a:	2340      	movs	r3, #64	@ 0x40
 8005d1c:	e000      	b.n	8005d20 <HAL_DMA_IRQHandler+0x10c>
 8005d1e:	2304      	movs	r3, #4
 8005d20:	4a3d      	ldr	r2, [pc, #244]	@ (8005e18 <HAL_DMA_IRQHandler+0x204>)
 8005d22:	6053      	str	r3, [r2, #4]
 8005d24:	e057      	b.n	8005dd6 <HAL_DMA_IRQHandler+0x1c2>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a31      	ldr	r2, [pc, #196]	@ (8005df0 <HAL_DMA_IRQHandler+0x1dc>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d04f      	beq.n	8005dd0 <HAL_DMA_IRQHandler+0x1bc>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a2f      	ldr	r2, [pc, #188]	@ (8005df4 <HAL_DMA_IRQHandler+0x1e0>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d048      	beq.n	8005dcc <HAL_DMA_IRQHandler+0x1b8>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a2e      	ldr	r2, [pc, #184]	@ (8005df8 <HAL_DMA_IRQHandler+0x1e4>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d040      	beq.n	8005dc6 <HAL_DMA_IRQHandler+0x1b2>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a2c      	ldr	r2, [pc, #176]	@ (8005dfc <HAL_DMA_IRQHandler+0x1e8>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d038      	beq.n	8005dc0 <HAL_DMA_IRQHandler+0x1ac>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4a2b      	ldr	r2, [pc, #172]	@ (8005e00 <HAL_DMA_IRQHandler+0x1ec>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d030      	beq.n	8005dba <HAL_DMA_IRQHandler+0x1a6>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a29      	ldr	r2, [pc, #164]	@ (8005e04 <HAL_DMA_IRQHandler+0x1f0>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d028      	beq.n	8005db4 <HAL_DMA_IRQHandler+0x1a0>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a21      	ldr	r2, [pc, #132]	@ (8005dec <HAL_DMA_IRQHandler+0x1d8>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d020      	beq.n	8005dae <HAL_DMA_IRQHandler+0x19a>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a25      	ldr	r2, [pc, #148]	@ (8005e08 <HAL_DMA_IRQHandler+0x1f4>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d019      	beq.n	8005daa <HAL_DMA_IRQHandler+0x196>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a24      	ldr	r2, [pc, #144]	@ (8005e0c <HAL_DMA_IRQHandler+0x1f8>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d012      	beq.n	8005da6 <HAL_DMA_IRQHandler+0x192>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a22      	ldr	r2, [pc, #136]	@ (8005e10 <HAL_DMA_IRQHandler+0x1fc>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d00a      	beq.n	8005da0 <HAL_DMA_IRQHandler+0x18c>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	4a21      	ldr	r2, [pc, #132]	@ (8005e14 <HAL_DMA_IRQHandler+0x200>)
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d102      	bne.n	8005d9a <HAL_DMA_IRQHandler+0x186>
 8005d94:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005d98:	e01b      	b.n	8005dd2 <HAL_DMA_IRQHandler+0x1be>
 8005d9a:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005d9e:	e018      	b.n	8005dd2 <HAL_DMA_IRQHandler+0x1be>
 8005da0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005da4:	e015      	b.n	8005dd2 <HAL_DMA_IRQHandler+0x1be>
 8005da6:	2340      	movs	r3, #64	@ 0x40
 8005da8:	e013      	b.n	8005dd2 <HAL_DMA_IRQHandler+0x1be>
 8005daa:	2304      	movs	r3, #4
 8005dac:	e011      	b.n	8005dd2 <HAL_DMA_IRQHandler+0x1be>
 8005dae:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8005db2:	e00e      	b.n	8005dd2 <HAL_DMA_IRQHandler+0x1be>
 8005db4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005db8:	e00b      	b.n	8005dd2 <HAL_DMA_IRQHandler+0x1be>
 8005dba:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005dbe:	e008      	b.n	8005dd2 <HAL_DMA_IRQHandler+0x1be>
 8005dc0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005dc4:	e005      	b.n	8005dd2 <HAL_DMA_IRQHandler+0x1be>
 8005dc6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005dca:	e002      	b.n	8005dd2 <HAL_DMA_IRQHandler+0x1be>
 8005dcc:	2340      	movs	r3, #64	@ 0x40
 8005dce:	e000      	b.n	8005dd2 <HAL_DMA_IRQHandler+0x1be>
 8005dd0:	2304      	movs	r3, #4
 8005dd2:	4a12      	ldr	r2, [pc, #72]	@ (8005e1c <HAL_DMA_IRQHandler+0x208>)
 8005dd4:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	f000 8136 	beq.w	800604c <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8005de8:	e130      	b.n	800604c <HAL_DMA_IRQHandler+0x438>
 8005dea:	bf00      	nop
 8005dec:	40020080 	.word	0x40020080
 8005df0:	40020008 	.word	0x40020008
 8005df4:	4002001c 	.word	0x4002001c
 8005df8:	40020030 	.word	0x40020030
 8005dfc:	40020044 	.word	0x40020044
 8005e00:	40020058 	.word	0x40020058
 8005e04:	4002006c 	.word	0x4002006c
 8005e08:	40020408 	.word	0x40020408
 8005e0c:	4002041c 	.word	0x4002041c
 8005e10:	40020430 	.word	0x40020430
 8005e14:	40020444 	.word	0x40020444
 8005e18:	40020400 	.word	0x40020400
 8005e1c:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e24:	2202      	movs	r2, #2
 8005e26:	409a      	lsls	r2, r3
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	4013      	ands	r3, r2
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	f000 80dd 	beq.w	8005fec <HAL_DMA_IRQHandler+0x3d8>
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	f003 0302 	and.w	r3, r3, #2
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	f000 80d7 	beq.w	8005fec <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f003 0320 	and.w	r3, r3, #32
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d10b      	bne.n	8005e64 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f022 020a 	bic.w	r2, r2, #10
 8005e5a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2201      	movs	r2, #1
 8005e60:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	461a      	mov	r2, r3
 8005e6a:	4b7b      	ldr	r3, [pc, #492]	@ (8006058 <HAL_DMA_IRQHandler+0x444>)
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d958      	bls.n	8005f22 <HAL_DMA_IRQHandler+0x30e>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a79      	ldr	r2, [pc, #484]	@ (800605c <HAL_DMA_IRQHandler+0x448>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d04f      	beq.n	8005f1a <HAL_DMA_IRQHandler+0x306>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a78      	ldr	r2, [pc, #480]	@ (8006060 <HAL_DMA_IRQHandler+0x44c>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d048      	beq.n	8005f16 <HAL_DMA_IRQHandler+0x302>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a76      	ldr	r2, [pc, #472]	@ (8006064 <HAL_DMA_IRQHandler+0x450>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d040      	beq.n	8005f10 <HAL_DMA_IRQHandler+0x2fc>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a75      	ldr	r2, [pc, #468]	@ (8006068 <HAL_DMA_IRQHandler+0x454>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d038      	beq.n	8005f0a <HAL_DMA_IRQHandler+0x2f6>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a73      	ldr	r2, [pc, #460]	@ (800606c <HAL_DMA_IRQHandler+0x458>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d030      	beq.n	8005f04 <HAL_DMA_IRQHandler+0x2f0>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a72      	ldr	r2, [pc, #456]	@ (8006070 <HAL_DMA_IRQHandler+0x45c>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d028      	beq.n	8005efe <HAL_DMA_IRQHandler+0x2ea>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a69      	ldr	r2, [pc, #420]	@ (8006058 <HAL_DMA_IRQHandler+0x444>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d020      	beq.n	8005ef8 <HAL_DMA_IRQHandler+0x2e4>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a6e      	ldr	r2, [pc, #440]	@ (8006074 <HAL_DMA_IRQHandler+0x460>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d019      	beq.n	8005ef4 <HAL_DMA_IRQHandler+0x2e0>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a6c      	ldr	r2, [pc, #432]	@ (8006078 <HAL_DMA_IRQHandler+0x464>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d012      	beq.n	8005ef0 <HAL_DMA_IRQHandler+0x2dc>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a6b      	ldr	r2, [pc, #428]	@ (800607c <HAL_DMA_IRQHandler+0x468>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d00a      	beq.n	8005eea <HAL_DMA_IRQHandler+0x2d6>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a69      	ldr	r2, [pc, #420]	@ (8006080 <HAL_DMA_IRQHandler+0x46c>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d102      	bne.n	8005ee4 <HAL_DMA_IRQHandler+0x2d0>
 8005ede:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005ee2:	e01b      	b.n	8005f1c <HAL_DMA_IRQHandler+0x308>
 8005ee4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005ee8:	e018      	b.n	8005f1c <HAL_DMA_IRQHandler+0x308>
 8005eea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005eee:	e015      	b.n	8005f1c <HAL_DMA_IRQHandler+0x308>
 8005ef0:	2320      	movs	r3, #32
 8005ef2:	e013      	b.n	8005f1c <HAL_DMA_IRQHandler+0x308>
 8005ef4:	2302      	movs	r3, #2
 8005ef6:	e011      	b.n	8005f1c <HAL_DMA_IRQHandler+0x308>
 8005ef8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005efc:	e00e      	b.n	8005f1c <HAL_DMA_IRQHandler+0x308>
 8005efe:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8005f02:	e00b      	b.n	8005f1c <HAL_DMA_IRQHandler+0x308>
 8005f04:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005f08:	e008      	b.n	8005f1c <HAL_DMA_IRQHandler+0x308>
 8005f0a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005f0e:	e005      	b.n	8005f1c <HAL_DMA_IRQHandler+0x308>
 8005f10:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005f14:	e002      	b.n	8005f1c <HAL_DMA_IRQHandler+0x308>
 8005f16:	2320      	movs	r3, #32
 8005f18:	e000      	b.n	8005f1c <HAL_DMA_IRQHandler+0x308>
 8005f1a:	2302      	movs	r3, #2
 8005f1c:	4a59      	ldr	r2, [pc, #356]	@ (8006084 <HAL_DMA_IRQHandler+0x470>)
 8005f1e:	6053      	str	r3, [r2, #4]
 8005f20:	e057      	b.n	8005fd2 <HAL_DMA_IRQHandler+0x3be>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a4d      	ldr	r2, [pc, #308]	@ (800605c <HAL_DMA_IRQHandler+0x448>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d04f      	beq.n	8005fcc <HAL_DMA_IRQHandler+0x3b8>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a4b      	ldr	r2, [pc, #300]	@ (8006060 <HAL_DMA_IRQHandler+0x44c>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d048      	beq.n	8005fc8 <HAL_DMA_IRQHandler+0x3b4>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a4a      	ldr	r2, [pc, #296]	@ (8006064 <HAL_DMA_IRQHandler+0x450>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d040      	beq.n	8005fc2 <HAL_DMA_IRQHandler+0x3ae>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a48      	ldr	r2, [pc, #288]	@ (8006068 <HAL_DMA_IRQHandler+0x454>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d038      	beq.n	8005fbc <HAL_DMA_IRQHandler+0x3a8>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a47      	ldr	r2, [pc, #284]	@ (800606c <HAL_DMA_IRQHandler+0x458>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d030      	beq.n	8005fb6 <HAL_DMA_IRQHandler+0x3a2>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4a45      	ldr	r2, [pc, #276]	@ (8006070 <HAL_DMA_IRQHandler+0x45c>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d028      	beq.n	8005fb0 <HAL_DMA_IRQHandler+0x39c>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4a3d      	ldr	r2, [pc, #244]	@ (8006058 <HAL_DMA_IRQHandler+0x444>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d020      	beq.n	8005faa <HAL_DMA_IRQHandler+0x396>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a41      	ldr	r2, [pc, #260]	@ (8006074 <HAL_DMA_IRQHandler+0x460>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d019      	beq.n	8005fa6 <HAL_DMA_IRQHandler+0x392>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a40      	ldr	r2, [pc, #256]	@ (8006078 <HAL_DMA_IRQHandler+0x464>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d012      	beq.n	8005fa2 <HAL_DMA_IRQHandler+0x38e>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a3e      	ldr	r2, [pc, #248]	@ (800607c <HAL_DMA_IRQHandler+0x468>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d00a      	beq.n	8005f9c <HAL_DMA_IRQHandler+0x388>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a3d      	ldr	r2, [pc, #244]	@ (8006080 <HAL_DMA_IRQHandler+0x46c>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d102      	bne.n	8005f96 <HAL_DMA_IRQHandler+0x382>
 8005f90:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005f94:	e01b      	b.n	8005fce <HAL_DMA_IRQHandler+0x3ba>
 8005f96:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005f9a:	e018      	b.n	8005fce <HAL_DMA_IRQHandler+0x3ba>
 8005f9c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005fa0:	e015      	b.n	8005fce <HAL_DMA_IRQHandler+0x3ba>
 8005fa2:	2320      	movs	r3, #32
 8005fa4:	e013      	b.n	8005fce <HAL_DMA_IRQHandler+0x3ba>
 8005fa6:	2302      	movs	r3, #2
 8005fa8:	e011      	b.n	8005fce <HAL_DMA_IRQHandler+0x3ba>
 8005faa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005fae:	e00e      	b.n	8005fce <HAL_DMA_IRQHandler+0x3ba>
 8005fb0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8005fb4:	e00b      	b.n	8005fce <HAL_DMA_IRQHandler+0x3ba>
 8005fb6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005fba:	e008      	b.n	8005fce <HAL_DMA_IRQHandler+0x3ba>
 8005fbc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005fc0:	e005      	b.n	8005fce <HAL_DMA_IRQHandler+0x3ba>
 8005fc2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005fc6:	e002      	b.n	8005fce <HAL_DMA_IRQHandler+0x3ba>
 8005fc8:	2320      	movs	r3, #32
 8005fca:	e000      	b.n	8005fce <HAL_DMA_IRQHandler+0x3ba>
 8005fcc:	2302      	movs	r3, #2
 8005fce:	4a2e      	ldr	r2, [pc, #184]	@ (8006088 <HAL_DMA_IRQHandler+0x474>)
 8005fd0:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d034      	beq.n	800604c <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005fea:	e02f      	b.n	800604c <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ff0:	2208      	movs	r2, #8
 8005ff2:	409a      	lsls	r2, r3
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	4013      	ands	r3, r2
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d028      	beq.n	800604e <HAL_DMA_IRQHandler+0x43a>
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	f003 0308 	and.w	r3, r3, #8
 8006002:	2b00      	cmp	r3, #0
 8006004:	d023      	beq.n	800604e <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f022 020e 	bic.w	r2, r2, #14
 8006014:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800601e:	2101      	movs	r1, #1
 8006020:	fa01 f202 	lsl.w	r2, r1, r2
 8006024:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2201      	movs	r2, #1
 800602a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2201      	movs	r2, #1
 8006030:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2200      	movs	r2, #0
 8006038:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006040:	2b00      	cmp	r3, #0
 8006042:	d004      	beq.n	800604e <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006048:	6878      	ldr	r0, [r7, #4]
 800604a:	4798      	blx	r3
    }
  }
  return;
 800604c:	bf00      	nop
 800604e:	bf00      	nop
}
 8006050:	3710      	adds	r7, #16
 8006052:	46bd      	mov	sp, r7
 8006054:	bd80      	pop	{r7, pc}
 8006056:	bf00      	nop
 8006058:	40020080 	.word	0x40020080
 800605c:	40020008 	.word	0x40020008
 8006060:	4002001c 	.word	0x4002001c
 8006064:	40020030 	.word	0x40020030
 8006068:	40020044 	.word	0x40020044
 800606c:	40020058 	.word	0x40020058
 8006070:	4002006c 	.word	0x4002006c
 8006074:	40020408 	.word	0x40020408
 8006078:	4002041c 	.word	0x4002041c
 800607c:	40020430 	.word	0x40020430
 8006080:	40020444 	.word	0x40020444
 8006084:	40020400 	.word	0x40020400
 8006088:	40020000 	.word	0x40020000

0800608c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800608c:	b480      	push	{r7}
 800608e:	b085      	sub	sp, #20
 8006090:	af00      	add	r7, sp, #0
 8006092:	60f8      	str	r0, [r7, #12]
 8006094:	60b9      	str	r1, [r7, #8]
 8006096:	607a      	str	r2, [r7, #4]
 8006098:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060a2:	2101      	movs	r1, #1
 80060a4:	fa01 f202 	lsl.w	r2, r1, r2
 80060a8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	683a      	ldr	r2, [r7, #0]
 80060b0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	2b10      	cmp	r3, #16
 80060b8:	d108      	bne.n	80060cc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	687a      	ldr	r2, [r7, #4]
 80060c0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	68ba      	ldr	r2, [r7, #8]
 80060c8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80060ca:	e007      	b.n	80060dc <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	68ba      	ldr	r2, [r7, #8]
 80060d2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	687a      	ldr	r2, [r7, #4]
 80060da:	60da      	str	r2, [r3, #12]
}
 80060dc:	bf00      	nop
 80060de:	3714      	adds	r7, #20
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bc80      	pop	{r7}
 80060e4:	4770      	bx	lr
	...

080060e8 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80060e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060ea:	b087      	sub	sp, #28
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	60f8      	str	r0, [r7, #12]
 80060f0:	60b9      	str	r1, [r7, #8]
 80060f2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 80060fa:	2300      	movs	r3, #0
 80060fc:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 80060fe:	2300      	movs	r3, #0
 8006100:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006102:	4b3d      	ldr	r3, [pc, #244]	@ (80061f8 <HAL_FLASH_Program+0x110>)
 8006104:	7e1b      	ldrb	r3, [r3, #24]
 8006106:	2b01      	cmp	r3, #1
 8006108:	d101      	bne.n	800610e <HAL_FLASH_Program+0x26>
 800610a:	2302      	movs	r3, #2
 800610c:	e070      	b.n	80061f0 <HAL_FLASH_Program+0x108>
 800610e:	4b3a      	ldr	r3, [pc, #232]	@ (80061f8 <HAL_FLASH_Program+0x110>)
 8006110:	2201      	movs	r2, #1
 8006112:	761a      	strb	r2, [r3, #24]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	4a39      	ldr	r2, [pc, #228]	@ (80061fc <HAL_FLASH_Program+0x114>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d806      	bhi.n	800612a <HAL_FLASH_Program+0x42>
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800611c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006120:	f000 f8e8 	bl	80062f4 <FLASH_WaitForLastOperation>
 8006124:	4603      	mov	r3, r0
 8006126:	75fb      	strb	r3, [r7, #23]
 8006128:	e005      	b.n	8006136 <HAL_FLASH_Program+0x4e>
#if defined(FLASH_BANK2_END)
  }
  else
  {
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
 800612a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800612e:	f000 f927 	bl	8006380 <FLASH_WaitForLastOperationBank2>
 8006132:	4603      	mov	r3, r0
 8006134:	75fb      	strb	r3, [r7, #23]
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8006136:	7dfb      	ldrb	r3, [r7, #23]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d155      	bne.n	80061e8 <HAL_FLASH_Program+0x100>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2b01      	cmp	r3, #1
 8006140:	d102      	bne.n	8006148 <HAL_FLASH_Program+0x60>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8006142:	2301      	movs	r3, #1
 8006144:	757b      	strb	r3, [r7, #21]
 8006146:	e007      	b.n	8006158 <HAL_FLASH_Program+0x70>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	2b02      	cmp	r3, #2
 800614c:	d102      	bne.n	8006154 <HAL_FLASH_Program+0x6c>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 800614e:	2302      	movs	r3, #2
 8006150:	757b      	strb	r3, [r7, #21]
 8006152:	e001      	b.n	8006158 <HAL_FLASH_Program+0x70>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8006154:	2304      	movs	r3, #4
 8006156:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8006158:	2300      	movs	r3, #0
 800615a:	75bb      	strb	r3, [r7, #22]
 800615c:	e03e      	b.n	80061dc <HAL_FLASH_Program+0xf4>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 800615e:	7dbb      	ldrb	r3, [r7, #22]
 8006160:	005a      	lsls	r2, r3, #1
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	eb02 0c03 	add.w	ip, r2, r3
 8006168:	7dbb      	ldrb	r3, [r7, #22]
 800616a:	0119      	lsls	r1, r3, #4
 800616c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006170:	f1c1 0620 	rsb	r6, r1, #32
 8006174:	f1a1 0020 	sub.w	r0, r1, #32
 8006178:	fa22 f401 	lsr.w	r4, r2, r1
 800617c:	fa03 f606 	lsl.w	r6, r3, r6
 8006180:	4334      	orrs	r4, r6
 8006182:	fa23 f000 	lsr.w	r0, r3, r0
 8006186:	4304      	orrs	r4, r0
 8006188:	fa23 f501 	lsr.w	r5, r3, r1
 800618c:	b2a3      	uxth	r3, r4
 800618e:	4619      	mov	r1, r3
 8006190:	4660      	mov	r0, ip
 8006192:	f000 f887 	bl	80062a4 <FLASH_Program_HalfWord>

#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	4a18      	ldr	r2, [pc, #96]	@ (80061fc <HAL_FLASH_Program+0x114>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d80c      	bhi.n	80061b8 <HAL_FLASH_Program+0xd0>
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800619e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80061a2:	f000 f8a7 	bl	80062f4 <FLASH_WaitForLastOperation>
 80061a6:	4603      	mov	r3, r0
 80061a8:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80061aa:	4b15      	ldr	r3, [pc, #84]	@ (8006200 <HAL_FLASH_Program+0x118>)
 80061ac:	691b      	ldr	r3, [r3, #16]
 80061ae:	4a14      	ldr	r2, [pc, #80]	@ (8006200 <HAL_FLASH_Program+0x118>)
 80061b0:	f023 0301 	bic.w	r3, r3, #1
 80061b4:	6113      	str	r3, [r2, #16]
 80061b6:	e00b      	b.n	80061d0 <HAL_FLASH_Program+0xe8>
#if defined(FLASH_BANK2_END)
      }
      else
      {
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
 80061b8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80061bc:	f000 f8e0 	bl	8006380 <FLASH_WaitForLastOperationBank2>
 80061c0:	4603      	mov	r3, r0
 80061c2:	75fb      	strb	r3, [r7, #23]
        
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
 80061c4:	4b0e      	ldr	r3, [pc, #56]	@ (8006200 <HAL_FLASH_Program+0x118>)
 80061c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061c8:	4a0d      	ldr	r2, [pc, #52]	@ (8006200 <HAL_FLASH_Program+0x118>)
 80061ca:	f023 0301 	bic.w	r3, r3, #1
 80061ce:	6513      	str	r3, [r2, #80]	@ 0x50
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 80061d0:	7dfb      	ldrb	r3, [r7, #23]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d107      	bne.n	80061e6 <HAL_FLASH_Program+0xfe>
    for (index = 0U; index < nbiterations; index++)
 80061d6:	7dbb      	ldrb	r3, [r7, #22]
 80061d8:	3301      	adds	r3, #1
 80061da:	75bb      	strb	r3, [r7, #22]
 80061dc:	7dba      	ldrb	r2, [r7, #22]
 80061de:	7d7b      	ldrb	r3, [r7, #21]
 80061e0:	429a      	cmp	r2, r3
 80061e2:	d3bc      	bcc.n	800615e <HAL_FLASH_Program+0x76>
 80061e4:	e000      	b.n	80061e8 <HAL_FLASH_Program+0x100>
      {
        break;
 80061e6:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80061e8:	4b03      	ldr	r3, [pc, #12]	@ (80061f8 <HAL_FLASH_Program+0x110>)
 80061ea:	2200      	movs	r2, #0
 80061ec:	761a      	strb	r2, [r3, #24]

  return status;
 80061ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	371c      	adds	r7, #28
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061f8:	20000810 	.word	0x20000810
 80061fc:	0807ffff 	.word	0x0807ffff
 8006200:	40022000 	.word	0x40022000

08006204 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8006204:	b480      	push	{r7}
 8006206:	b083      	sub	sp, #12
 8006208:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800620a:	2300      	movs	r3, #0
 800620c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800620e:	4b17      	ldr	r3, [pc, #92]	@ (800626c <HAL_FLASH_Unlock+0x68>)
 8006210:	691b      	ldr	r3, [r3, #16]
 8006212:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006216:	2b00      	cmp	r3, #0
 8006218:	d00d      	beq.n	8006236 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800621a:	4b14      	ldr	r3, [pc, #80]	@ (800626c <HAL_FLASH_Unlock+0x68>)
 800621c:	4a14      	ldr	r2, [pc, #80]	@ (8006270 <HAL_FLASH_Unlock+0x6c>)
 800621e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8006220:	4b12      	ldr	r3, [pc, #72]	@ (800626c <HAL_FLASH_Unlock+0x68>)
 8006222:	4a14      	ldr	r2, [pc, #80]	@ (8006274 <HAL_FLASH_Unlock+0x70>)
 8006224:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8006226:	4b11      	ldr	r3, [pc, #68]	@ (800626c <HAL_FLASH_Unlock+0x68>)
 8006228:	691b      	ldr	r3, [r3, #16]
 800622a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800622e:	2b00      	cmp	r3, #0
 8006230:	d001      	beq.n	8006236 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8006232:	2301      	movs	r3, #1
 8006234:	71fb      	strb	r3, [r7, #7]
    }
  }
#if defined(FLASH_BANK2_END)
  if(READ_BIT(FLASH->CR2, FLASH_CR2_LOCK) != RESET)
 8006236:	4b0d      	ldr	r3, [pc, #52]	@ (800626c <HAL_FLASH_Unlock+0x68>)
 8006238:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800623a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800623e:	2b00      	cmp	r3, #0
 8006240:	d00d      	beq.n	800625e <HAL_FLASH_Unlock+0x5a>
  {
    /* Authorize the FLASH BANK2 Registers access */
    WRITE_REG(FLASH->KEYR2, FLASH_KEY1);
 8006242:	4b0a      	ldr	r3, [pc, #40]	@ (800626c <HAL_FLASH_Unlock+0x68>)
 8006244:	4a0a      	ldr	r2, [pc, #40]	@ (8006270 <HAL_FLASH_Unlock+0x6c>)
 8006246:	645a      	str	r2, [r3, #68]	@ 0x44
    WRITE_REG(FLASH->KEYR2, FLASH_KEY2);
 8006248:	4b08      	ldr	r3, [pc, #32]	@ (800626c <HAL_FLASH_Unlock+0x68>)
 800624a:	4a0a      	ldr	r2, [pc, #40]	@ (8006274 <HAL_FLASH_Unlock+0x70>)
 800624c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Verify Flash BANK2 is unlocked */
    if(READ_BIT(FLASH->CR2, FLASH_CR2_LOCK) != RESET)
 800624e:	4b07      	ldr	r3, [pc, #28]	@ (800626c <HAL_FLASH_Unlock+0x68>)
 8006250:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006252:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006256:	2b00      	cmp	r3, #0
 8006258:	d001      	beq.n	800625e <HAL_FLASH_Unlock+0x5a>
    {
      status = HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	71fb      	strb	r3, [r7, #7]
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 800625e:	79fb      	ldrb	r3, [r7, #7]
}
 8006260:	4618      	mov	r0, r3
 8006262:	370c      	adds	r7, #12
 8006264:	46bd      	mov	sp, r7
 8006266:	bc80      	pop	{r7}
 8006268:	4770      	bx	lr
 800626a:	bf00      	nop
 800626c:	40022000 	.word	0x40022000
 8006270:	45670123 	.word	0x45670123
 8006274:	cdef89ab 	.word	0xcdef89ab

08006278 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8006278:	b480      	push	{r7}
 800627a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800627c:	4b08      	ldr	r3, [pc, #32]	@ (80062a0 <HAL_FLASH_Lock+0x28>)
 800627e:	691b      	ldr	r3, [r3, #16]
 8006280:	4a07      	ldr	r2, [pc, #28]	@ (80062a0 <HAL_FLASH_Lock+0x28>)
 8006282:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006286:	6113      	str	r3, [r2, #16]
  
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);
 8006288:	4b05      	ldr	r3, [pc, #20]	@ (80062a0 <HAL_FLASH_Lock+0x28>)
 800628a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800628c:	4a04      	ldr	r2, [pc, #16]	@ (80062a0 <HAL_FLASH_Lock+0x28>)
 800628e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006292:	6513      	str	r3, [r2, #80]	@ 0x50

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8006294:	2300      	movs	r3, #0
}
 8006296:	4618      	mov	r0, r3
 8006298:	46bd      	mov	sp, r7
 800629a:	bc80      	pop	{r7}
 800629c:	4770      	bx	lr
 800629e:	bf00      	nop
 80062a0:	40022000 	.word	0x40022000

080062a4 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b083      	sub	sp, #12
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
 80062ac:	460b      	mov	r3, r1
 80062ae:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80062b0:	4b0d      	ldr	r3, [pc, #52]	@ (80062e8 <FLASH_Program_HalfWord+0x44>)
 80062b2:	2200      	movs	r2, #0
 80062b4:	61da      	str	r2, [r3, #28]
  
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	4a0c      	ldr	r2, [pc, #48]	@ (80062ec <FLASH_Program_HalfWord+0x48>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d806      	bhi.n	80062cc <FLASH_Program_HalfWord+0x28>
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80062be:	4b0c      	ldr	r3, [pc, #48]	@ (80062f0 <FLASH_Program_HalfWord+0x4c>)
 80062c0:	691b      	ldr	r3, [r3, #16]
 80062c2:	4a0b      	ldr	r2, [pc, #44]	@ (80062f0 <FLASH_Program_HalfWord+0x4c>)
 80062c4:	f043 0301 	orr.w	r3, r3, #1
 80062c8:	6113      	str	r3, [r2, #16]
 80062ca:	e005      	b.n	80062d8 <FLASH_Program_HalfWord+0x34>
#if defined(FLASH_BANK2_END)
  }
  else
  {
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
 80062cc:	4b08      	ldr	r3, [pc, #32]	@ (80062f0 <FLASH_Program_HalfWord+0x4c>)
 80062ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062d0:	4a07      	ldr	r2, [pc, #28]	@ (80062f0 <FLASH_Program_HalfWord+0x4c>)
 80062d2:	f043 0301 	orr.w	r3, r3, #1
 80062d6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	887a      	ldrh	r2, [r7, #2]
 80062dc:	801a      	strh	r2, [r3, #0]
}
 80062de:	bf00      	nop
 80062e0:	370c      	adds	r7, #12
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bc80      	pop	{r7}
 80062e6:	4770      	bx	lr
 80062e8:	20000810 	.word	0x20000810
 80062ec:	0807ffff 	.word	0x0807ffff
 80062f0:	40022000 	.word	0x40022000

080062f4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b084      	sub	sp, #16
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 80062fc:	f7fe fca8 	bl	8004c50 <HAL_GetTick>
 8006300:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8006302:	e010      	b.n	8006326 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800630a:	d00c      	beq.n	8006326 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d007      	beq.n	8006322 <FLASH_WaitForLastOperation+0x2e>
 8006312:	f7fe fc9d 	bl	8004c50 <HAL_GetTick>
 8006316:	4602      	mov	r2, r0
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	1ad3      	subs	r3, r2, r3
 800631c:	687a      	ldr	r2, [r7, #4]
 800631e:	429a      	cmp	r2, r3
 8006320:	d201      	bcs.n	8006326 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8006322:	2303      	movs	r3, #3
 8006324:	e025      	b.n	8006372 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8006326:	4b15      	ldr	r3, [pc, #84]	@ (800637c <FLASH_WaitForLastOperation+0x88>)
 8006328:	68db      	ldr	r3, [r3, #12]
 800632a:	f003 0301 	and.w	r3, r3, #1
 800632e:	2b00      	cmp	r3, #0
 8006330:	d1e8      	bne.n	8006304 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8006332:	4b12      	ldr	r3, [pc, #72]	@ (800637c <FLASH_WaitForLastOperation+0x88>)
 8006334:	68db      	ldr	r3, [r3, #12]
 8006336:	f003 0320 	and.w	r3, r3, #32
 800633a:	2b00      	cmp	r3, #0
 800633c:	d002      	beq.n	8006344 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800633e:	4b0f      	ldr	r3, [pc, #60]	@ (800637c <FLASH_WaitForLastOperation+0x88>)
 8006340:	2220      	movs	r2, #32
 8006342:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8006344:	4b0d      	ldr	r3, [pc, #52]	@ (800637c <FLASH_WaitForLastOperation+0x88>)
 8006346:	68db      	ldr	r3, [r3, #12]
 8006348:	f003 0310 	and.w	r3, r3, #16
 800634c:	2b00      	cmp	r3, #0
 800634e:	d10b      	bne.n	8006368 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8006350:	4b0a      	ldr	r3, [pc, #40]	@ (800637c <FLASH_WaitForLastOperation+0x88>)
 8006352:	69db      	ldr	r3, [r3, #28]
 8006354:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8006358:	2b00      	cmp	r3, #0
 800635a:	d105      	bne.n	8006368 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 800635c:	4b07      	ldr	r3, [pc, #28]	@ (800637c <FLASH_WaitForLastOperation+0x88>)
 800635e:	68db      	ldr	r3, [r3, #12]
 8006360:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8006364:	2b00      	cmp	r3, #0
 8006366:	d003      	beq.n	8006370 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8006368:	f000 f84a 	bl	8006400 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800636c:	2301      	movs	r3, #1
 800636e:	e000      	b.n	8006372 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8006370:	2300      	movs	r3, #0
}
 8006372:	4618      	mov	r0, r3
 8006374:	3710      	adds	r7, #16
 8006376:	46bd      	mov	sp, r7
 8006378:	bd80      	pop	{r7, pc}
 800637a:	bf00      	nop
 800637c:	40022000 	.word	0x40022000

08006380 <FLASH_WaitForLastOperationBank2>:
  * @brief  Wait for a FLASH BANK2 operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperationBank2(uint32_t Timeout)
{ 
 8006380:	b580      	push	{r7, lr}
 8006382:	b084      	sub	sp, #16
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH BANK2 operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH BANK2 operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8006388:	f7fe fc62 	bl	8004c50 <HAL_GetTick>
 800638c:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY_BANK2)) 
 800638e:	e010      	b.n	80063b2 <FLASH_WaitForLastOperationBank2+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006396:	d00c      	beq.n	80063b2 <FLASH_WaitForLastOperationBank2+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d007      	beq.n	80063ae <FLASH_WaitForLastOperationBank2+0x2e>
 800639e:	f7fe fc57 	bl	8004c50 <HAL_GetTick>
 80063a2:	4602      	mov	r2, r0
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	1ad3      	subs	r3, r2, r3
 80063a8:	687a      	ldr	r2, [r7, #4]
 80063aa:	429a      	cmp	r2, r3
 80063ac:	d201      	bcs.n	80063b2 <FLASH_WaitForLastOperationBank2+0x32>
      {
        return HAL_TIMEOUT;
 80063ae:	2303      	movs	r3, #3
 80063b0:	e01f      	b.n	80063f2 <FLASH_WaitForLastOperationBank2+0x72>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY_BANK2)) 
 80063b2:	4b12      	ldr	r3, [pc, #72]	@ (80063fc <FLASH_WaitForLastOperationBank2+0x7c>)
 80063b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063b6:	f003 0301 	and.w	r3, r3, #1
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d1e8      	bne.n	8006390 <FLASH_WaitForLastOperationBank2+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP_BANK2))
 80063be:	4b0f      	ldr	r3, [pc, #60]	@ (80063fc <FLASH_WaitForLastOperationBank2+0x7c>)
 80063c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063c2:	f003 0320 	and.w	r3, r3, #32
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d002      	beq.n	80063d0 <FLASH_WaitForLastOperationBank2+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP_BANK2);
 80063ca:	4b0c      	ldr	r3, [pc, #48]	@ (80063fc <FLASH_WaitForLastOperationBank2+0x7c>)
 80063cc:	2220      	movs	r2, #32
 80063ce:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
 80063d0:	4b0a      	ldr	r3, [pc, #40]	@ (80063fc <FLASH_WaitForLastOperationBank2+0x7c>)
 80063d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063d4:	f003 0310 	and.w	r3, r3, #16
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d105      	bne.n	80063e8 <FLASH_WaitForLastOperationBank2+0x68>
 80063dc:	4b07      	ldr	r3, [pc, #28]	@ (80063fc <FLASH_WaitForLastOperationBank2+0x7c>)
 80063de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063e0:	f003 0304 	and.w	r3, r3, #4
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d003      	beq.n	80063f0 <FLASH_WaitForLastOperationBank2+0x70>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80063e8:	f000 f80a 	bl	8006400 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80063ec:	2301      	movs	r3, #1
 80063ee:	e000      	b.n	80063f2 <FLASH_WaitForLastOperationBank2+0x72>
  }

  /* If there is an error flag set */
  return HAL_OK;
 80063f0:	2300      	movs	r3, #0
  
}
 80063f2:	4618      	mov	r0, r3
 80063f4:	3710      	adds	r7, #16
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}
 80063fa:	bf00      	nop
 80063fc:	40022000 	.word	0x40022000

08006400 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8006400:	b480      	push	{r7}
 8006402:	b083      	sub	sp, #12
 8006404:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8006406:	2300      	movs	r3, #0
 8006408:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
 800640a:	4b30      	ldr	r3, [pc, #192]	@ (80064cc <FLASH_SetErrorCode+0xcc>)
 800640c:	68db      	ldr	r3, [r3, #12]
 800640e:	f003 0310 	and.w	r3, r3, #16
 8006412:	2b00      	cmp	r3, #0
 8006414:	d105      	bne.n	8006422 <FLASH_SetErrorCode+0x22>
 8006416:	4b2d      	ldr	r3, [pc, #180]	@ (80064cc <FLASH_SetErrorCode+0xcc>)
 8006418:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800641a:	f003 0310 	and.w	r3, r3, #16
 800641e:	2b00      	cmp	r3, #0
 8006420:	d009      	beq.n	8006436 <FLASH_SetErrorCode+0x36>
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8006422:	4b2b      	ldr	r3, [pc, #172]	@ (80064d0 <FLASH_SetErrorCode+0xd0>)
 8006424:	69db      	ldr	r3, [r3, #28]
 8006426:	f043 0302 	orr.w	r3, r3, #2
 800642a:	4a29      	ldr	r2, [pc, #164]	@ (80064d0 <FLASH_SetErrorCode+0xd0>)
 800642c:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	f043 1310 	orr.w	r3, r3, #1048592	@ 0x100010
 8006434:	607b      	str	r3, [r7, #4]
#else
    flags |= FLASH_FLAG_WRPERR;
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
 8006436:	4b25      	ldr	r3, [pc, #148]	@ (80064cc <FLASH_SetErrorCode+0xcc>)
 8006438:	68db      	ldr	r3, [r3, #12]
 800643a:	f003 0304 	and.w	r3, r3, #4
 800643e:	2b00      	cmp	r3, #0
 8006440:	d105      	bne.n	800644e <FLASH_SetErrorCode+0x4e>
 8006442:	4b22      	ldr	r3, [pc, #136]	@ (80064cc <FLASH_SetErrorCode+0xcc>)
 8006444:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006446:	f003 0304 	and.w	r3, r3, #4
 800644a:	2b00      	cmp	r3, #0
 800644c:	d009      	beq.n	8006462 <FLASH_SetErrorCode+0x62>
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800644e:	4b20      	ldr	r3, [pc, #128]	@ (80064d0 <FLASH_SetErrorCode+0xd0>)
 8006450:	69db      	ldr	r3, [r3, #28]
 8006452:	f043 0301 	orr.w	r3, r3, #1
 8006456:	4a1e      	ldr	r2, [pc, #120]	@ (80064d0 <FLASH_SetErrorCode+0xd0>)
 8006458:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	f043 1304 	orr.w	r3, r3, #262148	@ 0x40004
 8006460:	607b      	str	r3, [r7, #4]
#else
    flags |= FLASH_FLAG_PGERR;
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8006462:	4b1a      	ldr	r3, [pc, #104]	@ (80064cc <FLASH_SetErrorCode+0xcc>)
 8006464:	69db      	ldr	r3, [r3, #28]
 8006466:	f003 0301 	and.w	r3, r3, #1
 800646a:	2b00      	cmp	r3, #0
 800646c:	d00b      	beq.n	8006486 <FLASH_SetErrorCode+0x86>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800646e:	4b18      	ldr	r3, [pc, #96]	@ (80064d0 <FLASH_SetErrorCode+0xd0>)
 8006470:	69db      	ldr	r3, [r3, #28]
 8006472:	f043 0304 	orr.w	r3, r3, #4
 8006476:	4a16      	ldr	r2, [pc, #88]	@ (80064d0 <FLASH_SetErrorCode+0xd0>)
 8006478:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800647a:	4b14      	ldr	r3, [pc, #80]	@ (80064cc <FLASH_SetErrorCode+0xcc>)
 800647c:	69db      	ldr	r3, [r3, #28]
 800647e:	4a13      	ldr	r2, [pc, #76]	@ (80064cc <FLASH_SetErrorCode+0xcc>)
 8006480:	f023 0301 	bic.w	r3, r3, #1
 8006484:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f240 1201 	movw	r2, #257	@ 0x101
 800648c:	4293      	cmp	r3, r2
 800648e:	d106      	bne.n	800649e <FLASH_SetErrorCode+0x9e>
 8006490:	4b0e      	ldr	r3, [pc, #56]	@ (80064cc <FLASH_SetErrorCode+0xcc>)
 8006492:	69db      	ldr	r3, [r3, #28]
 8006494:	4a0d      	ldr	r2, [pc, #52]	@ (80064cc <FLASH_SetErrorCode+0xcc>)
 8006496:	f023 0301 	bic.w	r3, r3, #1
 800649a:	61d3      	str	r3, [r2, #28]
}  
 800649c:	e011      	b.n	80064c2 <FLASH_SetErrorCode+0xc2>
  __HAL_FLASH_CLEAR_FLAG(flags);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	f003 0335 	and.w	r3, r3, #53	@ 0x35
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d004      	beq.n	80064b2 <FLASH_SetErrorCode+0xb2>
 80064a8:	4a08      	ldr	r2, [pc, #32]	@ (80064cc <FLASH_SetErrorCode+0xcc>)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	f003 0335 	and.w	r3, r3, #53	@ 0x35
 80064b0:	60d3      	str	r3, [r2, #12]
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	0c1b      	lsrs	r3, r3, #16
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d003      	beq.n	80064c2 <FLASH_SetErrorCode+0xc2>
 80064ba:	4a04      	ldr	r2, [pc, #16]	@ (80064cc <FLASH_SetErrorCode+0xcc>)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	0c1b      	lsrs	r3, r3, #16
 80064c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
}  
 80064c2:	bf00      	nop
 80064c4:	370c      	adds	r7, #12
 80064c6:	46bd      	mov	sp, r7
 80064c8:	bc80      	pop	{r7}
 80064ca:	4770      	bx	lr
 80064cc:	40022000 	.word	0x40022000
 80064d0:	20000810 	.word	0x20000810

080064d4 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b084      	sub	sp, #16
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
 80064dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80064de:	2301      	movs	r3, #1
 80064e0:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 80064e2:	2300      	movs	r3, #0
 80064e4:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80064e6:	4b73      	ldr	r3, [pc, #460]	@ (80066b4 <HAL_FLASHEx_Erase+0x1e0>)
 80064e8:	7e1b      	ldrb	r3, [r3, #24]
 80064ea:	2b01      	cmp	r3, #1
 80064ec:	d101      	bne.n	80064f2 <HAL_FLASHEx_Erase+0x1e>
 80064ee:	2302      	movs	r3, #2
 80064f0:	e0db      	b.n	80066aa <HAL_FLASHEx_Erase+0x1d6>
 80064f2:	4b70      	ldr	r3, [pc, #448]	@ (80066b4 <HAL_FLASHEx_Erase+0x1e0>)
 80064f4:	2201      	movs	r2, #1
 80064f6:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	2b02      	cmp	r3, #2
 80064fe:	d166      	bne.n	80065ce <HAL_FLASHEx_Erase+0xfa>
  {
#if defined(FLASH_BANK2_END)
    if (pEraseInit->Banks == FLASH_BANK_BOTH)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	2b03      	cmp	r3, #3
 8006506:	d12f      	bne.n	8006568 <HAL_FLASHEx_Erase+0x94>
    {
      /* Mass Erase requested for Bank1 and Bank2 */
      /* Wait for last operation to be completed */
      if ((FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK) && \
 8006508:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800650c:	f7ff fef2 	bl	80062f4 <FLASH_WaitForLastOperation>
 8006510:	4603      	mov	r3, r0
 8006512:	2b00      	cmp	r3, #0
 8006514:	f040 80c5 	bne.w	80066a2 <HAL_FLASHEx_Erase+0x1ce>
          (FLASH_WaitForLastOperationBank2((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK))
 8006518:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800651c:	f7ff ff30 	bl	8006380 <FLASH_WaitForLastOperationBank2>
 8006520:	4603      	mov	r3, r0
      if ((FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK) && \
 8006522:	2b00      	cmp	r3, #0
 8006524:	f040 80bd 	bne.w	80066a2 <HAL_FLASHEx_Erase+0x1ce>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_BOTH);
 8006528:	2003      	movs	r0, #3
 800652a:	f000 f8c9 	bl	80066c0 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        if ((FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK) && \
 800652e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006532:	f7ff fedf 	bl	80062f4 <FLASH_WaitForLastOperation>
 8006536:	4603      	mov	r3, r0
 8006538:	2b00      	cmp	r3, #0
 800653a:	d108      	bne.n	800654e <HAL_FLASHEx_Erase+0x7a>
            (FLASH_WaitForLastOperationBank2((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK))
 800653c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006540:	f7ff ff1e 	bl	8006380 <FLASH_WaitForLastOperationBank2>
 8006544:	4603      	mov	r3, r0
        if ((FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK) && \
 8006546:	2b00      	cmp	r3, #0
 8006548:	d101      	bne.n	800654e <HAL_FLASHEx_Erase+0x7a>
        {
          status = HAL_OK;
 800654a:	2300      	movs	r3, #0
 800654c:	73fb      	strb	r3, [r7, #15]
        }
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 800654e:	4b5a      	ldr	r3, [pc, #360]	@ (80066b8 <HAL_FLASHEx_Erase+0x1e4>)
 8006550:	691b      	ldr	r3, [r3, #16]
 8006552:	4a59      	ldr	r2, [pc, #356]	@ (80066b8 <HAL_FLASHEx_Erase+0x1e4>)
 8006554:	f023 0304 	bic.w	r3, r3, #4
 8006558:	6113      	str	r3, [r2, #16]
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_MER);
 800655a:	4b57      	ldr	r3, [pc, #348]	@ (80066b8 <HAL_FLASHEx_Erase+0x1e4>)
 800655c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800655e:	4a56      	ldr	r2, [pc, #344]	@ (80066b8 <HAL_FLASHEx_Erase+0x1e4>)
 8006560:	f023 0304 	bic.w	r3, r3, #4
 8006564:	6513      	str	r3, [r2, #80]	@ 0x50
 8006566:	e09c      	b.n	80066a2 <HAL_FLASHEx_Erase+0x1ce>
      }
    }
    else if (pEraseInit->Banks == FLASH_BANK_2)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	2b02      	cmp	r3, #2
 800656e:	d117      	bne.n	80065a0 <HAL_FLASHEx_Erase+0xcc>
    {
      /* Mass Erase requested for Bank2 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperationBank2((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8006570:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006574:	f7ff ff04 	bl	8006380 <FLASH_WaitForLastOperationBank2>
 8006578:	4603      	mov	r3, r0
 800657a:	2b00      	cmp	r3, #0
 800657c:	f040 8091 	bne.w	80066a2 <HAL_FLASHEx_Erase+0x1ce>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_2);
 8006580:	2002      	movs	r0, #2
 8006582:	f000 f89d 	bl	80066c0 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperationBank2((uint32_t)FLASH_TIMEOUT_VALUE);
 8006586:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800658a:	f7ff fef9 	bl	8006380 <FLASH_WaitForLastOperationBank2>
 800658e:	4603      	mov	r3, r0
 8006590:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_MER);
 8006592:	4b49      	ldr	r3, [pc, #292]	@ (80066b8 <HAL_FLASHEx_Erase+0x1e4>)
 8006594:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006596:	4a48      	ldr	r2, [pc, #288]	@ (80066b8 <HAL_FLASHEx_Erase+0x1e4>)
 8006598:	f023 0304 	bic.w	r3, r3, #4
 800659c:	6513      	str	r3, [r2, #80]	@ 0x50
 800659e:	e080      	b.n	80066a2 <HAL_FLASHEx_Erase+0x1ce>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80065a0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80065a4:	f7ff fea6 	bl	80062f4 <FLASH_WaitForLastOperation>
 80065a8:	4603      	mov	r3, r0
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d179      	bne.n	80066a2 <HAL_FLASHEx_Erase+0x1ce>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 80065ae:	2001      	movs	r0, #1
 80065b0:	f000 f886 	bl	80066c0 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80065b4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80065b8:	f7ff fe9c 	bl	80062f4 <FLASH_WaitForLastOperation>
 80065bc:	4603      	mov	r3, r0
 80065be:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80065c0:	4b3d      	ldr	r3, [pc, #244]	@ (80066b8 <HAL_FLASHEx_Erase+0x1e4>)
 80065c2:	691b      	ldr	r3, [r3, #16]
 80065c4:	4a3c      	ldr	r2, [pc, #240]	@ (80066b8 <HAL_FLASHEx_Erase+0x1e4>)
 80065c6:	f023 0304 	bic.w	r3, r3, #4
 80065ca:	6113      	str	r3, [r2, #16]
 80065cc:	e069      	b.n	80066a2 <HAL_FLASHEx_Erase+0x1ce>
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
    assert_param(IS_FLASH_NB_PAGES(pEraseInit->PageAddress, pEraseInit->NbPages));
    
#if defined(FLASH_BANK2_END)
    /* Page Erase requested on address located on bank2 */
    if(pEraseInit->PageAddress > FLASH_BANK1_END)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	4a3a      	ldr	r2, [pc, #232]	@ (80066bc <HAL_FLASHEx_Erase+0x1e8>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d932      	bls.n	800663e <HAL_FLASHEx_Erase+0x16a>
    {   
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperationBank2((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80065d8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80065dc:	f7ff fed0 	bl	8006380 <FLASH_WaitForLastOperationBank2>
 80065e0:	4603      	mov	r3, r0
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d15d      	bne.n	80066a2 <HAL_FLASHEx_Erase+0x1ce>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	f04f 32ff 	mov.w	r2, #4294967295
 80065ec:	601a      	str	r2, [r3, #0]
        
        /* Erase by page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	689b      	ldr	r3, [r3, #8]
 80065f2:	60bb      	str	r3, [r7, #8]
 80065f4:	e019      	b.n	800662a <HAL_FLASHEx_Erase+0x156>
            address < (pEraseInit->PageAddress + (pEraseInit->NbPages)*FLASH_PAGE_SIZE);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80065f6:	68b8      	ldr	r0, [r7, #8]
 80065f8:	f000 f8aa 	bl	8006750 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperationBank2((uint32_t)FLASH_TIMEOUT_VALUE);
 80065fc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006600:	f7ff febe 	bl	8006380 <FLASH_WaitForLastOperationBank2>
 8006604:	4603      	mov	r3, r0
 8006606:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR2, FLASH_CR2_PER);
 8006608:	4b2b      	ldr	r3, [pc, #172]	@ (80066b8 <HAL_FLASHEx_Erase+0x1e4>)
 800660a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800660c:	4a2a      	ldr	r2, [pc, #168]	@ (80066b8 <HAL_FLASHEx_Erase+0x1e4>)
 800660e:	f023 0302 	bic.w	r3, r3, #2
 8006612:	6513      	str	r3, [r2, #80]	@ 0x50
          
          if (status != HAL_OK)
 8006614:	7bfb      	ldrb	r3, [r7, #15]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d003      	beq.n	8006622 <HAL_FLASHEx_Erase+0x14e>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	68ba      	ldr	r2, [r7, #8]
 800661e:	601a      	str	r2, [r3, #0]
            break;
 8006620:	e03f      	b.n	80066a2 <HAL_FLASHEx_Erase+0x1ce>
            address += FLASH_PAGE_SIZE)
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006628:	60bb      	str	r3, [r7, #8]
            address < (pEraseInit->PageAddress + (pEraseInit->NbPages)*FLASH_PAGE_SIZE);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	689a      	ldr	r2, [r3, #8]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	68db      	ldr	r3, [r3, #12]
 8006632:	02db      	lsls	r3, r3, #11
 8006634:	4413      	add	r3, r2
 8006636:	68ba      	ldr	r2, [r7, #8]
 8006638:	429a      	cmp	r2, r3
 800663a:	d3dc      	bcc.n	80065f6 <HAL_FLASHEx_Erase+0x122>
 800663c:	e031      	b.n	80066a2 <HAL_FLASHEx_Erase+0x1ce>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800663e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006642:	f7ff fe57 	bl	80062f4 <FLASH_WaitForLastOperation>
 8006646:	4603      	mov	r3, r0
 8006648:	2b00      	cmp	r3, #0
 800664a:	d12a      	bne.n	80066a2 <HAL_FLASHEx_Erase+0x1ce>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	f04f 32ff 	mov.w	r2, #4294967295
 8006652:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	689b      	ldr	r3, [r3, #8]
 8006658:	60bb      	str	r3, [r7, #8]
 800665a:	e019      	b.n	8006690 <HAL_FLASHEx_Erase+0x1bc>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 800665c:	68b8      	ldr	r0, [r7, #8]
 800665e:	f000 f877 	bl	8006750 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006662:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006666:	f7ff fe45 	bl	80062f4 <FLASH_WaitForLastOperation>
 800666a:	4603      	mov	r3, r0
 800666c:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800666e:	4b12      	ldr	r3, [pc, #72]	@ (80066b8 <HAL_FLASHEx_Erase+0x1e4>)
 8006670:	691b      	ldr	r3, [r3, #16]
 8006672:	4a11      	ldr	r2, [pc, #68]	@ (80066b8 <HAL_FLASHEx_Erase+0x1e4>)
 8006674:	f023 0302 	bic.w	r3, r3, #2
 8006678:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800667a:	7bfb      	ldrb	r3, [r7, #15]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d003      	beq.n	8006688 <HAL_FLASHEx_Erase+0x1b4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	68ba      	ldr	r2, [r7, #8]
 8006684:	601a      	str	r2, [r3, #0]
            break;
 8006686:	e00c      	b.n	80066a2 <HAL_FLASHEx_Erase+0x1ce>
            address += FLASH_PAGE_SIZE)
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800668e:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	68db      	ldr	r3, [r3, #12]
 8006694:	02da      	lsls	r2, r3, #11
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	689b      	ldr	r3, [r3, #8]
 800669a:	4413      	add	r3, r2
 800669c:	68ba      	ldr	r2, [r7, #8]
 800669e:	429a      	cmp	r2, r3
 80066a0:	d3dc      	bcc.n	800665c <HAL_FLASHEx_Erase+0x188>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80066a2:	4b04      	ldr	r3, [pc, #16]	@ (80066b4 <HAL_FLASHEx_Erase+0x1e0>)
 80066a4:	2200      	movs	r2, #0
 80066a6:	761a      	strb	r2, [r3, #24]

  return status;
 80066a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80066aa:	4618      	mov	r0, r3
 80066ac:	3710      	adds	r7, #16
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd80      	pop	{r7, pc}
 80066b2:	bf00      	nop
 80066b4:	20000810 	.word	0x20000810
 80066b8:	40022000 	.word	0x40022000
 80066bc:	0807ffff 	.word	0x0807ffff

080066c0 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b083      	sub	sp, #12
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80066c8:	4b1f      	ldr	r3, [pc, #124]	@ (8006748 <FLASH_MassErase+0x88>)
 80066ca:	2200      	movs	r2, #0
 80066cc:	61da      	str	r2, [r3, #28]

#if defined(FLASH_BANK2_END)
  if(Banks == FLASH_BANK_BOTH)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2b03      	cmp	r3, #3
 80066d2:	d118      	bne.n	8006706 <FLASH_MassErase+0x46>
  {
    /* bank1 & bank2 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80066d4:	4b1d      	ldr	r3, [pc, #116]	@ (800674c <FLASH_MassErase+0x8c>)
 80066d6:	691b      	ldr	r3, [r3, #16]
 80066d8:	4a1c      	ldr	r2, [pc, #112]	@ (800674c <FLASH_MassErase+0x8c>)
 80066da:	f043 0304 	orr.w	r3, r3, #4
 80066de:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_MER);
 80066e0:	4b1a      	ldr	r3, [pc, #104]	@ (800674c <FLASH_MassErase+0x8c>)
 80066e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066e4:	4a19      	ldr	r2, [pc, #100]	@ (800674c <FLASH_MassErase+0x8c>)
 80066e6:	f043 0304 	orr.w	r3, r3, #4
 80066ea:	6513      	str	r3, [r2, #80]	@ 0x50
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80066ec:	4b17      	ldr	r3, [pc, #92]	@ (800674c <FLASH_MassErase+0x8c>)
 80066ee:	691b      	ldr	r3, [r3, #16]
 80066f0:	4a16      	ldr	r2, [pc, #88]	@ (800674c <FLASH_MassErase+0x8c>)
 80066f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80066f6:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_STRT);
 80066f8:	4b14      	ldr	r3, [pc, #80]	@ (800674c <FLASH_MassErase+0x8c>)
 80066fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066fc:	4a13      	ldr	r2, [pc, #76]	@ (800674c <FLASH_MassErase+0x8c>)
 80066fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006702:	6513      	str	r3, [r2, #80]	@ 0x50
    SET_BIT(FLASH->CR, FLASH_CR_MER);
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8006704:	e01b      	b.n	800673e <FLASH_MassErase+0x7e>
  else if(Banks == FLASH_BANK_2)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2b02      	cmp	r3, #2
 800670a:	d10c      	bne.n	8006726 <FLASH_MassErase+0x66>
    SET_BIT(FLASH->CR2, FLASH_CR2_MER);
 800670c:	4b0f      	ldr	r3, [pc, #60]	@ (800674c <FLASH_MassErase+0x8c>)
 800670e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006710:	4a0e      	ldr	r2, [pc, #56]	@ (800674c <FLASH_MassErase+0x8c>)
 8006712:	f043 0304 	orr.w	r3, r3, #4
 8006716:	6513      	str	r3, [r2, #80]	@ 0x50
    SET_BIT(FLASH->CR2, FLASH_CR2_STRT);
 8006718:	4b0c      	ldr	r3, [pc, #48]	@ (800674c <FLASH_MassErase+0x8c>)
 800671a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800671c:	4a0b      	ldr	r2, [pc, #44]	@ (800674c <FLASH_MassErase+0x8c>)
 800671e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006722:	6513      	str	r3, [r2, #80]	@ 0x50
}
 8006724:	e00b      	b.n	800673e <FLASH_MassErase+0x7e>
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8006726:	4b09      	ldr	r3, [pc, #36]	@ (800674c <FLASH_MassErase+0x8c>)
 8006728:	691b      	ldr	r3, [r3, #16]
 800672a:	4a08      	ldr	r2, [pc, #32]	@ (800674c <FLASH_MassErase+0x8c>)
 800672c:	f043 0304 	orr.w	r3, r3, #4
 8006730:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8006732:	4b06      	ldr	r3, [pc, #24]	@ (800674c <FLASH_MassErase+0x8c>)
 8006734:	691b      	ldr	r3, [r3, #16]
 8006736:	4a05      	ldr	r2, [pc, #20]	@ (800674c <FLASH_MassErase+0x8c>)
 8006738:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800673c:	6113      	str	r3, [r2, #16]
}
 800673e:	bf00      	nop
 8006740:	370c      	adds	r7, #12
 8006742:	46bd      	mov	sp, r7
 8006744:	bc80      	pop	{r7}
 8006746:	4770      	bx	lr
 8006748:	20000810 	.word	0x20000810
 800674c:	40022000 	.word	0x40022000

08006750 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8006750:	b480      	push	{r7}
 8006752:	b083      	sub	sp, #12
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006758:	4b15      	ldr	r3, [pc, #84]	@ (80067b0 <FLASH_PageErase+0x60>)
 800675a:	2200      	movs	r2, #0
 800675c:	61da      	str	r2, [r3, #28]

#if defined(FLASH_BANK2_END)
  if(PageAddress > FLASH_BANK1_END)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	4a14      	ldr	r2, [pc, #80]	@ (80067b4 <FLASH_PageErase+0x64>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d90f      	bls.n	8006786 <FLASH_PageErase+0x36>
  { 
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR2, FLASH_CR2_PER);
 8006766:	4b14      	ldr	r3, [pc, #80]	@ (80067b8 <FLASH_PageErase+0x68>)
 8006768:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800676a:	4a13      	ldr	r2, [pc, #76]	@ (80067b8 <FLASH_PageErase+0x68>)
 800676c:	f043 0302 	orr.w	r3, r3, #2
 8006770:	6513      	str	r3, [r2, #80]	@ 0x50
    WRITE_REG(FLASH->AR2, PageAddress);
 8006772:	4a11      	ldr	r2, [pc, #68]	@ (80067b8 <FLASH_PageErase+0x68>)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6553      	str	r3, [r2, #84]	@ 0x54
    SET_BIT(FLASH->CR2, FLASH_CR2_STRT);
 8006778:	4b0f      	ldr	r3, [pc, #60]	@ (80067b8 <FLASH_PageErase+0x68>)
 800677a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800677c:	4a0e      	ldr	r2, [pc, #56]	@ (80067b8 <FLASH_PageErase+0x68>)
 800677e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006782:	6513      	str	r3, [r2, #80]	@ 0x50
    WRITE_REG(FLASH->AR, PageAddress);
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8006784:	e00e      	b.n	80067a4 <FLASH_PageErase+0x54>
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8006786:	4b0c      	ldr	r3, [pc, #48]	@ (80067b8 <FLASH_PageErase+0x68>)
 8006788:	691b      	ldr	r3, [r3, #16]
 800678a:	4a0b      	ldr	r2, [pc, #44]	@ (80067b8 <FLASH_PageErase+0x68>)
 800678c:	f043 0302 	orr.w	r3, r3, #2
 8006790:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8006792:	4a09      	ldr	r2, [pc, #36]	@ (80067b8 <FLASH_PageErase+0x68>)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8006798:	4b07      	ldr	r3, [pc, #28]	@ (80067b8 <FLASH_PageErase+0x68>)
 800679a:	691b      	ldr	r3, [r3, #16]
 800679c:	4a06      	ldr	r2, [pc, #24]	@ (80067b8 <FLASH_PageErase+0x68>)
 800679e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80067a2:	6113      	str	r3, [r2, #16]
}
 80067a4:	bf00      	nop
 80067a6:	370c      	adds	r7, #12
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bc80      	pop	{r7}
 80067ac:	4770      	bx	lr
 80067ae:	bf00      	nop
 80067b0:	20000810 	.word	0x20000810
 80067b4:	0807ffff 	.word	0x0807ffff
 80067b8:	40022000 	.word	0x40022000

080067bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80067bc:	b480      	push	{r7}
 80067be:	b08b      	sub	sp, #44	@ 0x2c
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
 80067c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80067c6:	2300      	movs	r3, #0
 80067c8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80067ca:	2300      	movs	r3, #0
 80067cc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80067ce:	e179      	b.n	8006ac4 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80067d0:	2201      	movs	r2, #1
 80067d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067d4:	fa02 f303 	lsl.w	r3, r2, r3
 80067d8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	69fa      	ldr	r2, [r7, #28]
 80067e0:	4013      	ands	r3, r2
 80067e2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80067e4:	69ba      	ldr	r2, [r7, #24]
 80067e6:	69fb      	ldr	r3, [r7, #28]
 80067e8:	429a      	cmp	r2, r3
 80067ea:	f040 8168 	bne.w	8006abe <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	4a96      	ldr	r2, [pc, #600]	@ (8006a4c <HAL_GPIO_Init+0x290>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d05e      	beq.n	80068b6 <HAL_GPIO_Init+0xfa>
 80067f8:	4a94      	ldr	r2, [pc, #592]	@ (8006a4c <HAL_GPIO_Init+0x290>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d875      	bhi.n	80068ea <HAL_GPIO_Init+0x12e>
 80067fe:	4a94      	ldr	r2, [pc, #592]	@ (8006a50 <HAL_GPIO_Init+0x294>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d058      	beq.n	80068b6 <HAL_GPIO_Init+0xfa>
 8006804:	4a92      	ldr	r2, [pc, #584]	@ (8006a50 <HAL_GPIO_Init+0x294>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d86f      	bhi.n	80068ea <HAL_GPIO_Init+0x12e>
 800680a:	4a92      	ldr	r2, [pc, #584]	@ (8006a54 <HAL_GPIO_Init+0x298>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d052      	beq.n	80068b6 <HAL_GPIO_Init+0xfa>
 8006810:	4a90      	ldr	r2, [pc, #576]	@ (8006a54 <HAL_GPIO_Init+0x298>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d869      	bhi.n	80068ea <HAL_GPIO_Init+0x12e>
 8006816:	4a90      	ldr	r2, [pc, #576]	@ (8006a58 <HAL_GPIO_Init+0x29c>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d04c      	beq.n	80068b6 <HAL_GPIO_Init+0xfa>
 800681c:	4a8e      	ldr	r2, [pc, #568]	@ (8006a58 <HAL_GPIO_Init+0x29c>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d863      	bhi.n	80068ea <HAL_GPIO_Init+0x12e>
 8006822:	4a8e      	ldr	r2, [pc, #568]	@ (8006a5c <HAL_GPIO_Init+0x2a0>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d046      	beq.n	80068b6 <HAL_GPIO_Init+0xfa>
 8006828:	4a8c      	ldr	r2, [pc, #560]	@ (8006a5c <HAL_GPIO_Init+0x2a0>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d85d      	bhi.n	80068ea <HAL_GPIO_Init+0x12e>
 800682e:	2b12      	cmp	r3, #18
 8006830:	d82a      	bhi.n	8006888 <HAL_GPIO_Init+0xcc>
 8006832:	2b12      	cmp	r3, #18
 8006834:	d859      	bhi.n	80068ea <HAL_GPIO_Init+0x12e>
 8006836:	a201      	add	r2, pc, #4	@ (adr r2, 800683c <HAL_GPIO_Init+0x80>)
 8006838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800683c:	080068b7 	.word	0x080068b7
 8006840:	08006891 	.word	0x08006891
 8006844:	080068a3 	.word	0x080068a3
 8006848:	080068e5 	.word	0x080068e5
 800684c:	080068eb 	.word	0x080068eb
 8006850:	080068eb 	.word	0x080068eb
 8006854:	080068eb 	.word	0x080068eb
 8006858:	080068eb 	.word	0x080068eb
 800685c:	080068eb 	.word	0x080068eb
 8006860:	080068eb 	.word	0x080068eb
 8006864:	080068eb 	.word	0x080068eb
 8006868:	080068eb 	.word	0x080068eb
 800686c:	080068eb 	.word	0x080068eb
 8006870:	080068eb 	.word	0x080068eb
 8006874:	080068eb 	.word	0x080068eb
 8006878:	080068eb 	.word	0x080068eb
 800687c:	080068eb 	.word	0x080068eb
 8006880:	08006899 	.word	0x08006899
 8006884:	080068ad 	.word	0x080068ad
 8006888:	4a75      	ldr	r2, [pc, #468]	@ (8006a60 <HAL_GPIO_Init+0x2a4>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d013      	beq.n	80068b6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800688e:	e02c      	b.n	80068ea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	68db      	ldr	r3, [r3, #12]
 8006894:	623b      	str	r3, [r7, #32]
          break;
 8006896:	e029      	b.n	80068ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	68db      	ldr	r3, [r3, #12]
 800689c:	3304      	adds	r3, #4
 800689e:	623b      	str	r3, [r7, #32]
          break;
 80068a0:	e024      	b.n	80068ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	68db      	ldr	r3, [r3, #12]
 80068a6:	3308      	adds	r3, #8
 80068a8:	623b      	str	r3, [r7, #32]
          break;
 80068aa:	e01f      	b.n	80068ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	68db      	ldr	r3, [r3, #12]
 80068b0:	330c      	adds	r3, #12
 80068b2:	623b      	str	r3, [r7, #32]
          break;
 80068b4:	e01a      	b.n	80068ec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	689b      	ldr	r3, [r3, #8]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d102      	bne.n	80068c4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80068be:	2304      	movs	r3, #4
 80068c0:	623b      	str	r3, [r7, #32]
          break;
 80068c2:	e013      	b.n	80068ec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	689b      	ldr	r3, [r3, #8]
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	d105      	bne.n	80068d8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80068cc:	2308      	movs	r3, #8
 80068ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	69fa      	ldr	r2, [r7, #28]
 80068d4:	611a      	str	r2, [r3, #16]
          break;
 80068d6:	e009      	b.n	80068ec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80068d8:	2308      	movs	r3, #8
 80068da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	69fa      	ldr	r2, [r7, #28]
 80068e0:	615a      	str	r2, [r3, #20]
          break;
 80068e2:	e003      	b.n	80068ec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80068e4:	2300      	movs	r3, #0
 80068e6:	623b      	str	r3, [r7, #32]
          break;
 80068e8:	e000      	b.n	80068ec <HAL_GPIO_Init+0x130>
          break;
 80068ea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80068ec:	69bb      	ldr	r3, [r7, #24]
 80068ee:	2bff      	cmp	r3, #255	@ 0xff
 80068f0:	d801      	bhi.n	80068f6 <HAL_GPIO_Init+0x13a>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	e001      	b.n	80068fa <HAL_GPIO_Init+0x13e>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	3304      	adds	r3, #4
 80068fa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80068fc:	69bb      	ldr	r3, [r7, #24]
 80068fe:	2bff      	cmp	r3, #255	@ 0xff
 8006900:	d802      	bhi.n	8006908 <HAL_GPIO_Init+0x14c>
 8006902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006904:	009b      	lsls	r3, r3, #2
 8006906:	e002      	b.n	800690e <HAL_GPIO_Init+0x152>
 8006908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800690a:	3b08      	subs	r3, #8
 800690c:	009b      	lsls	r3, r3, #2
 800690e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	681a      	ldr	r2, [r3, #0]
 8006914:	210f      	movs	r1, #15
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	fa01 f303 	lsl.w	r3, r1, r3
 800691c:	43db      	mvns	r3, r3
 800691e:	401a      	ands	r2, r3
 8006920:	6a39      	ldr	r1, [r7, #32]
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	fa01 f303 	lsl.w	r3, r1, r3
 8006928:	431a      	orrs	r2, r3
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006936:	2b00      	cmp	r3, #0
 8006938:	f000 80c1 	beq.w	8006abe <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800693c:	4b49      	ldr	r3, [pc, #292]	@ (8006a64 <HAL_GPIO_Init+0x2a8>)
 800693e:	699b      	ldr	r3, [r3, #24]
 8006940:	4a48      	ldr	r2, [pc, #288]	@ (8006a64 <HAL_GPIO_Init+0x2a8>)
 8006942:	f043 0301 	orr.w	r3, r3, #1
 8006946:	6193      	str	r3, [r2, #24]
 8006948:	4b46      	ldr	r3, [pc, #280]	@ (8006a64 <HAL_GPIO_Init+0x2a8>)
 800694a:	699b      	ldr	r3, [r3, #24]
 800694c:	f003 0301 	and.w	r3, r3, #1
 8006950:	60bb      	str	r3, [r7, #8]
 8006952:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006954:	4a44      	ldr	r2, [pc, #272]	@ (8006a68 <HAL_GPIO_Init+0x2ac>)
 8006956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006958:	089b      	lsrs	r3, r3, #2
 800695a:	3302      	adds	r3, #2
 800695c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006960:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006964:	f003 0303 	and.w	r3, r3, #3
 8006968:	009b      	lsls	r3, r3, #2
 800696a:	220f      	movs	r2, #15
 800696c:	fa02 f303 	lsl.w	r3, r2, r3
 8006970:	43db      	mvns	r3, r3
 8006972:	68fa      	ldr	r2, [r7, #12]
 8006974:	4013      	ands	r3, r2
 8006976:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	4a3c      	ldr	r2, [pc, #240]	@ (8006a6c <HAL_GPIO_Init+0x2b0>)
 800697c:	4293      	cmp	r3, r2
 800697e:	d01f      	beq.n	80069c0 <HAL_GPIO_Init+0x204>
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	4a3b      	ldr	r2, [pc, #236]	@ (8006a70 <HAL_GPIO_Init+0x2b4>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d019      	beq.n	80069bc <HAL_GPIO_Init+0x200>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	4a3a      	ldr	r2, [pc, #232]	@ (8006a74 <HAL_GPIO_Init+0x2b8>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d013      	beq.n	80069b8 <HAL_GPIO_Init+0x1fc>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	4a39      	ldr	r2, [pc, #228]	@ (8006a78 <HAL_GPIO_Init+0x2bc>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d00d      	beq.n	80069b4 <HAL_GPIO_Init+0x1f8>
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	4a38      	ldr	r2, [pc, #224]	@ (8006a7c <HAL_GPIO_Init+0x2c0>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d007      	beq.n	80069b0 <HAL_GPIO_Init+0x1f4>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	4a37      	ldr	r2, [pc, #220]	@ (8006a80 <HAL_GPIO_Init+0x2c4>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d101      	bne.n	80069ac <HAL_GPIO_Init+0x1f0>
 80069a8:	2305      	movs	r3, #5
 80069aa:	e00a      	b.n	80069c2 <HAL_GPIO_Init+0x206>
 80069ac:	2306      	movs	r3, #6
 80069ae:	e008      	b.n	80069c2 <HAL_GPIO_Init+0x206>
 80069b0:	2304      	movs	r3, #4
 80069b2:	e006      	b.n	80069c2 <HAL_GPIO_Init+0x206>
 80069b4:	2303      	movs	r3, #3
 80069b6:	e004      	b.n	80069c2 <HAL_GPIO_Init+0x206>
 80069b8:	2302      	movs	r3, #2
 80069ba:	e002      	b.n	80069c2 <HAL_GPIO_Init+0x206>
 80069bc:	2301      	movs	r3, #1
 80069be:	e000      	b.n	80069c2 <HAL_GPIO_Init+0x206>
 80069c0:	2300      	movs	r3, #0
 80069c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069c4:	f002 0203 	and.w	r2, r2, #3
 80069c8:	0092      	lsls	r2, r2, #2
 80069ca:	4093      	lsls	r3, r2
 80069cc:	68fa      	ldr	r2, [r7, #12]
 80069ce:	4313      	orrs	r3, r2
 80069d0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80069d2:	4925      	ldr	r1, [pc, #148]	@ (8006a68 <HAL_GPIO_Init+0x2ac>)
 80069d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069d6:	089b      	lsrs	r3, r3, #2
 80069d8:	3302      	adds	r3, #2
 80069da:	68fa      	ldr	r2, [r7, #12]
 80069dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d006      	beq.n	80069fa <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80069ec:	4b25      	ldr	r3, [pc, #148]	@ (8006a84 <HAL_GPIO_Init+0x2c8>)
 80069ee:	689a      	ldr	r2, [r3, #8]
 80069f0:	4924      	ldr	r1, [pc, #144]	@ (8006a84 <HAL_GPIO_Init+0x2c8>)
 80069f2:	69bb      	ldr	r3, [r7, #24]
 80069f4:	4313      	orrs	r3, r2
 80069f6:	608b      	str	r3, [r1, #8]
 80069f8:	e006      	b.n	8006a08 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80069fa:	4b22      	ldr	r3, [pc, #136]	@ (8006a84 <HAL_GPIO_Init+0x2c8>)
 80069fc:	689a      	ldr	r2, [r3, #8]
 80069fe:	69bb      	ldr	r3, [r7, #24]
 8006a00:	43db      	mvns	r3, r3
 8006a02:	4920      	ldr	r1, [pc, #128]	@ (8006a84 <HAL_GPIO_Init+0x2c8>)
 8006a04:	4013      	ands	r3, r2
 8006a06:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	685b      	ldr	r3, [r3, #4]
 8006a0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d006      	beq.n	8006a22 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006a14:	4b1b      	ldr	r3, [pc, #108]	@ (8006a84 <HAL_GPIO_Init+0x2c8>)
 8006a16:	68da      	ldr	r2, [r3, #12]
 8006a18:	491a      	ldr	r1, [pc, #104]	@ (8006a84 <HAL_GPIO_Init+0x2c8>)
 8006a1a:	69bb      	ldr	r3, [r7, #24]
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	60cb      	str	r3, [r1, #12]
 8006a20:	e006      	b.n	8006a30 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006a22:	4b18      	ldr	r3, [pc, #96]	@ (8006a84 <HAL_GPIO_Init+0x2c8>)
 8006a24:	68da      	ldr	r2, [r3, #12]
 8006a26:	69bb      	ldr	r3, [r7, #24]
 8006a28:	43db      	mvns	r3, r3
 8006a2a:	4916      	ldr	r1, [pc, #88]	@ (8006a84 <HAL_GPIO_Init+0x2c8>)
 8006a2c:	4013      	ands	r3, r2
 8006a2e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d025      	beq.n	8006a88 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006a3c:	4b11      	ldr	r3, [pc, #68]	@ (8006a84 <HAL_GPIO_Init+0x2c8>)
 8006a3e:	685a      	ldr	r2, [r3, #4]
 8006a40:	4910      	ldr	r1, [pc, #64]	@ (8006a84 <HAL_GPIO_Init+0x2c8>)
 8006a42:	69bb      	ldr	r3, [r7, #24]
 8006a44:	4313      	orrs	r3, r2
 8006a46:	604b      	str	r3, [r1, #4]
 8006a48:	e025      	b.n	8006a96 <HAL_GPIO_Init+0x2da>
 8006a4a:	bf00      	nop
 8006a4c:	10320000 	.word	0x10320000
 8006a50:	10310000 	.word	0x10310000
 8006a54:	10220000 	.word	0x10220000
 8006a58:	10210000 	.word	0x10210000
 8006a5c:	10120000 	.word	0x10120000
 8006a60:	10110000 	.word	0x10110000
 8006a64:	40021000 	.word	0x40021000
 8006a68:	40010000 	.word	0x40010000
 8006a6c:	40010800 	.word	0x40010800
 8006a70:	40010c00 	.word	0x40010c00
 8006a74:	40011000 	.word	0x40011000
 8006a78:	40011400 	.word	0x40011400
 8006a7c:	40011800 	.word	0x40011800
 8006a80:	40011c00 	.word	0x40011c00
 8006a84:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006a88:	4b15      	ldr	r3, [pc, #84]	@ (8006ae0 <HAL_GPIO_Init+0x324>)
 8006a8a:	685a      	ldr	r2, [r3, #4]
 8006a8c:	69bb      	ldr	r3, [r7, #24]
 8006a8e:	43db      	mvns	r3, r3
 8006a90:	4913      	ldr	r1, [pc, #76]	@ (8006ae0 <HAL_GPIO_Init+0x324>)
 8006a92:	4013      	ands	r3, r2
 8006a94:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d006      	beq.n	8006ab0 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006aa2:	4b0f      	ldr	r3, [pc, #60]	@ (8006ae0 <HAL_GPIO_Init+0x324>)
 8006aa4:	681a      	ldr	r2, [r3, #0]
 8006aa6:	490e      	ldr	r1, [pc, #56]	@ (8006ae0 <HAL_GPIO_Init+0x324>)
 8006aa8:	69bb      	ldr	r3, [r7, #24]
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	600b      	str	r3, [r1, #0]
 8006aae:	e006      	b.n	8006abe <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8006ae0 <HAL_GPIO_Init+0x324>)
 8006ab2:	681a      	ldr	r2, [r3, #0]
 8006ab4:	69bb      	ldr	r3, [r7, #24]
 8006ab6:	43db      	mvns	r3, r3
 8006ab8:	4909      	ldr	r1, [pc, #36]	@ (8006ae0 <HAL_GPIO_Init+0x324>)
 8006aba:	4013      	ands	r3, r2
 8006abc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8006abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ac0:	3301      	adds	r3, #1
 8006ac2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	681a      	ldr	r2, [r3, #0]
 8006ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aca:	fa22 f303 	lsr.w	r3, r2, r3
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	f47f ae7e 	bne.w	80067d0 <HAL_GPIO_Init+0x14>
  }
}
 8006ad4:	bf00      	nop
 8006ad6:	bf00      	nop
 8006ad8:	372c      	adds	r7, #44	@ 0x2c
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bc80      	pop	{r7}
 8006ade:	4770      	bx	lr
 8006ae0:	40010400 	.word	0x40010400

08006ae4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b083      	sub	sp, #12
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
 8006aec:	460b      	mov	r3, r1
 8006aee:	807b      	strh	r3, [r7, #2]
 8006af0:	4613      	mov	r3, r2
 8006af2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006af4:	787b      	ldrb	r3, [r7, #1]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d003      	beq.n	8006b02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006afa:	887a      	ldrh	r2, [r7, #2]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8006b00:	e003      	b.n	8006b0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8006b02:	887b      	ldrh	r3, [r7, #2]
 8006b04:	041a      	lsls	r2, r3, #16
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	611a      	str	r2, [r3, #16]
}
 8006b0a:	bf00      	nop
 8006b0c:	370c      	adds	r7, #12
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bc80      	pop	{r7}
 8006b12:	4770      	bx	lr

08006b14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b086      	sub	sp, #24
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d101      	bne.n	8006b26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006b22:	2301      	movs	r3, #1
 8006b24:	e272      	b.n	800700c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f003 0301 	and.w	r3, r3, #1
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	f000 8087 	beq.w	8006c42 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006b34:	4b92      	ldr	r3, [pc, #584]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006b36:	685b      	ldr	r3, [r3, #4]
 8006b38:	f003 030c 	and.w	r3, r3, #12
 8006b3c:	2b04      	cmp	r3, #4
 8006b3e:	d00c      	beq.n	8006b5a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006b40:	4b8f      	ldr	r3, [pc, #572]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006b42:	685b      	ldr	r3, [r3, #4]
 8006b44:	f003 030c 	and.w	r3, r3, #12
 8006b48:	2b08      	cmp	r3, #8
 8006b4a:	d112      	bne.n	8006b72 <HAL_RCC_OscConfig+0x5e>
 8006b4c:	4b8c      	ldr	r3, [pc, #560]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006b4e:	685b      	ldr	r3, [r3, #4]
 8006b50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b58:	d10b      	bne.n	8006b72 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b5a:	4b89      	ldr	r3, [pc, #548]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d06c      	beq.n	8006c40 <HAL_RCC_OscConfig+0x12c>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	685b      	ldr	r3, [r3, #4]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d168      	bne.n	8006c40 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006b6e:	2301      	movs	r3, #1
 8006b70:	e24c      	b.n	800700c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b7a:	d106      	bne.n	8006b8a <HAL_RCC_OscConfig+0x76>
 8006b7c:	4b80      	ldr	r3, [pc, #512]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	4a7f      	ldr	r2, [pc, #508]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006b82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b86:	6013      	str	r3, [r2, #0]
 8006b88:	e02e      	b.n	8006be8 <HAL_RCC_OscConfig+0xd4>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	685b      	ldr	r3, [r3, #4]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d10c      	bne.n	8006bac <HAL_RCC_OscConfig+0x98>
 8006b92:	4b7b      	ldr	r3, [pc, #492]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a7a      	ldr	r2, [pc, #488]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006b98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b9c:	6013      	str	r3, [r2, #0]
 8006b9e:	4b78      	ldr	r3, [pc, #480]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4a77      	ldr	r2, [pc, #476]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006ba4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006ba8:	6013      	str	r3, [r2, #0]
 8006baa:	e01d      	b.n	8006be8 <HAL_RCC_OscConfig+0xd4>
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006bb4:	d10c      	bne.n	8006bd0 <HAL_RCC_OscConfig+0xbc>
 8006bb6:	4b72      	ldr	r3, [pc, #456]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a71      	ldr	r2, [pc, #452]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006bbc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006bc0:	6013      	str	r3, [r2, #0]
 8006bc2:	4b6f      	ldr	r3, [pc, #444]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	4a6e      	ldr	r2, [pc, #440]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006bc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006bcc:	6013      	str	r3, [r2, #0]
 8006bce:	e00b      	b.n	8006be8 <HAL_RCC_OscConfig+0xd4>
 8006bd0:	4b6b      	ldr	r3, [pc, #428]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4a6a      	ldr	r2, [pc, #424]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006bd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006bda:	6013      	str	r3, [r2, #0]
 8006bdc:	4b68      	ldr	r3, [pc, #416]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	4a67      	ldr	r2, [pc, #412]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006be2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006be6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d013      	beq.n	8006c18 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bf0:	f7fe f82e 	bl	8004c50 <HAL_GetTick>
 8006bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006bf6:	e008      	b.n	8006c0a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006bf8:	f7fe f82a 	bl	8004c50 <HAL_GetTick>
 8006bfc:	4602      	mov	r2, r0
 8006bfe:	693b      	ldr	r3, [r7, #16]
 8006c00:	1ad3      	subs	r3, r2, r3
 8006c02:	2b64      	cmp	r3, #100	@ 0x64
 8006c04:	d901      	bls.n	8006c0a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006c06:	2303      	movs	r3, #3
 8006c08:	e200      	b.n	800700c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c0a:	4b5d      	ldr	r3, [pc, #372]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d0f0      	beq.n	8006bf8 <HAL_RCC_OscConfig+0xe4>
 8006c16:	e014      	b.n	8006c42 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c18:	f7fe f81a 	bl	8004c50 <HAL_GetTick>
 8006c1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006c1e:	e008      	b.n	8006c32 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006c20:	f7fe f816 	bl	8004c50 <HAL_GetTick>
 8006c24:	4602      	mov	r2, r0
 8006c26:	693b      	ldr	r3, [r7, #16]
 8006c28:	1ad3      	subs	r3, r2, r3
 8006c2a:	2b64      	cmp	r3, #100	@ 0x64
 8006c2c:	d901      	bls.n	8006c32 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006c2e:	2303      	movs	r3, #3
 8006c30:	e1ec      	b.n	800700c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006c32:	4b53      	ldr	r3, [pc, #332]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d1f0      	bne.n	8006c20 <HAL_RCC_OscConfig+0x10c>
 8006c3e:	e000      	b.n	8006c42 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f003 0302 	and.w	r3, r3, #2
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d063      	beq.n	8006d16 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006c4e:	4b4c      	ldr	r3, [pc, #304]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	f003 030c 	and.w	r3, r3, #12
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d00b      	beq.n	8006c72 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006c5a:	4b49      	ldr	r3, [pc, #292]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	f003 030c 	and.w	r3, r3, #12
 8006c62:	2b08      	cmp	r3, #8
 8006c64:	d11c      	bne.n	8006ca0 <HAL_RCC_OscConfig+0x18c>
 8006c66:	4b46      	ldr	r3, [pc, #280]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006c68:	685b      	ldr	r3, [r3, #4]
 8006c6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d116      	bne.n	8006ca0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c72:	4b43      	ldr	r3, [pc, #268]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f003 0302 	and.w	r3, r3, #2
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d005      	beq.n	8006c8a <HAL_RCC_OscConfig+0x176>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	691b      	ldr	r3, [r3, #16]
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	d001      	beq.n	8006c8a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006c86:	2301      	movs	r3, #1
 8006c88:	e1c0      	b.n	800700c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c8a:	4b3d      	ldr	r3, [pc, #244]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	695b      	ldr	r3, [r3, #20]
 8006c96:	00db      	lsls	r3, r3, #3
 8006c98:	4939      	ldr	r1, [pc, #228]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c9e:	e03a      	b.n	8006d16 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	691b      	ldr	r3, [r3, #16]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d020      	beq.n	8006cea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006ca8:	4b36      	ldr	r3, [pc, #216]	@ (8006d84 <HAL_RCC_OscConfig+0x270>)
 8006caa:	2201      	movs	r2, #1
 8006cac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cae:	f7fd ffcf 	bl	8004c50 <HAL_GetTick>
 8006cb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006cb4:	e008      	b.n	8006cc8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006cb6:	f7fd ffcb 	bl	8004c50 <HAL_GetTick>
 8006cba:	4602      	mov	r2, r0
 8006cbc:	693b      	ldr	r3, [r7, #16]
 8006cbe:	1ad3      	subs	r3, r2, r3
 8006cc0:	2b02      	cmp	r3, #2
 8006cc2:	d901      	bls.n	8006cc8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006cc4:	2303      	movs	r3, #3
 8006cc6:	e1a1      	b.n	800700c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006cc8:	4b2d      	ldr	r3, [pc, #180]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f003 0302 	and.w	r3, r3, #2
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d0f0      	beq.n	8006cb6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006cd4:	4b2a      	ldr	r3, [pc, #168]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	695b      	ldr	r3, [r3, #20]
 8006ce0:	00db      	lsls	r3, r3, #3
 8006ce2:	4927      	ldr	r1, [pc, #156]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	600b      	str	r3, [r1, #0]
 8006ce8:	e015      	b.n	8006d16 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006cea:	4b26      	ldr	r3, [pc, #152]	@ (8006d84 <HAL_RCC_OscConfig+0x270>)
 8006cec:	2200      	movs	r2, #0
 8006cee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cf0:	f7fd ffae 	bl	8004c50 <HAL_GetTick>
 8006cf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006cf6:	e008      	b.n	8006d0a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006cf8:	f7fd ffaa 	bl	8004c50 <HAL_GetTick>
 8006cfc:	4602      	mov	r2, r0
 8006cfe:	693b      	ldr	r3, [r7, #16]
 8006d00:	1ad3      	subs	r3, r2, r3
 8006d02:	2b02      	cmp	r3, #2
 8006d04:	d901      	bls.n	8006d0a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006d06:	2303      	movs	r3, #3
 8006d08:	e180      	b.n	800700c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006d0a:	4b1d      	ldr	r3, [pc, #116]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f003 0302 	and.w	r3, r3, #2
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d1f0      	bne.n	8006cf8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f003 0308 	and.w	r3, r3, #8
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d03a      	beq.n	8006d98 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	699b      	ldr	r3, [r3, #24]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d019      	beq.n	8006d5e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006d2a:	4b17      	ldr	r3, [pc, #92]	@ (8006d88 <HAL_RCC_OscConfig+0x274>)
 8006d2c:	2201      	movs	r2, #1
 8006d2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006d30:	f7fd ff8e 	bl	8004c50 <HAL_GetTick>
 8006d34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006d36:	e008      	b.n	8006d4a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006d38:	f7fd ff8a 	bl	8004c50 <HAL_GetTick>
 8006d3c:	4602      	mov	r2, r0
 8006d3e:	693b      	ldr	r3, [r7, #16]
 8006d40:	1ad3      	subs	r3, r2, r3
 8006d42:	2b02      	cmp	r3, #2
 8006d44:	d901      	bls.n	8006d4a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006d46:	2303      	movs	r3, #3
 8006d48:	e160      	b.n	800700c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8006d80 <HAL_RCC_OscConfig+0x26c>)
 8006d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d4e:	f003 0302 	and.w	r3, r3, #2
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d0f0      	beq.n	8006d38 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006d56:	2001      	movs	r0, #1
 8006d58:	f000 face 	bl	80072f8 <RCC_Delay>
 8006d5c:	e01c      	b.n	8006d98 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006d5e:	4b0a      	ldr	r3, [pc, #40]	@ (8006d88 <HAL_RCC_OscConfig+0x274>)
 8006d60:	2200      	movs	r2, #0
 8006d62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006d64:	f7fd ff74 	bl	8004c50 <HAL_GetTick>
 8006d68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006d6a:	e00f      	b.n	8006d8c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006d6c:	f7fd ff70 	bl	8004c50 <HAL_GetTick>
 8006d70:	4602      	mov	r2, r0
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	1ad3      	subs	r3, r2, r3
 8006d76:	2b02      	cmp	r3, #2
 8006d78:	d908      	bls.n	8006d8c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006d7a:	2303      	movs	r3, #3
 8006d7c:	e146      	b.n	800700c <HAL_RCC_OscConfig+0x4f8>
 8006d7e:	bf00      	nop
 8006d80:	40021000 	.word	0x40021000
 8006d84:	42420000 	.word	0x42420000
 8006d88:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006d8c:	4b92      	ldr	r3, [pc, #584]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d90:	f003 0302 	and.w	r3, r3, #2
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d1e9      	bne.n	8006d6c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f003 0304 	and.w	r3, r3, #4
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	f000 80a6 	beq.w	8006ef2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006da6:	2300      	movs	r3, #0
 8006da8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006daa:	4b8b      	ldr	r3, [pc, #556]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006dac:	69db      	ldr	r3, [r3, #28]
 8006dae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d10d      	bne.n	8006dd2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006db6:	4b88      	ldr	r3, [pc, #544]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006db8:	69db      	ldr	r3, [r3, #28]
 8006dba:	4a87      	ldr	r2, [pc, #540]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006dbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006dc0:	61d3      	str	r3, [r2, #28]
 8006dc2:	4b85      	ldr	r3, [pc, #532]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006dc4:	69db      	ldr	r3, [r3, #28]
 8006dc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006dca:	60bb      	str	r3, [r7, #8]
 8006dcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006dd2:	4b82      	ldr	r3, [pc, #520]	@ (8006fdc <HAL_RCC_OscConfig+0x4c8>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d118      	bne.n	8006e10 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006dde:	4b7f      	ldr	r3, [pc, #508]	@ (8006fdc <HAL_RCC_OscConfig+0x4c8>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4a7e      	ldr	r2, [pc, #504]	@ (8006fdc <HAL_RCC_OscConfig+0x4c8>)
 8006de4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006de8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006dea:	f7fd ff31 	bl	8004c50 <HAL_GetTick>
 8006dee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006df0:	e008      	b.n	8006e04 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006df2:	f7fd ff2d 	bl	8004c50 <HAL_GetTick>
 8006df6:	4602      	mov	r2, r0
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	1ad3      	subs	r3, r2, r3
 8006dfc:	2b64      	cmp	r3, #100	@ 0x64
 8006dfe:	d901      	bls.n	8006e04 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006e00:	2303      	movs	r3, #3
 8006e02:	e103      	b.n	800700c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006e04:	4b75      	ldr	r3, [pc, #468]	@ (8006fdc <HAL_RCC_OscConfig+0x4c8>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d0f0      	beq.n	8006df2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	68db      	ldr	r3, [r3, #12]
 8006e14:	2b01      	cmp	r3, #1
 8006e16:	d106      	bne.n	8006e26 <HAL_RCC_OscConfig+0x312>
 8006e18:	4b6f      	ldr	r3, [pc, #444]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006e1a:	6a1b      	ldr	r3, [r3, #32]
 8006e1c:	4a6e      	ldr	r2, [pc, #440]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006e1e:	f043 0301 	orr.w	r3, r3, #1
 8006e22:	6213      	str	r3, [r2, #32]
 8006e24:	e02d      	b.n	8006e82 <HAL_RCC_OscConfig+0x36e>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	68db      	ldr	r3, [r3, #12]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d10c      	bne.n	8006e48 <HAL_RCC_OscConfig+0x334>
 8006e2e:	4b6a      	ldr	r3, [pc, #424]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006e30:	6a1b      	ldr	r3, [r3, #32]
 8006e32:	4a69      	ldr	r2, [pc, #420]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006e34:	f023 0301 	bic.w	r3, r3, #1
 8006e38:	6213      	str	r3, [r2, #32]
 8006e3a:	4b67      	ldr	r3, [pc, #412]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006e3c:	6a1b      	ldr	r3, [r3, #32]
 8006e3e:	4a66      	ldr	r2, [pc, #408]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006e40:	f023 0304 	bic.w	r3, r3, #4
 8006e44:	6213      	str	r3, [r2, #32]
 8006e46:	e01c      	b.n	8006e82 <HAL_RCC_OscConfig+0x36e>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	68db      	ldr	r3, [r3, #12]
 8006e4c:	2b05      	cmp	r3, #5
 8006e4e:	d10c      	bne.n	8006e6a <HAL_RCC_OscConfig+0x356>
 8006e50:	4b61      	ldr	r3, [pc, #388]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006e52:	6a1b      	ldr	r3, [r3, #32]
 8006e54:	4a60      	ldr	r2, [pc, #384]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006e56:	f043 0304 	orr.w	r3, r3, #4
 8006e5a:	6213      	str	r3, [r2, #32]
 8006e5c:	4b5e      	ldr	r3, [pc, #376]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006e5e:	6a1b      	ldr	r3, [r3, #32]
 8006e60:	4a5d      	ldr	r2, [pc, #372]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006e62:	f043 0301 	orr.w	r3, r3, #1
 8006e66:	6213      	str	r3, [r2, #32]
 8006e68:	e00b      	b.n	8006e82 <HAL_RCC_OscConfig+0x36e>
 8006e6a:	4b5b      	ldr	r3, [pc, #364]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006e6c:	6a1b      	ldr	r3, [r3, #32]
 8006e6e:	4a5a      	ldr	r2, [pc, #360]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006e70:	f023 0301 	bic.w	r3, r3, #1
 8006e74:	6213      	str	r3, [r2, #32]
 8006e76:	4b58      	ldr	r3, [pc, #352]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006e78:	6a1b      	ldr	r3, [r3, #32]
 8006e7a:	4a57      	ldr	r2, [pc, #348]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006e7c:	f023 0304 	bic.w	r3, r3, #4
 8006e80:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	68db      	ldr	r3, [r3, #12]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d015      	beq.n	8006eb6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e8a:	f7fd fee1 	bl	8004c50 <HAL_GetTick>
 8006e8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e90:	e00a      	b.n	8006ea8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e92:	f7fd fedd 	bl	8004c50 <HAL_GetTick>
 8006e96:	4602      	mov	r2, r0
 8006e98:	693b      	ldr	r3, [r7, #16]
 8006e9a:	1ad3      	subs	r3, r2, r3
 8006e9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d901      	bls.n	8006ea8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006ea4:	2303      	movs	r3, #3
 8006ea6:	e0b1      	b.n	800700c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ea8:	4b4b      	ldr	r3, [pc, #300]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006eaa:	6a1b      	ldr	r3, [r3, #32]
 8006eac:	f003 0302 	and.w	r3, r3, #2
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d0ee      	beq.n	8006e92 <HAL_RCC_OscConfig+0x37e>
 8006eb4:	e014      	b.n	8006ee0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006eb6:	f7fd fecb 	bl	8004c50 <HAL_GetTick>
 8006eba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ebc:	e00a      	b.n	8006ed4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ebe:	f7fd fec7 	bl	8004c50 <HAL_GetTick>
 8006ec2:	4602      	mov	r2, r0
 8006ec4:	693b      	ldr	r3, [r7, #16]
 8006ec6:	1ad3      	subs	r3, r2, r3
 8006ec8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d901      	bls.n	8006ed4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006ed0:	2303      	movs	r3, #3
 8006ed2:	e09b      	b.n	800700c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ed4:	4b40      	ldr	r3, [pc, #256]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006ed6:	6a1b      	ldr	r3, [r3, #32]
 8006ed8:	f003 0302 	and.w	r3, r3, #2
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d1ee      	bne.n	8006ebe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006ee0:	7dfb      	ldrb	r3, [r7, #23]
 8006ee2:	2b01      	cmp	r3, #1
 8006ee4:	d105      	bne.n	8006ef2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ee6:	4b3c      	ldr	r3, [pc, #240]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006ee8:	69db      	ldr	r3, [r3, #28]
 8006eea:	4a3b      	ldr	r2, [pc, #236]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006eec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006ef0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	69db      	ldr	r3, [r3, #28]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	f000 8087 	beq.w	800700a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006efc:	4b36      	ldr	r3, [pc, #216]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006efe:	685b      	ldr	r3, [r3, #4]
 8006f00:	f003 030c 	and.w	r3, r3, #12
 8006f04:	2b08      	cmp	r3, #8
 8006f06:	d061      	beq.n	8006fcc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	69db      	ldr	r3, [r3, #28]
 8006f0c:	2b02      	cmp	r3, #2
 8006f0e:	d146      	bne.n	8006f9e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f10:	4b33      	ldr	r3, [pc, #204]	@ (8006fe0 <HAL_RCC_OscConfig+0x4cc>)
 8006f12:	2200      	movs	r2, #0
 8006f14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f16:	f7fd fe9b 	bl	8004c50 <HAL_GetTick>
 8006f1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006f1c:	e008      	b.n	8006f30 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f1e:	f7fd fe97 	bl	8004c50 <HAL_GetTick>
 8006f22:	4602      	mov	r2, r0
 8006f24:	693b      	ldr	r3, [r7, #16]
 8006f26:	1ad3      	subs	r3, r2, r3
 8006f28:	2b02      	cmp	r3, #2
 8006f2a:	d901      	bls.n	8006f30 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006f2c:	2303      	movs	r3, #3
 8006f2e:	e06d      	b.n	800700c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006f30:	4b29      	ldr	r3, [pc, #164]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d1f0      	bne.n	8006f1e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6a1b      	ldr	r3, [r3, #32]
 8006f40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f44:	d108      	bne.n	8006f58 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006f46:	4b24      	ldr	r3, [pc, #144]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	689b      	ldr	r3, [r3, #8]
 8006f52:	4921      	ldr	r1, [pc, #132]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006f54:	4313      	orrs	r3, r2
 8006f56:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006f58:	4b1f      	ldr	r3, [pc, #124]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006f5a:	685b      	ldr	r3, [r3, #4]
 8006f5c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	6a19      	ldr	r1, [r3, #32]
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f68:	430b      	orrs	r3, r1
 8006f6a:	491b      	ldr	r1, [pc, #108]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006f6c:	4313      	orrs	r3, r2
 8006f6e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006f70:	4b1b      	ldr	r3, [pc, #108]	@ (8006fe0 <HAL_RCC_OscConfig+0x4cc>)
 8006f72:	2201      	movs	r2, #1
 8006f74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f76:	f7fd fe6b 	bl	8004c50 <HAL_GetTick>
 8006f7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006f7c:	e008      	b.n	8006f90 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f7e:	f7fd fe67 	bl	8004c50 <HAL_GetTick>
 8006f82:	4602      	mov	r2, r0
 8006f84:	693b      	ldr	r3, [r7, #16]
 8006f86:	1ad3      	subs	r3, r2, r3
 8006f88:	2b02      	cmp	r3, #2
 8006f8a:	d901      	bls.n	8006f90 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006f8c:	2303      	movs	r3, #3
 8006f8e:	e03d      	b.n	800700c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006f90:	4b11      	ldr	r3, [pc, #68]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d0f0      	beq.n	8006f7e <HAL_RCC_OscConfig+0x46a>
 8006f9c:	e035      	b.n	800700a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f9e:	4b10      	ldr	r3, [pc, #64]	@ (8006fe0 <HAL_RCC_OscConfig+0x4cc>)
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fa4:	f7fd fe54 	bl	8004c50 <HAL_GetTick>
 8006fa8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006faa:	e008      	b.n	8006fbe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006fac:	f7fd fe50 	bl	8004c50 <HAL_GetTick>
 8006fb0:	4602      	mov	r2, r0
 8006fb2:	693b      	ldr	r3, [r7, #16]
 8006fb4:	1ad3      	subs	r3, r2, r3
 8006fb6:	2b02      	cmp	r3, #2
 8006fb8:	d901      	bls.n	8006fbe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006fba:	2303      	movs	r3, #3
 8006fbc:	e026      	b.n	800700c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006fbe:	4b06      	ldr	r3, [pc, #24]	@ (8006fd8 <HAL_RCC_OscConfig+0x4c4>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d1f0      	bne.n	8006fac <HAL_RCC_OscConfig+0x498>
 8006fca:	e01e      	b.n	800700a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	69db      	ldr	r3, [r3, #28]
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	d107      	bne.n	8006fe4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	e019      	b.n	800700c <HAL_RCC_OscConfig+0x4f8>
 8006fd8:	40021000 	.word	0x40021000
 8006fdc:	40007000 	.word	0x40007000
 8006fe0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006fe4:	4b0b      	ldr	r3, [pc, #44]	@ (8007014 <HAL_RCC_OscConfig+0x500>)
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6a1b      	ldr	r3, [r3, #32]
 8006ff4:	429a      	cmp	r2, r3
 8006ff6:	d106      	bne.n	8007006 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007002:	429a      	cmp	r2, r3
 8007004:	d001      	beq.n	800700a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8007006:	2301      	movs	r3, #1
 8007008:	e000      	b.n	800700c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800700a:	2300      	movs	r3, #0
}
 800700c:	4618      	mov	r0, r3
 800700e:	3718      	adds	r7, #24
 8007010:	46bd      	mov	sp, r7
 8007012:	bd80      	pop	{r7, pc}
 8007014:	40021000 	.word	0x40021000

08007018 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b084      	sub	sp, #16
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
 8007020:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d101      	bne.n	800702c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007028:	2301      	movs	r3, #1
 800702a:	e0d0      	b.n	80071ce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800702c:	4b6a      	ldr	r3, [pc, #424]	@ (80071d8 <HAL_RCC_ClockConfig+0x1c0>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f003 0307 	and.w	r3, r3, #7
 8007034:	683a      	ldr	r2, [r7, #0]
 8007036:	429a      	cmp	r2, r3
 8007038:	d910      	bls.n	800705c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800703a:	4b67      	ldr	r3, [pc, #412]	@ (80071d8 <HAL_RCC_ClockConfig+0x1c0>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f023 0207 	bic.w	r2, r3, #7
 8007042:	4965      	ldr	r1, [pc, #404]	@ (80071d8 <HAL_RCC_ClockConfig+0x1c0>)
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	4313      	orrs	r3, r2
 8007048:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800704a:	4b63      	ldr	r3, [pc, #396]	@ (80071d8 <HAL_RCC_ClockConfig+0x1c0>)
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f003 0307 	and.w	r3, r3, #7
 8007052:	683a      	ldr	r2, [r7, #0]
 8007054:	429a      	cmp	r2, r3
 8007056:	d001      	beq.n	800705c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007058:	2301      	movs	r3, #1
 800705a:	e0b8      	b.n	80071ce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f003 0302 	and.w	r3, r3, #2
 8007064:	2b00      	cmp	r3, #0
 8007066:	d020      	beq.n	80070aa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f003 0304 	and.w	r3, r3, #4
 8007070:	2b00      	cmp	r3, #0
 8007072:	d005      	beq.n	8007080 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007074:	4b59      	ldr	r3, [pc, #356]	@ (80071dc <HAL_RCC_ClockConfig+0x1c4>)
 8007076:	685b      	ldr	r3, [r3, #4]
 8007078:	4a58      	ldr	r2, [pc, #352]	@ (80071dc <HAL_RCC_ClockConfig+0x1c4>)
 800707a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800707e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f003 0308 	and.w	r3, r3, #8
 8007088:	2b00      	cmp	r3, #0
 800708a:	d005      	beq.n	8007098 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800708c:	4b53      	ldr	r3, [pc, #332]	@ (80071dc <HAL_RCC_ClockConfig+0x1c4>)
 800708e:	685b      	ldr	r3, [r3, #4]
 8007090:	4a52      	ldr	r2, [pc, #328]	@ (80071dc <HAL_RCC_ClockConfig+0x1c4>)
 8007092:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8007096:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007098:	4b50      	ldr	r3, [pc, #320]	@ (80071dc <HAL_RCC_ClockConfig+0x1c4>)
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	689b      	ldr	r3, [r3, #8]
 80070a4:	494d      	ldr	r1, [pc, #308]	@ (80071dc <HAL_RCC_ClockConfig+0x1c4>)
 80070a6:	4313      	orrs	r3, r2
 80070a8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f003 0301 	and.w	r3, r3, #1
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d040      	beq.n	8007138 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	2b01      	cmp	r3, #1
 80070bc:	d107      	bne.n	80070ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80070be:	4b47      	ldr	r3, [pc, #284]	@ (80071dc <HAL_RCC_ClockConfig+0x1c4>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d115      	bne.n	80070f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070ca:	2301      	movs	r3, #1
 80070cc:	e07f      	b.n	80071ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	2b02      	cmp	r3, #2
 80070d4:	d107      	bne.n	80070e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80070d6:	4b41      	ldr	r3, [pc, #260]	@ (80071dc <HAL_RCC_ClockConfig+0x1c4>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d109      	bne.n	80070f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070e2:	2301      	movs	r3, #1
 80070e4:	e073      	b.n	80071ce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070e6:	4b3d      	ldr	r3, [pc, #244]	@ (80071dc <HAL_RCC_ClockConfig+0x1c4>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f003 0302 	and.w	r3, r3, #2
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d101      	bne.n	80070f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070f2:	2301      	movs	r3, #1
 80070f4:	e06b      	b.n	80071ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80070f6:	4b39      	ldr	r3, [pc, #228]	@ (80071dc <HAL_RCC_ClockConfig+0x1c4>)
 80070f8:	685b      	ldr	r3, [r3, #4]
 80070fa:	f023 0203 	bic.w	r2, r3, #3
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	4936      	ldr	r1, [pc, #216]	@ (80071dc <HAL_RCC_ClockConfig+0x1c4>)
 8007104:	4313      	orrs	r3, r2
 8007106:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007108:	f7fd fda2 	bl	8004c50 <HAL_GetTick>
 800710c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800710e:	e00a      	b.n	8007126 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007110:	f7fd fd9e 	bl	8004c50 <HAL_GetTick>
 8007114:	4602      	mov	r2, r0
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	1ad3      	subs	r3, r2, r3
 800711a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800711e:	4293      	cmp	r3, r2
 8007120:	d901      	bls.n	8007126 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007122:	2303      	movs	r3, #3
 8007124:	e053      	b.n	80071ce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007126:	4b2d      	ldr	r3, [pc, #180]	@ (80071dc <HAL_RCC_ClockConfig+0x1c4>)
 8007128:	685b      	ldr	r3, [r3, #4]
 800712a:	f003 020c 	and.w	r2, r3, #12
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	685b      	ldr	r3, [r3, #4]
 8007132:	009b      	lsls	r3, r3, #2
 8007134:	429a      	cmp	r2, r3
 8007136:	d1eb      	bne.n	8007110 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007138:	4b27      	ldr	r3, [pc, #156]	@ (80071d8 <HAL_RCC_ClockConfig+0x1c0>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f003 0307 	and.w	r3, r3, #7
 8007140:	683a      	ldr	r2, [r7, #0]
 8007142:	429a      	cmp	r2, r3
 8007144:	d210      	bcs.n	8007168 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007146:	4b24      	ldr	r3, [pc, #144]	@ (80071d8 <HAL_RCC_ClockConfig+0x1c0>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f023 0207 	bic.w	r2, r3, #7
 800714e:	4922      	ldr	r1, [pc, #136]	@ (80071d8 <HAL_RCC_ClockConfig+0x1c0>)
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	4313      	orrs	r3, r2
 8007154:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007156:	4b20      	ldr	r3, [pc, #128]	@ (80071d8 <HAL_RCC_ClockConfig+0x1c0>)
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f003 0307 	and.w	r3, r3, #7
 800715e:	683a      	ldr	r2, [r7, #0]
 8007160:	429a      	cmp	r2, r3
 8007162:	d001      	beq.n	8007168 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007164:	2301      	movs	r3, #1
 8007166:	e032      	b.n	80071ce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f003 0304 	and.w	r3, r3, #4
 8007170:	2b00      	cmp	r3, #0
 8007172:	d008      	beq.n	8007186 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007174:	4b19      	ldr	r3, [pc, #100]	@ (80071dc <HAL_RCC_ClockConfig+0x1c4>)
 8007176:	685b      	ldr	r3, [r3, #4]
 8007178:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	68db      	ldr	r3, [r3, #12]
 8007180:	4916      	ldr	r1, [pc, #88]	@ (80071dc <HAL_RCC_ClockConfig+0x1c4>)
 8007182:	4313      	orrs	r3, r2
 8007184:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f003 0308 	and.w	r3, r3, #8
 800718e:	2b00      	cmp	r3, #0
 8007190:	d009      	beq.n	80071a6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007192:	4b12      	ldr	r3, [pc, #72]	@ (80071dc <HAL_RCC_ClockConfig+0x1c4>)
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	691b      	ldr	r3, [r3, #16]
 800719e:	00db      	lsls	r3, r3, #3
 80071a0:	490e      	ldr	r1, [pc, #56]	@ (80071dc <HAL_RCC_ClockConfig+0x1c4>)
 80071a2:	4313      	orrs	r3, r2
 80071a4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80071a6:	f000 f821 	bl	80071ec <HAL_RCC_GetSysClockFreq>
 80071aa:	4602      	mov	r2, r0
 80071ac:	4b0b      	ldr	r3, [pc, #44]	@ (80071dc <HAL_RCC_ClockConfig+0x1c4>)
 80071ae:	685b      	ldr	r3, [r3, #4]
 80071b0:	091b      	lsrs	r3, r3, #4
 80071b2:	f003 030f 	and.w	r3, r3, #15
 80071b6:	490a      	ldr	r1, [pc, #40]	@ (80071e0 <HAL_RCC_ClockConfig+0x1c8>)
 80071b8:	5ccb      	ldrb	r3, [r1, r3]
 80071ba:	fa22 f303 	lsr.w	r3, r2, r3
 80071be:	4a09      	ldr	r2, [pc, #36]	@ (80071e4 <HAL_RCC_ClockConfig+0x1cc>)
 80071c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80071c2:	4b09      	ldr	r3, [pc, #36]	@ (80071e8 <HAL_RCC_ClockConfig+0x1d0>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	4618      	mov	r0, r3
 80071c8:	f7fd fd00 	bl	8004bcc <HAL_InitTick>

  return HAL_OK;
 80071cc:	2300      	movs	r3, #0
}
 80071ce:	4618      	mov	r0, r3
 80071d0:	3710      	adds	r7, #16
 80071d2:	46bd      	mov	sp, r7
 80071d4:	bd80      	pop	{r7, pc}
 80071d6:	bf00      	nop
 80071d8:	40022000 	.word	0x40022000
 80071dc:	40021000 	.word	0x40021000
 80071e0:	08009a70 	.word	0x08009a70
 80071e4:	20000000 	.word	0x20000000
 80071e8:	20000190 	.word	0x20000190

080071ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80071ec:	b480      	push	{r7}
 80071ee:	b087      	sub	sp, #28
 80071f0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80071f2:	2300      	movs	r3, #0
 80071f4:	60fb      	str	r3, [r7, #12]
 80071f6:	2300      	movs	r3, #0
 80071f8:	60bb      	str	r3, [r7, #8]
 80071fa:	2300      	movs	r3, #0
 80071fc:	617b      	str	r3, [r7, #20]
 80071fe:	2300      	movs	r3, #0
 8007200:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8007202:	2300      	movs	r3, #0
 8007204:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8007206:	4b1e      	ldr	r3, [pc, #120]	@ (8007280 <HAL_RCC_GetSysClockFreq+0x94>)
 8007208:	685b      	ldr	r3, [r3, #4]
 800720a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	f003 030c 	and.w	r3, r3, #12
 8007212:	2b04      	cmp	r3, #4
 8007214:	d002      	beq.n	800721c <HAL_RCC_GetSysClockFreq+0x30>
 8007216:	2b08      	cmp	r3, #8
 8007218:	d003      	beq.n	8007222 <HAL_RCC_GetSysClockFreq+0x36>
 800721a:	e027      	b.n	800726c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800721c:	4b19      	ldr	r3, [pc, #100]	@ (8007284 <HAL_RCC_GetSysClockFreq+0x98>)
 800721e:	613b      	str	r3, [r7, #16]
      break;
 8007220:	e027      	b.n	8007272 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	0c9b      	lsrs	r3, r3, #18
 8007226:	f003 030f 	and.w	r3, r3, #15
 800722a:	4a17      	ldr	r2, [pc, #92]	@ (8007288 <HAL_RCC_GetSysClockFreq+0x9c>)
 800722c:	5cd3      	ldrb	r3, [r2, r3]
 800722e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007236:	2b00      	cmp	r3, #0
 8007238:	d010      	beq.n	800725c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800723a:	4b11      	ldr	r3, [pc, #68]	@ (8007280 <HAL_RCC_GetSysClockFreq+0x94>)
 800723c:	685b      	ldr	r3, [r3, #4]
 800723e:	0c5b      	lsrs	r3, r3, #17
 8007240:	f003 0301 	and.w	r3, r3, #1
 8007244:	4a11      	ldr	r2, [pc, #68]	@ (800728c <HAL_RCC_GetSysClockFreq+0xa0>)
 8007246:	5cd3      	ldrb	r3, [r2, r3]
 8007248:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	4a0d      	ldr	r2, [pc, #52]	@ (8007284 <HAL_RCC_GetSysClockFreq+0x98>)
 800724e:	fb03 f202 	mul.w	r2, r3, r2
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	fbb2 f3f3 	udiv	r3, r2, r3
 8007258:	617b      	str	r3, [r7, #20]
 800725a:	e004      	b.n	8007266 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	4a0c      	ldr	r2, [pc, #48]	@ (8007290 <HAL_RCC_GetSysClockFreq+0xa4>)
 8007260:	fb02 f303 	mul.w	r3, r2, r3
 8007264:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	613b      	str	r3, [r7, #16]
      break;
 800726a:	e002      	b.n	8007272 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800726c:	4b05      	ldr	r3, [pc, #20]	@ (8007284 <HAL_RCC_GetSysClockFreq+0x98>)
 800726e:	613b      	str	r3, [r7, #16]
      break;
 8007270:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007272:	693b      	ldr	r3, [r7, #16]
}
 8007274:	4618      	mov	r0, r3
 8007276:	371c      	adds	r7, #28
 8007278:	46bd      	mov	sp, r7
 800727a:	bc80      	pop	{r7}
 800727c:	4770      	bx	lr
 800727e:	bf00      	nop
 8007280:	40021000 	.word	0x40021000
 8007284:	007a1200 	.word	0x007a1200
 8007288:	08009ff8 	.word	0x08009ff8
 800728c:	0800a008 	.word	0x0800a008
 8007290:	003d0900 	.word	0x003d0900

08007294 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007294:	b480      	push	{r7}
 8007296:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007298:	4b02      	ldr	r3, [pc, #8]	@ (80072a4 <HAL_RCC_GetHCLKFreq+0x10>)
 800729a:	681b      	ldr	r3, [r3, #0]
}
 800729c:	4618      	mov	r0, r3
 800729e:	46bd      	mov	sp, r7
 80072a0:	bc80      	pop	{r7}
 80072a2:	4770      	bx	lr
 80072a4:	20000000 	.word	0x20000000

080072a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80072ac:	f7ff fff2 	bl	8007294 <HAL_RCC_GetHCLKFreq>
 80072b0:	4602      	mov	r2, r0
 80072b2:	4b05      	ldr	r3, [pc, #20]	@ (80072c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80072b4:	685b      	ldr	r3, [r3, #4]
 80072b6:	0a1b      	lsrs	r3, r3, #8
 80072b8:	f003 0307 	and.w	r3, r3, #7
 80072bc:	4903      	ldr	r1, [pc, #12]	@ (80072cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80072be:	5ccb      	ldrb	r3, [r1, r3]
 80072c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80072c4:	4618      	mov	r0, r3
 80072c6:	bd80      	pop	{r7, pc}
 80072c8:	40021000 	.word	0x40021000
 80072cc:	08009a80 	.word	0x08009a80

080072d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80072d4:	f7ff ffde 	bl	8007294 <HAL_RCC_GetHCLKFreq>
 80072d8:	4602      	mov	r2, r0
 80072da:	4b05      	ldr	r3, [pc, #20]	@ (80072f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80072dc:	685b      	ldr	r3, [r3, #4]
 80072de:	0adb      	lsrs	r3, r3, #11
 80072e0:	f003 0307 	and.w	r3, r3, #7
 80072e4:	4903      	ldr	r1, [pc, #12]	@ (80072f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80072e6:	5ccb      	ldrb	r3, [r1, r3]
 80072e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80072ec:	4618      	mov	r0, r3
 80072ee:	bd80      	pop	{r7, pc}
 80072f0:	40021000 	.word	0x40021000
 80072f4:	08009a80 	.word	0x08009a80

080072f8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80072f8:	b480      	push	{r7}
 80072fa:	b085      	sub	sp, #20
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007300:	4b0a      	ldr	r3, [pc, #40]	@ (800732c <RCC_Delay+0x34>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4a0a      	ldr	r2, [pc, #40]	@ (8007330 <RCC_Delay+0x38>)
 8007306:	fba2 2303 	umull	r2, r3, r2, r3
 800730a:	0a5b      	lsrs	r3, r3, #9
 800730c:	687a      	ldr	r2, [r7, #4]
 800730e:	fb02 f303 	mul.w	r3, r2, r3
 8007312:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007314:	bf00      	nop
  }
  while (Delay --);
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	1e5a      	subs	r2, r3, #1
 800731a:	60fa      	str	r2, [r7, #12]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d1f9      	bne.n	8007314 <RCC_Delay+0x1c>
}
 8007320:	bf00      	nop
 8007322:	bf00      	nop
 8007324:	3714      	adds	r7, #20
 8007326:	46bd      	mov	sp, r7
 8007328:	bc80      	pop	{r7}
 800732a:	4770      	bx	lr
 800732c:	20000000 	.word	0x20000000
 8007330:	10624dd3 	.word	0x10624dd3

08007334 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b086      	sub	sp, #24
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800733c:	2300      	movs	r3, #0
 800733e:	613b      	str	r3, [r7, #16]
 8007340:	2300      	movs	r3, #0
 8007342:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f003 0301 	and.w	r3, r3, #1
 800734c:	2b00      	cmp	r3, #0
 800734e:	d07d      	beq.n	800744c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8007350:	2300      	movs	r3, #0
 8007352:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007354:	4b4f      	ldr	r3, [pc, #316]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007356:	69db      	ldr	r3, [r3, #28]
 8007358:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800735c:	2b00      	cmp	r3, #0
 800735e:	d10d      	bne.n	800737c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007360:	4b4c      	ldr	r3, [pc, #304]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007362:	69db      	ldr	r3, [r3, #28]
 8007364:	4a4b      	ldr	r2, [pc, #300]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007366:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800736a:	61d3      	str	r3, [r2, #28]
 800736c:	4b49      	ldr	r3, [pc, #292]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800736e:	69db      	ldr	r3, [r3, #28]
 8007370:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007374:	60bb      	str	r3, [r7, #8]
 8007376:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007378:	2301      	movs	r3, #1
 800737a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800737c:	4b46      	ldr	r3, [pc, #280]	@ (8007498 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007384:	2b00      	cmp	r3, #0
 8007386:	d118      	bne.n	80073ba <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007388:	4b43      	ldr	r3, [pc, #268]	@ (8007498 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4a42      	ldr	r2, [pc, #264]	@ (8007498 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800738e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007392:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007394:	f7fd fc5c 	bl	8004c50 <HAL_GetTick>
 8007398:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800739a:	e008      	b.n	80073ae <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800739c:	f7fd fc58 	bl	8004c50 <HAL_GetTick>
 80073a0:	4602      	mov	r2, r0
 80073a2:	693b      	ldr	r3, [r7, #16]
 80073a4:	1ad3      	subs	r3, r2, r3
 80073a6:	2b64      	cmp	r3, #100	@ 0x64
 80073a8:	d901      	bls.n	80073ae <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80073aa:	2303      	movs	r3, #3
 80073ac:	e06d      	b.n	800748a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073ae:	4b3a      	ldr	r3, [pc, #232]	@ (8007498 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d0f0      	beq.n	800739c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80073ba:	4b36      	ldr	r3, [pc, #216]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80073bc:	6a1b      	ldr	r3, [r3, #32]
 80073be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80073c2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d02e      	beq.n	8007428 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	685b      	ldr	r3, [r3, #4]
 80073ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80073d2:	68fa      	ldr	r2, [r7, #12]
 80073d4:	429a      	cmp	r2, r3
 80073d6:	d027      	beq.n	8007428 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80073d8:	4b2e      	ldr	r3, [pc, #184]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80073da:	6a1b      	ldr	r3, [r3, #32]
 80073dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80073e0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80073e2:	4b2e      	ldr	r3, [pc, #184]	@ (800749c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80073e4:	2201      	movs	r2, #1
 80073e6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80073e8:	4b2c      	ldr	r3, [pc, #176]	@ (800749c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80073ea:	2200      	movs	r2, #0
 80073ec:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80073ee:	4a29      	ldr	r2, [pc, #164]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	f003 0301 	and.w	r3, r3, #1
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d014      	beq.n	8007428 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073fe:	f7fd fc27 	bl	8004c50 <HAL_GetTick>
 8007402:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007404:	e00a      	b.n	800741c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007406:	f7fd fc23 	bl	8004c50 <HAL_GetTick>
 800740a:	4602      	mov	r2, r0
 800740c:	693b      	ldr	r3, [r7, #16]
 800740e:	1ad3      	subs	r3, r2, r3
 8007410:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007414:	4293      	cmp	r3, r2
 8007416:	d901      	bls.n	800741c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8007418:	2303      	movs	r3, #3
 800741a:	e036      	b.n	800748a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800741c:	4b1d      	ldr	r3, [pc, #116]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800741e:	6a1b      	ldr	r3, [r3, #32]
 8007420:	f003 0302 	and.w	r3, r3, #2
 8007424:	2b00      	cmp	r3, #0
 8007426:	d0ee      	beq.n	8007406 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007428:	4b1a      	ldr	r3, [pc, #104]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800742a:	6a1b      	ldr	r3, [r3, #32]
 800742c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	685b      	ldr	r3, [r3, #4]
 8007434:	4917      	ldr	r1, [pc, #92]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007436:	4313      	orrs	r3, r2
 8007438:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800743a:	7dfb      	ldrb	r3, [r7, #23]
 800743c:	2b01      	cmp	r3, #1
 800743e:	d105      	bne.n	800744c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007440:	4b14      	ldr	r3, [pc, #80]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007442:	69db      	ldr	r3, [r3, #28]
 8007444:	4a13      	ldr	r2, [pc, #76]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007446:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800744a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f003 0302 	and.w	r3, r3, #2
 8007454:	2b00      	cmp	r3, #0
 8007456:	d008      	beq.n	800746a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007458:	4b0e      	ldr	r3, [pc, #56]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	689b      	ldr	r3, [r3, #8]
 8007464:	490b      	ldr	r1, [pc, #44]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007466:	4313      	orrs	r3, r2
 8007468:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f003 0310 	and.w	r3, r3, #16
 8007472:	2b00      	cmp	r3, #0
 8007474:	d008      	beq.n	8007488 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007476:	4b07      	ldr	r3, [pc, #28]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	695b      	ldr	r3, [r3, #20]
 8007482:	4904      	ldr	r1, [pc, #16]	@ (8007494 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007484:	4313      	orrs	r3, r2
 8007486:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8007488:	2300      	movs	r3, #0
}
 800748a:	4618      	mov	r0, r3
 800748c:	3718      	adds	r7, #24
 800748e:	46bd      	mov	sp, r7
 8007490:	bd80      	pop	{r7, pc}
 8007492:	bf00      	nop
 8007494:	40021000 	.word	0x40021000
 8007498:	40007000 	.word	0x40007000
 800749c:	42420440 	.word	0x42420440

080074a0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b088      	sub	sp, #32
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80074a8:	2300      	movs	r3, #0
 80074aa:	617b      	str	r3, [r7, #20]
 80074ac:	2300      	movs	r3, #0
 80074ae:	61fb      	str	r3, [r7, #28]
 80074b0:	2300      	movs	r3, #0
 80074b2:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80074b4:	2300      	movs	r3, #0
 80074b6:	60fb      	str	r3, [r7, #12]
 80074b8:	2300      	movs	r3, #0
 80074ba:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	3b01      	subs	r3, #1
 80074c0:	2b0f      	cmp	r3, #15
 80074c2:	f200 80af 	bhi.w	8007624 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 80074c6:	a201      	add	r2, pc, #4	@ (adr r2, 80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 80074c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074cc:	080075a3 	.word	0x080075a3
 80074d0:	08007609 	.word	0x08007609
 80074d4:	08007625 	.word	0x08007625
 80074d8:	08007593 	.word	0x08007593
 80074dc:	08007625 	.word	0x08007625
 80074e0:	08007625 	.word	0x08007625
 80074e4:	08007625 	.word	0x08007625
 80074e8:	0800759b 	.word	0x0800759b
 80074ec:	08007625 	.word	0x08007625
 80074f0:	08007625 	.word	0x08007625
 80074f4:	08007625 	.word	0x08007625
 80074f8:	08007625 	.word	0x08007625
 80074fc:	08007625 	.word	0x08007625
 8007500:	08007625 	.word	0x08007625
 8007504:	08007625 	.word	0x08007625
 8007508:	0800750d 	.word	0x0800750d
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 800750c:	4b4a      	ldr	r3, [pc, #296]	@ (8007638 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8007512:	4b49      	ldr	r3, [pc, #292]	@ (8007638 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800751a:	2b00      	cmp	r3, #0
 800751c:	f000 8084 	beq.w	8007628 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	0c9b      	lsrs	r3, r3, #18
 8007524:	f003 030f 	and.w	r3, r3, #15
 8007528:	4a44      	ldr	r2, [pc, #272]	@ (800763c <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 800752a:	5cd3      	ldrb	r3, [r2, r3]
 800752c:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007534:	2b00      	cmp	r3, #0
 8007536:	d015      	beq.n	8007564 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007538:	4b3f      	ldr	r3, [pc, #252]	@ (8007638 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	0c5b      	lsrs	r3, r3, #17
 800753e:	f003 0301 	and.w	r3, r3, #1
 8007542:	4a3f      	ldr	r2, [pc, #252]	@ (8007640 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 8007544:	5cd3      	ldrb	r3, [r2, r3]
 8007546:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800754e:	2b00      	cmp	r3, #0
 8007550:	d00d      	beq.n	800756e <HAL_RCCEx_GetPeriphCLKFreq+0xce>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8007552:	4a3c      	ldr	r2, [pc, #240]	@ (8007644 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>)
 8007554:	697b      	ldr	r3, [r7, #20]
 8007556:	fbb2 f2f3 	udiv	r2, r2, r3
 800755a:	693b      	ldr	r3, [r7, #16]
 800755c:	fb02 f303 	mul.w	r3, r2, r3
 8007560:	61fb      	str	r3, [r7, #28]
 8007562:	e004      	b.n	800756e <HAL_RCCEx_GetPeriphCLKFreq+0xce>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007564:	693b      	ldr	r3, [r7, #16]
 8007566:	4a38      	ldr	r2, [pc, #224]	@ (8007648 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>)
 8007568:	fb02 f303 	mul.w	r3, r2, r3
 800756c:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800756e:	4b32      	ldr	r3, [pc, #200]	@ (8007638 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007570:	685b      	ldr	r3, [r3, #4]
 8007572:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007576:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800757a:	d102      	bne.n	8007582 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 800757c:	69fb      	ldr	r3, [r7, #28]
 800757e:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8007580:	e052      	b.n	8007628 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
          frequency = (pllclk * 2) / 3;
 8007582:	69fb      	ldr	r3, [r7, #28]
 8007584:	005b      	lsls	r3, r3, #1
 8007586:	4a31      	ldr	r2, [pc, #196]	@ (800764c <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>)
 8007588:	fba2 2303 	umull	r2, r3, r2, r3
 800758c:	085b      	lsrs	r3, r3, #1
 800758e:	61bb      	str	r3, [r7, #24]
      break;
 8007590:	e04a      	b.n	8007628 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8007592:	f7ff fe2b 	bl	80071ec <HAL_RCC_GetSysClockFreq>
 8007596:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8007598:	e049      	b.n	800762e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 800759a:	f7ff fe27 	bl	80071ec <HAL_RCC_GetSysClockFreq>
 800759e:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80075a0:	e045      	b.n	800762e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 80075a2:	4b25      	ldr	r3, [pc, #148]	@ (8007638 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80075a4:	6a1b      	ldr	r3, [r3, #32]
 80075a6:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80075ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075b2:	d108      	bne.n	80075c6 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	f003 0302 	and.w	r3, r3, #2
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d003      	beq.n	80075c6 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
      {
        frequency = LSE_VALUE;
 80075be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80075c2:	61bb      	str	r3, [r7, #24]
 80075c4:	e01f      	b.n	8007606 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80075cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075d0:	d109      	bne.n	80075e6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80075d2:	4b19      	ldr	r3, [pc, #100]	@ (8007638 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80075d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075d6:	f003 0302 	and.w	r3, r3, #2
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d003      	beq.n	80075e6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSI_VALUE;
 80075de:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80075e2:	61bb      	str	r3, [r7, #24]
 80075e4:	e00f      	b.n	8007606 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80075ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80075f0:	d11c      	bne.n	800762c <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 80075f2:	4b11      	ldr	r3, [pc, #68]	@ (8007638 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d016      	beq.n	800762c <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      {
        frequency = HSE_VALUE / 128U;
 80075fe:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8007602:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8007604:	e012      	b.n	800762c <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8007606:	e011      	b.n	800762c <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8007608:	f7ff fe62 	bl	80072d0 <HAL_RCC_GetPCLK2Freq>
 800760c:	4602      	mov	r2, r0
 800760e:	4b0a      	ldr	r3, [pc, #40]	@ (8007638 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007610:	685b      	ldr	r3, [r3, #4]
 8007612:	0b9b      	lsrs	r3, r3, #14
 8007614:	f003 0303 	and.w	r3, r3, #3
 8007618:	3301      	adds	r3, #1
 800761a:	005b      	lsls	r3, r3, #1
 800761c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007620:	61bb      	str	r3, [r7, #24]
      break;
 8007622:	e004      	b.n	800762e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    default:
    {
      break;
 8007624:	bf00      	nop
 8007626:	e002      	b.n	800762e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 8007628:	bf00      	nop
 800762a:	e000      	b.n	800762e <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 800762c:	bf00      	nop
    }
  }
  return (frequency);
 800762e:	69bb      	ldr	r3, [r7, #24]
}
 8007630:	4618      	mov	r0, r3
 8007632:	3720      	adds	r7, #32
 8007634:	46bd      	mov	sp, r7
 8007636:	bd80      	pop	{r7, pc}
 8007638:	40021000 	.word	0x40021000
 800763c:	0800a00c 	.word	0x0800a00c
 8007640:	0800a01c 	.word	0x0800a01c
 8007644:	007a1200 	.word	0x007a1200
 8007648:	003d0900 	.word	0x003d0900
 800764c:	aaaaaaab 	.word	0xaaaaaaab

08007650 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b082      	sub	sp, #8
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d101      	bne.n	8007662 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800765e:	2301      	movs	r3, #1
 8007660:	e041      	b.n	80076e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007668:	b2db      	uxtb	r3, r3
 800766a:	2b00      	cmp	r3, #0
 800766c:	d106      	bne.n	800767c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2200      	movs	r2, #0
 8007672:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	f7fa fd20 	bl	80020bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2202      	movs	r2, #2
 8007680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681a      	ldr	r2, [r3, #0]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	3304      	adds	r3, #4
 800768c:	4619      	mov	r1, r3
 800768e:	4610      	mov	r0, r2
 8007690:	f000 fd56 	bl	8008140 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2201      	movs	r2, #1
 8007698:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2201      	movs	r2, #1
 80076a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2201      	movs	r2, #1
 80076a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2201      	movs	r2, #1
 80076b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2201      	movs	r2, #1
 80076b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2201      	movs	r2, #1
 80076c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2201      	movs	r2, #1
 80076c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2201      	movs	r2, #1
 80076d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2201      	movs	r2, #1
 80076d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2201      	movs	r2, #1
 80076e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80076e4:	2300      	movs	r3, #0
}
 80076e6:	4618      	mov	r0, r3
 80076e8:	3708      	adds	r7, #8
 80076ea:	46bd      	mov	sp, r7
 80076ec:	bd80      	pop	{r7, pc}
	...

080076f0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b085      	sub	sp, #20
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076fe:	b2db      	uxtb	r3, r3
 8007700:	2b01      	cmp	r3, #1
 8007702:	d001      	beq.n	8007708 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007704:	2301      	movs	r3, #1
 8007706:	e046      	b.n	8007796 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2202      	movs	r2, #2
 800770c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a22      	ldr	r2, [pc, #136]	@ (80077a0 <HAL_TIM_Base_Start+0xb0>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d022      	beq.n	8007760 <HAL_TIM_Base_Start+0x70>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	4a21      	ldr	r2, [pc, #132]	@ (80077a4 <HAL_TIM_Base_Start+0xb4>)
 8007720:	4293      	cmp	r3, r2
 8007722:	d01d      	beq.n	8007760 <HAL_TIM_Base_Start+0x70>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800772c:	d018      	beq.n	8007760 <HAL_TIM_Base_Start+0x70>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	4a1d      	ldr	r2, [pc, #116]	@ (80077a8 <HAL_TIM_Base_Start+0xb8>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d013      	beq.n	8007760 <HAL_TIM_Base_Start+0x70>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	4a1b      	ldr	r2, [pc, #108]	@ (80077ac <HAL_TIM_Base_Start+0xbc>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d00e      	beq.n	8007760 <HAL_TIM_Base_Start+0x70>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	4a1a      	ldr	r2, [pc, #104]	@ (80077b0 <HAL_TIM_Base_Start+0xc0>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d009      	beq.n	8007760 <HAL_TIM_Base_Start+0x70>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	4a18      	ldr	r2, [pc, #96]	@ (80077b4 <HAL_TIM_Base_Start+0xc4>)
 8007752:	4293      	cmp	r3, r2
 8007754:	d004      	beq.n	8007760 <HAL_TIM_Base_Start+0x70>
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4a17      	ldr	r2, [pc, #92]	@ (80077b8 <HAL_TIM_Base_Start+0xc8>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d111      	bne.n	8007784 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	689b      	ldr	r3, [r3, #8]
 8007766:	f003 0307 	and.w	r3, r3, #7
 800776a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	2b06      	cmp	r3, #6
 8007770:	d010      	beq.n	8007794 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	681a      	ldr	r2, [r3, #0]
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	f042 0201 	orr.w	r2, r2, #1
 8007780:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007782:	e007      	b.n	8007794 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	681a      	ldr	r2, [r3, #0]
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f042 0201 	orr.w	r2, r2, #1
 8007792:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007794:	2300      	movs	r3, #0
}
 8007796:	4618      	mov	r0, r3
 8007798:	3714      	adds	r7, #20
 800779a:	46bd      	mov	sp, r7
 800779c:	bc80      	pop	{r7}
 800779e:	4770      	bx	lr
 80077a0:	40012c00 	.word	0x40012c00
 80077a4:	40013400 	.word	0x40013400
 80077a8:	40000400 	.word	0x40000400
 80077ac:	40000800 	.word	0x40000800
 80077b0:	40000c00 	.word	0x40000c00
 80077b4:	40014c00 	.word	0x40014c00
 80077b8:	40001800 	.word	0x40001800

080077bc <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80077bc:	b480      	push	{r7}
 80077be:	b083      	sub	sp, #12
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	6a1a      	ldr	r2, [r3, #32]
 80077ca:	f241 1311 	movw	r3, #4369	@ 0x1111
 80077ce:	4013      	ands	r3, r2
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d10f      	bne.n	80077f4 <HAL_TIM_Base_Stop+0x38>
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	6a1a      	ldr	r2, [r3, #32]
 80077da:	f240 4344 	movw	r3, #1092	@ 0x444
 80077de:	4013      	ands	r3, r2
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d107      	bne.n	80077f4 <HAL_TIM_Base_Stop+0x38>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	681a      	ldr	r2, [r3, #0]
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f022 0201 	bic.w	r2, r2, #1
 80077f2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2201      	movs	r2, #1
 80077f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80077fc:	2300      	movs	r3, #0
}
 80077fe:	4618      	mov	r0, r3
 8007800:	370c      	adds	r7, #12
 8007802:	46bd      	mov	sp, r7
 8007804:	bc80      	pop	{r7}
 8007806:	4770      	bx	lr

08007808 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007808:	b480      	push	{r7}
 800780a:	b085      	sub	sp, #20
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007816:	b2db      	uxtb	r3, r3
 8007818:	2b01      	cmp	r3, #1
 800781a:	d001      	beq.n	8007820 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800781c:	2301      	movs	r3, #1
 800781e:	e04e      	b.n	80078be <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2202      	movs	r2, #2
 8007824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	68da      	ldr	r2, [r3, #12]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f042 0201 	orr.w	r2, r2, #1
 8007836:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4a22      	ldr	r2, [pc, #136]	@ (80078c8 <HAL_TIM_Base_Start_IT+0xc0>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d022      	beq.n	8007888 <HAL_TIM_Base_Start_IT+0x80>
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	4a21      	ldr	r2, [pc, #132]	@ (80078cc <HAL_TIM_Base_Start_IT+0xc4>)
 8007848:	4293      	cmp	r3, r2
 800784a:	d01d      	beq.n	8007888 <HAL_TIM_Base_Start_IT+0x80>
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007854:	d018      	beq.n	8007888 <HAL_TIM_Base_Start_IT+0x80>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	4a1d      	ldr	r2, [pc, #116]	@ (80078d0 <HAL_TIM_Base_Start_IT+0xc8>)
 800785c:	4293      	cmp	r3, r2
 800785e:	d013      	beq.n	8007888 <HAL_TIM_Base_Start_IT+0x80>
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	4a1b      	ldr	r2, [pc, #108]	@ (80078d4 <HAL_TIM_Base_Start_IT+0xcc>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d00e      	beq.n	8007888 <HAL_TIM_Base_Start_IT+0x80>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	4a1a      	ldr	r2, [pc, #104]	@ (80078d8 <HAL_TIM_Base_Start_IT+0xd0>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d009      	beq.n	8007888 <HAL_TIM_Base_Start_IT+0x80>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	4a18      	ldr	r2, [pc, #96]	@ (80078dc <HAL_TIM_Base_Start_IT+0xd4>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d004      	beq.n	8007888 <HAL_TIM_Base_Start_IT+0x80>
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	4a17      	ldr	r2, [pc, #92]	@ (80078e0 <HAL_TIM_Base_Start_IT+0xd8>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d111      	bne.n	80078ac <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	689b      	ldr	r3, [r3, #8]
 800788e:	f003 0307 	and.w	r3, r3, #7
 8007892:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	2b06      	cmp	r3, #6
 8007898:	d010      	beq.n	80078bc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	681a      	ldr	r2, [r3, #0]
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f042 0201 	orr.w	r2, r2, #1
 80078a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078aa:	e007      	b.n	80078bc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	681a      	ldr	r2, [r3, #0]
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f042 0201 	orr.w	r2, r2, #1
 80078ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80078bc:	2300      	movs	r3, #0
}
 80078be:	4618      	mov	r0, r3
 80078c0:	3714      	adds	r7, #20
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bc80      	pop	{r7}
 80078c6:	4770      	bx	lr
 80078c8:	40012c00 	.word	0x40012c00
 80078cc:	40013400 	.word	0x40013400
 80078d0:	40000400 	.word	0x40000400
 80078d4:	40000800 	.word	0x40000800
 80078d8:	40000c00 	.word	0x40000c00
 80078dc:	40014c00 	.word	0x40014c00
 80078e0:	40001800 	.word	0x40001800

080078e4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b082      	sub	sp, #8
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d101      	bne.n	80078f6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80078f2:	2301      	movs	r3, #1
 80078f4:	e041      	b.n	800797a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078fc:	b2db      	uxtb	r3, r3
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d106      	bne.n	8007910 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2200      	movs	r2, #0
 8007906:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800790a:	6878      	ldr	r0, [r7, #4]
 800790c:	f000 f839 	bl	8007982 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2202      	movs	r2, #2
 8007914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681a      	ldr	r2, [r3, #0]
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	3304      	adds	r3, #4
 8007920:	4619      	mov	r1, r3
 8007922:	4610      	mov	r0, r2
 8007924:	f000 fc0c 	bl	8008140 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2201      	movs	r2, #1
 800792c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2201      	movs	r2, #1
 8007934:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2201      	movs	r2, #1
 800793c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2201      	movs	r2, #1
 8007944:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2201      	movs	r2, #1
 800794c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2201      	movs	r2, #1
 8007954:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2201      	movs	r2, #1
 800795c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2201      	movs	r2, #1
 8007964:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2201      	movs	r2, #1
 800796c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2201      	movs	r2, #1
 8007974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007978:	2300      	movs	r3, #0
}
 800797a:	4618      	mov	r0, r3
 800797c:	3708      	adds	r7, #8
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}

08007982 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007982:	b480      	push	{r7}
 8007984:	b083      	sub	sp, #12
 8007986:	af00      	add	r7, sp, #0
 8007988:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800798a:	bf00      	nop
 800798c:	370c      	adds	r7, #12
 800798e:	46bd      	mov	sp, r7
 8007990:	bc80      	pop	{r7}
 8007992:	4770      	bx	lr

08007994 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b084      	sub	sp, #16
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
 800799c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d109      	bne.n	80079b8 <HAL_TIM_PWM_Start+0x24>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80079aa:	b2db      	uxtb	r3, r3
 80079ac:	2b01      	cmp	r3, #1
 80079ae:	bf14      	ite	ne
 80079b0:	2301      	movne	r3, #1
 80079b2:	2300      	moveq	r3, #0
 80079b4:	b2db      	uxtb	r3, r3
 80079b6:	e022      	b.n	80079fe <HAL_TIM_PWM_Start+0x6a>
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	2b04      	cmp	r3, #4
 80079bc:	d109      	bne.n	80079d2 <HAL_TIM_PWM_Start+0x3e>
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80079c4:	b2db      	uxtb	r3, r3
 80079c6:	2b01      	cmp	r3, #1
 80079c8:	bf14      	ite	ne
 80079ca:	2301      	movne	r3, #1
 80079cc:	2300      	moveq	r3, #0
 80079ce:	b2db      	uxtb	r3, r3
 80079d0:	e015      	b.n	80079fe <HAL_TIM_PWM_Start+0x6a>
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	2b08      	cmp	r3, #8
 80079d6:	d109      	bne.n	80079ec <HAL_TIM_PWM_Start+0x58>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80079de:	b2db      	uxtb	r3, r3
 80079e0:	2b01      	cmp	r3, #1
 80079e2:	bf14      	ite	ne
 80079e4:	2301      	movne	r3, #1
 80079e6:	2300      	moveq	r3, #0
 80079e8:	b2db      	uxtb	r3, r3
 80079ea:	e008      	b.n	80079fe <HAL_TIM_PWM_Start+0x6a>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079f2:	b2db      	uxtb	r3, r3
 80079f4:	2b01      	cmp	r3, #1
 80079f6:	bf14      	ite	ne
 80079f8:	2301      	movne	r3, #1
 80079fa:	2300      	moveq	r3, #0
 80079fc:	b2db      	uxtb	r3, r3
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d001      	beq.n	8007a06 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007a02:	2301      	movs	r3, #1
 8007a04:	e07c      	b.n	8007b00 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d104      	bne.n	8007a16 <HAL_TIM_PWM_Start+0x82>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2202      	movs	r2, #2
 8007a10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007a14:	e013      	b.n	8007a3e <HAL_TIM_PWM_Start+0xaa>
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	2b04      	cmp	r3, #4
 8007a1a:	d104      	bne.n	8007a26 <HAL_TIM_PWM_Start+0x92>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2202      	movs	r2, #2
 8007a20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007a24:	e00b      	b.n	8007a3e <HAL_TIM_PWM_Start+0xaa>
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	2b08      	cmp	r3, #8
 8007a2a:	d104      	bne.n	8007a36 <HAL_TIM_PWM_Start+0xa2>
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2202      	movs	r2, #2
 8007a30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007a34:	e003      	b.n	8007a3e <HAL_TIM_PWM_Start+0xaa>
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2202      	movs	r2, #2
 8007a3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	2201      	movs	r2, #1
 8007a44:	6839      	ldr	r1, [r7, #0]
 8007a46:	4618      	mov	r0, r3
 8007a48:	f000 fe66 	bl	8008718 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	4a2d      	ldr	r2, [pc, #180]	@ (8007b08 <HAL_TIM_PWM_Start+0x174>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d004      	beq.n	8007a60 <HAL_TIM_PWM_Start+0xcc>
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	4a2c      	ldr	r2, [pc, #176]	@ (8007b0c <HAL_TIM_PWM_Start+0x178>)
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d101      	bne.n	8007a64 <HAL_TIM_PWM_Start+0xd0>
 8007a60:	2301      	movs	r3, #1
 8007a62:	e000      	b.n	8007a66 <HAL_TIM_PWM_Start+0xd2>
 8007a64:	2300      	movs	r3, #0
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d007      	beq.n	8007a7a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007a78:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	4a22      	ldr	r2, [pc, #136]	@ (8007b08 <HAL_TIM_PWM_Start+0x174>)
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d022      	beq.n	8007aca <HAL_TIM_PWM_Start+0x136>
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	4a20      	ldr	r2, [pc, #128]	@ (8007b0c <HAL_TIM_PWM_Start+0x178>)
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d01d      	beq.n	8007aca <HAL_TIM_PWM_Start+0x136>
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a96:	d018      	beq.n	8007aca <HAL_TIM_PWM_Start+0x136>
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	4a1c      	ldr	r2, [pc, #112]	@ (8007b10 <HAL_TIM_PWM_Start+0x17c>)
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	d013      	beq.n	8007aca <HAL_TIM_PWM_Start+0x136>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	4a1b      	ldr	r2, [pc, #108]	@ (8007b14 <HAL_TIM_PWM_Start+0x180>)
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d00e      	beq.n	8007aca <HAL_TIM_PWM_Start+0x136>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	4a19      	ldr	r2, [pc, #100]	@ (8007b18 <HAL_TIM_PWM_Start+0x184>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	d009      	beq.n	8007aca <HAL_TIM_PWM_Start+0x136>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	4a18      	ldr	r2, [pc, #96]	@ (8007b1c <HAL_TIM_PWM_Start+0x188>)
 8007abc:	4293      	cmp	r3, r2
 8007abe:	d004      	beq.n	8007aca <HAL_TIM_PWM_Start+0x136>
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	4a16      	ldr	r2, [pc, #88]	@ (8007b20 <HAL_TIM_PWM_Start+0x18c>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d111      	bne.n	8007aee <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	689b      	ldr	r3, [r3, #8]
 8007ad0:	f003 0307 	and.w	r3, r3, #7
 8007ad4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2b06      	cmp	r3, #6
 8007ada:	d010      	beq.n	8007afe <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	681a      	ldr	r2, [r3, #0]
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f042 0201 	orr.w	r2, r2, #1
 8007aea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007aec:	e007      	b.n	8007afe <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	681a      	ldr	r2, [r3, #0]
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f042 0201 	orr.w	r2, r2, #1
 8007afc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007afe:	2300      	movs	r3, #0
}
 8007b00:	4618      	mov	r0, r3
 8007b02:	3710      	adds	r7, #16
 8007b04:	46bd      	mov	sp, r7
 8007b06:	bd80      	pop	{r7, pc}
 8007b08:	40012c00 	.word	0x40012c00
 8007b0c:	40013400 	.word	0x40013400
 8007b10:	40000400 	.word	0x40000400
 8007b14:	40000800 	.word	0x40000800
 8007b18:	40000c00 	.word	0x40000c00
 8007b1c:	40014c00 	.word	0x40014c00
 8007b20:	40001800 	.word	0x40001800

08007b24 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b082      	sub	sp, #8
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
 8007b2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	2200      	movs	r2, #0
 8007b34:	6839      	ldr	r1, [r7, #0]
 8007b36:	4618      	mov	r0, r3
 8007b38:	f000 fdee 	bl	8008718 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4a2e      	ldr	r2, [pc, #184]	@ (8007bfc <HAL_TIM_PWM_Stop+0xd8>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d004      	beq.n	8007b50 <HAL_TIM_PWM_Stop+0x2c>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	4a2d      	ldr	r2, [pc, #180]	@ (8007c00 <HAL_TIM_PWM_Stop+0xdc>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d101      	bne.n	8007b54 <HAL_TIM_PWM_Stop+0x30>
 8007b50:	2301      	movs	r3, #1
 8007b52:	e000      	b.n	8007b56 <HAL_TIM_PWM_Stop+0x32>
 8007b54:	2300      	movs	r3, #0
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d017      	beq.n	8007b8a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	6a1a      	ldr	r2, [r3, #32]
 8007b60:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007b64:	4013      	ands	r3, r2
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d10f      	bne.n	8007b8a <HAL_TIM_PWM_Stop+0x66>
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	6a1a      	ldr	r2, [r3, #32]
 8007b70:	f240 4344 	movw	r3, #1092	@ 0x444
 8007b74:	4013      	ands	r3, r2
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d107      	bne.n	8007b8a <HAL_TIM_PWM_Stop+0x66>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007b88:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	6a1a      	ldr	r2, [r3, #32]
 8007b90:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007b94:	4013      	ands	r3, r2
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d10f      	bne.n	8007bba <HAL_TIM_PWM_Stop+0x96>
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	6a1a      	ldr	r2, [r3, #32]
 8007ba0:	f240 4344 	movw	r3, #1092	@ 0x444
 8007ba4:	4013      	ands	r3, r2
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d107      	bne.n	8007bba <HAL_TIM_PWM_Stop+0x96>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	681a      	ldr	r2, [r3, #0]
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f022 0201 	bic.w	r2, r2, #1
 8007bb8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d104      	bne.n	8007bca <HAL_TIM_PWM_Stop+0xa6>
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007bc8:	e013      	b.n	8007bf2 <HAL_TIM_PWM_Stop+0xce>
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	2b04      	cmp	r3, #4
 8007bce:	d104      	bne.n	8007bda <HAL_TIM_PWM_Stop+0xb6>
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007bd8:	e00b      	b.n	8007bf2 <HAL_TIM_PWM_Stop+0xce>
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	2b08      	cmp	r3, #8
 8007bde:	d104      	bne.n	8007bea <HAL_TIM_PWM_Stop+0xc6>
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2201      	movs	r2, #1
 8007be4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007be8:	e003      	b.n	8007bf2 <HAL_TIM_PWM_Stop+0xce>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2201      	movs	r2, #1
 8007bee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8007bf2:	2300      	movs	r3, #0
}
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	3708      	adds	r7, #8
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	bd80      	pop	{r7, pc}
 8007bfc:	40012c00 	.word	0x40012c00
 8007c00:	40013400 	.word	0x40013400

08007c04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b084      	sub	sp, #16
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	68db      	ldr	r3, [r3, #12]
 8007c12:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	691b      	ldr	r3, [r3, #16]
 8007c1a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007c1c:	68bb      	ldr	r3, [r7, #8]
 8007c1e:	f003 0302 	and.w	r3, r3, #2
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d020      	beq.n	8007c68 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	f003 0302 	and.w	r3, r3, #2
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d01b      	beq.n	8007c68 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f06f 0202 	mvn.w	r2, #2
 8007c38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2201      	movs	r2, #1
 8007c3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	699b      	ldr	r3, [r3, #24]
 8007c46:	f003 0303 	and.w	r3, r3, #3
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d003      	beq.n	8007c56 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007c4e:	6878      	ldr	r0, [r7, #4]
 8007c50:	f000 fa5a 	bl	8008108 <HAL_TIM_IC_CaptureCallback>
 8007c54:	e005      	b.n	8007c62 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c56:	6878      	ldr	r0, [r7, #4]
 8007c58:	f000 fa4d 	bl	80080f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c5c:	6878      	ldr	r0, [r7, #4]
 8007c5e:	f000 fa5c 	bl	800811a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2200      	movs	r2, #0
 8007c66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	f003 0304 	and.w	r3, r3, #4
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d020      	beq.n	8007cb4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	f003 0304 	and.w	r3, r3, #4
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d01b      	beq.n	8007cb4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f06f 0204 	mvn.w	r2, #4
 8007c84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2202      	movs	r2, #2
 8007c8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	699b      	ldr	r3, [r3, #24]
 8007c92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d003      	beq.n	8007ca2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c9a:	6878      	ldr	r0, [r7, #4]
 8007c9c:	f000 fa34 	bl	8008108 <HAL_TIM_IC_CaptureCallback>
 8007ca0:	e005      	b.n	8007cae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ca2:	6878      	ldr	r0, [r7, #4]
 8007ca4:	f000 fa27 	bl	80080f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ca8:	6878      	ldr	r0, [r7, #4]
 8007caa:	f000 fa36 	bl	800811a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	f003 0308 	and.w	r3, r3, #8
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d020      	beq.n	8007d00 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	f003 0308 	and.w	r3, r3, #8
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d01b      	beq.n	8007d00 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f06f 0208 	mvn.w	r2, #8
 8007cd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2204      	movs	r2, #4
 8007cd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	69db      	ldr	r3, [r3, #28]
 8007cde:	f003 0303 	and.w	r3, r3, #3
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d003      	beq.n	8007cee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f000 fa0e 	bl	8008108 <HAL_TIM_IC_CaptureCallback>
 8007cec:	e005      	b.n	8007cfa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007cee:	6878      	ldr	r0, [r7, #4]
 8007cf0:	f000 fa01 	bl	80080f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f000 fa10 	bl	800811a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	f003 0310 	and.w	r3, r3, #16
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d020      	beq.n	8007d4c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	f003 0310 	and.w	r3, r3, #16
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d01b      	beq.n	8007d4c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f06f 0210 	mvn.w	r2, #16
 8007d1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2208      	movs	r2, #8
 8007d22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	69db      	ldr	r3, [r3, #28]
 8007d2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d003      	beq.n	8007d3a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007d32:	6878      	ldr	r0, [r7, #4]
 8007d34:	f000 f9e8 	bl	8008108 <HAL_TIM_IC_CaptureCallback>
 8007d38:	e005      	b.n	8007d46 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f000 f9db 	bl	80080f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d40:	6878      	ldr	r0, [r7, #4]
 8007d42:	f000 f9ea 	bl	800811a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	2200      	movs	r2, #0
 8007d4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	f003 0301 	and.w	r3, r3, #1
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d00c      	beq.n	8007d70 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	f003 0301 	and.w	r3, r3, #1
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d007      	beq.n	8007d70 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f06f 0201 	mvn.w	r2, #1
 8007d68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007d6a:	6878      	ldr	r0, [r7, #4]
 8007d6c:	f7f9 fc40 	bl	80015f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007d70:	68bb      	ldr	r3, [r7, #8]
 8007d72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d00c      	beq.n	8007d94 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d007      	beq.n	8007d94 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007d8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	f000 fdba 	bl	8008908 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007d94:	68bb      	ldr	r3, [r7, #8]
 8007d96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d00c      	beq.n	8007db8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d007      	beq.n	8007db8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007db0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007db2:	6878      	ldr	r0, [r7, #4]
 8007db4:	f000 f9ba 	bl	800812c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	f003 0320 	and.w	r3, r3, #32
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d00c      	beq.n	8007ddc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	f003 0320 	and.w	r3, r3, #32
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d007      	beq.n	8007ddc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f06f 0220 	mvn.w	r2, #32
 8007dd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f000 fd8d 	bl	80088f6 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007ddc:	bf00      	nop
 8007dde:	3710      	adds	r7, #16
 8007de0:	46bd      	mov	sp, r7
 8007de2:	bd80      	pop	{r7, pc}

08007de4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b086      	sub	sp, #24
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	60f8      	str	r0, [r7, #12]
 8007dec:	60b9      	str	r1, [r7, #8]
 8007dee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007df0:	2300      	movs	r3, #0
 8007df2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007dfa:	2b01      	cmp	r3, #1
 8007dfc:	d101      	bne.n	8007e02 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007dfe:	2302      	movs	r3, #2
 8007e00:	e0ae      	b.n	8007f60 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	2201      	movs	r2, #1
 8007e06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2b0c      	cmp	r3, #12
 8007e0e:	f200 809f 	bhi.w	8007f50 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007e12:	a201      	add	r2, pc, #4	@ (adr r2, 8007e18 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e18:	08007e4d 	.word	0x08007e4d
 8007e1c:	08007f51 	.word	0x08007f51
 8007e20:	08007f51 	.word	0x08007f51
 8007e24:	08007f51 	.word	0x08007f51
 8007e28:	08007e8d 	.word	0x08007e8d
 8007e2c:	08007f51 	.word	0x08007f51
 8007e30:	08007f51 	.word	0x08007f51
 8007e34:	08007f51 	.word	0x08007f51
 8007e38:	08007ecf 	.word	0x08007ecf
 8007e3c:	08007f51 	.word	0x08007f51
 8007e40:	08007f51 	.word	0x08007f51
 8007e44:	08007f51 	.word	0x08007f51
 8007e48:	08007f0f 	.word	0x08007f0f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	68b9      	ldr	r1, [r7, #8]
 8007e52:	4618      	mov	r0, r3
 8007e54:	f000 fa1e 	bl	8008294 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	699a      	ldr	r2, [r3, #24]
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f042 0208 	orr.w	r2, r2, #8
 8007e66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	699a      	ldr	r2, [r3, #24]
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f022 0204 	bic.w	r2, r2, #4
 8007e76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	6999      	ldr	r1, [r3, #24]
 8007e7e:	68bb      	ldr	r3, [r7, #8]
 8007e80:	691a      	ldr	r2, [r3, #16]
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	430a      	orrs	r2, r1
 8007e88:	619a      	str	r2, [r3, #24]
      break;
 8007e8a:	e064      	b.n	8007f56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	68b9      	ldr	r1, [r7, #8]
 8007e92:	4618      	mov	r0, r3
 8007e94:	f000 fa6e 	bl	8008374 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	699a      	ldr	r2, [r3, #24]
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007ea6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	699a      	ldr	r2, [r3, #24]
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007eb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	6999      	ldr	r1, [r3, #24]
 8007ebe:	68bb      	ldr	r3, [r7, #8]
 8007ec0:	691b      	ldr	r3, [r3, #16]
 8007ec2:	021a      	lsls	r2, r3, #8
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	430a      	orrs	r2, r1
 8007eca:	619a      	str	r2, [r3, #24]
      break;
 8007ecc:	e043      	b.n	8007f56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	68b9      	ldr	r1, [r7, #8]
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	f000 fac1 	bl	800845c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	69da      	ldr	r2, [r3, #28]
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f042 0208 	orr.w	r2, r2, #8
 8007ee8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	69da      	ldr	r2, [r3, #28]
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f022 0204 	bic.w	r2, r2, #4
 8007ef8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	69d9      	ldr	r1, [r3, #28]
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	691a      	ldr	r2, [r3, #16]
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	430a      	orrs	r2, r1
 8007f0a:	61da      	str	r2, [r3, #28]
      break;
 8007f0c:	e023      	b.n	8007f56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	68b9      	ldr	r1, [r7, #8]
 8007f14:	4618      	mov	r0, r3
 8007f16:	f000 fb15 	bl	8008544 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	69da      	ldr	r2, [r3, #28]
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	69da      	ldr	r2, [r3, #28]
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	69d9      	ldr	r1, [r3, #28]
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	691b      	ldr	r3, [r3, #16]
 8007f44:	021a      	lsls	r2, r3, #8
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	430a      	orrs	r2, r1
 8007f4c:	61da      	str	r2, [r3, #28]
      break;
 8007f4e:	e002      	b.n	8007f56 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007f50:	2301      	movs	r3, #1
 8007f52:	75fb      	strb	r3, [r7, #23]
      break;
 8007f54:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007f5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f60:	4618      	mov	r0, r3
 8007f62:	3718      	adds	r7, #24
 8007f64:	46bd      	mov	sp, r7
 8007f66:	bd80      	pop	{r7, pc}

08007f68 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b084      	sub	sp, #16
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
 8007f70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007f72:	2300      	movs	r3, #0
 8007f74:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f7c:	2b01      	cmp	r3, #1
 8007f7e:	d101      	bne.n	8007f84 <HAL_TIM_ConfigClockSource+0x1c>
 8007f80:	2302      	movs	r3, #2
 8007f82:	e0b4      	b.n	80080ee <HAL_TIM_ConfigClockSource+0x186>
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2201      	movs	r2, #1
 8007f88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2202      	movs	r2, #2
 8007f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	689b      	ldr	r3, [r3, #8]
 8007f9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007fa2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007fa4:	68bb      	ldr	r3, [r7, #8]
 8007fa6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007faa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	68ba      	ldr	r2, [r7, #8]
 8007fb2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007fb4:	683b      	ldr	r3, [r7, #0]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007fbc:	d03e      	beq.n	800803c <HAL_TIM_ConfigClockSource+0xd4>
 8007fbe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007fc2:	f200 8087 	bhi.w	80080d4 <HAL_TIM_ConfigClockSource+0x16c>
 8007fc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fca:	f000 8086 	beq.w	80080da <HAL_TIM_ConfigClockSource+0x172>
 8007fce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fd2:	d87f      	bhi.n	80080d4 <HAL_TIM_ConfigClockSource+0x16c>
 8007fd4:	2b70      	cmp	r3, #112	@ 0x70
 8007fd6:	d01a      	beq.n	800800e <HAL_TIM_ConfigClockSource+0xa6>
 8007fd8:	2b70      	cmp	r3, #112	@ 0x70
 8007fda:	d87b      	bhi.n	80080d4 <HAL_TIM_ConfigClockSource+0x16c>
 8007fdc:	2b60      	cmp	r3, #96	@ 0x60
 8007fde:	d050      	beq.n	8008082 <HAL_TIM_ConfigClockSource+0x11a>
 8007fe0:	2b60      	cmp	r3, #96	@ 0x60
 8007fe2:	d877      	bhi.n	80080d4 <HAL_TIM_ConfigClockSource+0x16c>
 8007fe4:	2b50      	cmp	r3, #80	@ 0x50
 8007fe6:	d03c      	beq.n	8008062 <HAL_TIM_ConfigClockSource+0xfa>
 8007fe8:	2b50      	cmp	r3, #80	@ 0x50
 8007fea:	d873      	bhi.n	80080d4 <HAL_TIM_ConfigClockSource+0x16c>
 8007fec:	2b40      	cmp	r3, #64	@ 0x40
 8007fee:	d058      	beq.n	80080a2 <HAL_TIM_ConfigClockSource+0x13a>
 8007ff0:	2b40      	cmp	r3, #64	@ 0x40
 8007ff2:	d86f      	bhi.n	80080d4 <HAL_TIM_ConfigClockSource+0x16c>
 8007ff4:	2b30      	cmp	r3, #48	@ 0x30
 8007ff6:	d064      	beq.n	80080c2 <HAL_TIM_ConfigClockSource+0x15a>
 8007ff8:	2b30      	cmp	r3, #48	@ 0x30
 8007ffa:	d86b      	bhi.n	80080d4 <HAL_TIM_ConfigClockSource+0x16c>
 8007ffc:	2b20      	cmp	r3, #32
 8007ffe:	d060      	beq.n	80080c2 <HAL_TIM_ConfigClockSource+0x15a>
 8008000:	2b20      	cmp	r3, #32
 8008002:	d867      	bhi.n	80080d4 <HAL_TIM_ConfigClockSource+0x16c>
 8008004:	2b00      	cmp	r3, #0
 8008006:	d05c      	beq.n	80080c2 <HAL_TIM_ConfigClockSource+0x15a>
 8008008:	2b10      	cmp	r3, #16
 800800a:	d05a      	beq.n	80080c2 <HAL_TIM_ConfigClockSource+0x15a>
 800800c:	e062      	b.n	80080d4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800801a:	683b      	ldr	r3, [r7, #0]
 800801c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800801e:	f000 fb5c 	bl	80086da <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	689b      	ldr	r3, [r3, #8]
 8008028:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008030:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	68ba      	ldr	r2, [r7, #8]
 8008038:	609a      	str	r2, [r3, #8]
      break;
 800803a:	e04f      	b.n	80080dc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800804c:	f000 fb45 	bl	80086da <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	689a      	ldr	r2, [r3, #8]
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800805e:	609a      	str	r2, [r3, #8]
      break;
 8008060:	e03c      	b.n	80080dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800806e:	461a      	mov	r2, r3
 8008070:	f000 fabc 	bl	80085ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	2150      	movs	r1, #80	@ 0x50
 800807a:	4618      	mov	r0, r3
 800807c:	f000 fb13 	bl	80086a6 <TIM_ITRx_SetConfig>
      break;
 8008080:	e02c      	b.n	80080dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800808e:	461a      	mov	r2, r3
 8008090:	f000 fada 	bl	8008648 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	2160      	movs	r1, #96	@ 0x60
 800809a:	4618      	mov	r0, r3
 800809c:	f000 fb03 	bl	80086a6 <TIM_ITRx_SetConfig>
      break;
 80080a0:	e01c      	b.n	80080dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80080aa:	683b      	ldr	r3, [r7, #0]
 80080ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80080ae:	461a      	mov	r2, r3
 80080b0:	f000 fa9c 	bl	80085ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	2140      	movs	r1, #64	@ 0x40
 80080ba:	4618      	mov	r0, r3
 80080bc:	f000 faf3 	bl	80086a6 <TIM_ITRx_SetConfig>
      break;
 80080c0:	e00c      	b.n	80080dc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681a      	ldr	r2, [r3, #0]
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	4619      	mov	r1, r3
 80080cc:	4610      	mov	r0, r2
 80080ce:	f000 faea 	bl	80086a6 <TIM_ITRx_SetConfig>
      break;
 80080d2:	e003      	b.n	80080dc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80080d4:	2301      	movs	r3, #1
 80080d6:	73fb      	strb	r3, [r7, #15]
      break;
 80080d8:	e000      	b.n	80080dc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80080da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2201      	movs	r2, #1
 80080e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2200      	movs	r2, #0
 80080e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80080ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80080ee:	4618      	mov	r0, r3
 80080f0:	3710      	adds	r7, #16
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bd80      	pop	{r7, pc}

080080f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80080f6:	b480      	push	{r7}
 80080f8:	b083      	sub	sp, #12
 80080fa:	af00      	add	r7, sp, #0
 80080fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80080fe:	bf00      	nop
 8008100:	370c      	adds	r7, #12
 8008102:	46bd      	mov	sp, r7
 8008104:	bc80      	pop	{r7}
 8008106:	4770      	bx	lr

08008108 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008108:	b480      	push	{r7}
 800810a:	b083      	sub	sp, #12
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008110:	bf00      	nop
 8008112:	370c      	adds	r7, #12
 8008114:	46bd      	mov	sp, r7
 8008116:	bc80      	pop	{r7}
 8008118:	4770      	bx	lr

0800811a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800811a:	b480      	push	{r7}
 800811c:	b083      	sub	sp, #12
 800811e:	af00      	add	r7, sp, #0
 8008120:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008122:	bf00      	nop
 8008124:	370c      	adds	r7, #12
 8008126:	46bd      	mov	sp, r7
 8008128:	bc80      	pop	{r7}
 800812a:	4770      	bx	lr

0800812c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800812c:	b480      	push	{r7}
 800812e:	b083      	sub	sp, #12
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008134:	bf00      	nop
 8008136:	370c      	adds	r7, #12
 8008138:	46bd      	mov	sp, r7
 800813a:	bc80      	pop	{r7}
 800813c:	4770      	bx	lr
	...

08008140 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008140:	b480      	push	{r7}
 8008142:	b085      	sub	sp, #20
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
 8008148:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	4a45      	ldr	r2, [pc, #276]	@ (8008268 <TIM_Base_SetConfig+0x128>)
 8008154:	4293      	cmp	r3, r2
 8008156:	d013      	beq.n	8008180 <TIM_Base_SetConfig+0x40>
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	4a44      	ldr	r2, [pc, #272]	@ (800826c <TIM_Base_SetConfig+0x12c>)
 800815c:	4293      	cmp	r3, r2
 800815e:	d00f      	beq.n	8008180 <TIM_Base_SetConfig+0x40>
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008166:	d00b      	beq.n	8008180 <TIM_Base_SetConfig+0x40>
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	4a41      	ldr	r2, [pc, #260]	@ (8008270 <TIM_Base_SetConfig+0x130>)
 800816c:	4293      	cmp	r3, r2
 800816e:	d007      	beq.n	8008180 <TIM_Base_SetConfig+0x40>
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	4a40      	ldr	r2, [pc, #256]	@ (8008274 <TIM_Base_SetConfig+0x134>)
 8008174:	4293      	cmp	r3, r2
 8008176:	d003      	beq.n	8008180 <TIM_Base_SetConfig+0x40>
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	4a3f      	ldr	r2, [pc, #252]	@ (8008278 <TIM_Base_SetConfig+0x138>)
 800817c:	4293      	cmp	r3, r2
 800817e:	d108      	bne.n	8008192 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008186:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	68fa      	ldr	r2, [r7, #12]
 800818e:	4313      	orrs	r3, r2
 8008190:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	4a34      	ldr	r2, [pc, #208]	@ (8008268 <TIM_Base_SetConfig+0x128>)
 8008196:	4293      	cmp	r3, r2
 8008198:	d02b      	beq.n	80081f2 <TIM_Base_SetConfig+0xb2>
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	4a33      	ldr	r2, [pc, #204]	@ (800826c <TIM_Base_SetConfig+0x12c>)
 800819e:	4293      	cmp	r3, r2
 80081a0:	d027      	beq.n	80081f2 <TIM_Base_SetConfig+0xb2>
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081a8:	d023      	beq.n	80081f2 <TIM_Base_SetConfig+0xb2>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	4a30      	ldr	r2, [pc, #192]	@ (8008270 <TIM_Base_SetConfig+0x130>)
 80081ae:	4293      	cmp	r3, r2
 80081b0:	d01f      	beq.n	80081f2 <TIM_Base_SetConfig+0xb2>
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	4a2f      	ldr	r2, [pc, #188]	@ (8008274 <TIM_Base_SetConfig+0x134>)
 80081b6:	4293      	cmp	r3, r2
 80081b8:	d01b      	beq.n	80081f2 <TIM_Base_SetConfig+0xb2>
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	4a2e      	ldr	r2, [pc, #184]	@ (8008278 <TIM_Base_SetConfig+0x138>)
 80081be:	4293      	cmp	r3, r2
 80081c0:	d017      	beq.n	80081f2 <TIM_Base_SetConfig+0xb2>
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	4a2d      	ldr	r2, [pc, #180]	@ (800827c <TIM_Base_SetConfig+0x13c>)
 80081c6:	4293      	cmp	r3, r2
 80081c8:	d013      	beq.n	80081f2 <TIM_Base_SetConfig+0xb2>
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	4a2c      	ldr	r2, [pc, #176]	@ (8008280 <TIM_Base_SetConfig+0x140>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d00f      	beq.n	80081f2 <TIM_Base_SetConfig+0xb2>
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	4a2b      	ldr	r2, [pc, #172]	@ (8008284 <TIM_Base_SetConfig+0x144>)
 80081d6:	4293      	cmp	r3, r2
 80081d8:	d00b      	beq.n	80081f2 <TIM_Base_SetConfig+0xb2>
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	4a2a      	ldr	r2, [pc, #168]	@ (8008288 <TIM_Base_SetConfig+0x148>)
 80081de:	4293      	cmp	r3, r2
 80081e0:	d007      	beq.n	80081f2 <TIM_Base_SetConfig+0xb2>
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	4a29      	ldr	r2, [pc, #164]	@ (800828c <TIM_Base_SetConfig+0x14c>)
 80081e6:	4293      	cmp	r3, r2
 80081e8:	d003      	beq.n	80081f2 <TIM_Base_SetConfig+0xb2>
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	4a28      	ldr	r2, [pc, #160]	@ (8008290 <TIM_Base_SetConfig+0x150>)
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d108      	bne.n	8008204 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80081f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	68db      	ldr	r3, [r3, #12]
 80081fe:	68fa      	ldr	r2, [r7, #12]
 8008200:	4313      	orrs	r3, r2
 8008202:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	695b      	ldr	r3, [r3, #20]
 800820e:	4313      	orrs	r3, r2
 8008210:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	68fa      	ldr	r2, [r7, #12]
 8008216:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	689a      	ldr	r2, [r3, #8]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	681a      	ldr	r2, [r3, #0]
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	4a0f      	ldr	r2, [pc, #60]	@ (8008268 <TIM_Base_SetConfig+0x128>)
 800822c:	4293      	cmp	r3, r2
 800822e:	d003      	beq.n	8008238 <TIM_Base_SetConfig+0xf8>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	4a0e      	ldr	r2, [pc, #56]	@ (800826c <TIM_Base_SetConfig+0x12c>)
 8008234:	4293      	cmp	r3, r2
 8008236:	d103      	bne.n	8008240 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	691a      	ldr	r2, [r3, #16]
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2201      	movs	r2, #1
 8008244:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	691b      	ldr	r3, [r3, #16]
 800824a:	f003 0301 	and.w	r3, r3, #1
 800824e:	2b00      	cmp	r3, #0
 8008250:	d005      	beq.n	800825e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	691b      	ldr	r3, [r3, #16]
 8008256:	f023 0201 	bic.w	r2, r3, #1
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	611a      	str	r2, [r3, #16]
  }
}
 800825e:	bf00      	nop
 8008260:	3714      	adds	r7, #20
 8008262:	46bd      	mov	sp, r7
 8008264:	bc80      	pop	{r7}
 8008266:	4770      	bx	lr
 8008268:	40012c00 	.word	0x40012c00
 800826c:	40013400 	.word	0x40013400
 8008270:	40000400 	.word	0x40000400
 8008274:	40000800 	.word	0x40000800
 8008278:	40000c00 	.word	0x40000c00
 800827c:	40014c00 	.word	0x40014c00
 8008280:	40015000 	.word	0x40015000
 8008284:	40015400 	.word	0x40015400
 8008288:	40001800 	.word	0x40001800
 800828c:	40001c00 	.word	0x40001c00
 8008290:	40002000 	.word	0x40002000

08008294 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008294:	b480      	push	{r7}
 8008296:	b087      	sub	sp, #28
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
 800829c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	6a1b      	ldr	r3, [r3, #32]
 80082a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6a1b      	ldr	r3, [r3, #32]
 80082a8:	f023 0201 	bic.w	r2, r3, #1
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	685b      	ldr	r3, [r3, #4]
 80082b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	699b      	ldr	r3, [r3, #24]
 80082ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	f023 0303 	bic.w	r3, r3, #3
 80082ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	68fa      	ldr	r2, [r7, #12]
 80082d2:	4313      	orrs	r3, r2
 80082d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80082d6:	697b      	ldr	r3, [r7, #20]
 80082d8:	f023 0302 	bic.w	r3, r3, #2
 80082dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	689b      	ldr	r3, [r3, #8]
 80082e2:	697a      	ldr	r2, [r7, #20]
 80082e4:	4313      	orrs	r3, r2
 80082e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	4a20      	ldr	r2, [pc, #128]	@ (800836c <TIM_OC1_SetConfig+0xd8>)
 80082ec:	4293      	cmp	r3, r2
 80082ee:	d003      	beq.n	80082f8 <TIM_OC1_SetConfig+0x64>
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	4a1f      	ldr	r2, [pc, #124]	@ (8008370 <TIM_OC1_SetConfig+0xdc>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d10c      	bne.n	8008312 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80082f8:	697b      	ldr	r3, [r7, #20]
 80082fa:	f023 0308 	bic.w	r3, r3, #8
 80082fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	68db      	ldr	r3, [r3, #12]
 8008304:	697a      	ldr	r2, [r7, #20]
 8008306:	4313      	orrs	r3, r2
 8008308:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800830a:	697b      	ldr	r3, [r7, #20]
 800830c:	f023 0304 	bic.w	r3, r3, #4
 8008310:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	4a15      	ldr	r2, [pc, #84]	@ (800836c <TIM_OC1_SetConfig+0xd8>)
 8008316:	4293      	cmp	r3, r2
 8008318:	d003      	beq.n	8008322 <TIM_OC1_SetConfig+0x8e>
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	4a14      	ldr	r2, [pc, #80]	@ (8008370 <TIM_OC1_SetConfig+0xdc>)
 800831e:	4293      	cmp	r3, r2
 8008320:	d111      	bne.n	8008346 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008322:	693b      	ldr	r3, [r7, #16]
 8008324:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008328:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800832a:	693b      	ldr	r3, [r7, #16]
 800832c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008330:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008332:	683b      	ldr	r3, [r7, #0]
 8008334:	695b      	ldr	r3, [r3, #20]
 8008336:	693a      	ldr	r2, [r7, #16]
 8008338:	4313      	orrs	r3, r2
 800833a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	699b      	ldr	r3, [r3, #24]
 8008340:	693a      	ldr	r2, [r7, #16]
 8008342:	4313      	orrs	r3, r2
 8008344:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	693a      	ldr	r2, [r7, #16]
 800834a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	68fa      	ldr	r2, [r7, #12]
 8008350:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	685a      	ldr	r2, [r3, #4]
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	697a      	ldr	r2, [r7, #20]
 800835e:	621a      	str	r2, [r3, #32]
}
 8008360:	bf00      	nop
 8008362:	371c      	adds	r7, #28
 8008364:	46bd      	mov	sp, r7
 8008366:	bc80      	pop	{r7}
 8008368:	4770      	bx	lr
 800836a:	bf00      	nop
 800836c:	40012c00 	.word	0x40012c00
 8008370:	40013400 	.word	0x40013400

08008374 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008374:	b480      	push	{r7}
 8008376:	b087      	sub	sp, #28
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
 800837c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6a1b      	ldr	r3, [r3, #32]
 8008382:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	6a1b      	ldr	r3, [r3, #32]
 8008388:	f023 0210 	bic.w	r2, r3, #16
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	685b      	ldr	r3, [r3, #4]
 8008394:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	699b      	ldr	r3, [r3, #24]
 800839a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80083aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	021b      	lsls	r3, r3, #8
 80083b2:	68fa      	ldr	r2, [r7, #12]
 80083b4:	4313      	orrs	r3, r2
 80083b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80083b8:	697b      	ldr	r3, [r7, #20]
 80083ba:	f023 0320 	bic.w	r3, r3, #32
 80083be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	689b      	ldr	r3, [r3, #8]
 80083c4:	011b      	lsls	r3, r3, #4
 80083c6:	697a      	ldr	r2, [r7, #20]
 80083c8:	4313      	orrs	r3, r2
 80083ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	4a21      	ldr	r2, [pc, #132]	@ (8008454 <TIM_OC2_SetConfig+0xe0>)
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d003      	beq.n	80083dc <TIM_OC2_SetConfig+0x68>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	4a20      	ldr	r2, [pc, #128]	@ (8008458 <TIM_OC2_SetConfig+0xe4>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d10d      	bne.n	80083f8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80083dc:	697b      	ldr	r3, [r7, #20]
 80083de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80083e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	68db      	ldr	r3, [r3, #12]
 80083e8:	011b      	lsls	r3, r3, #4
 80083ea:	697a      	ldr	r2, [r7, #20]
 80083ec:	4313      	orrs	r3, r2
 80083ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80083f0:	697b      	ldr	r3, [r7, #20]
 80083f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80083f6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	4a16      	ldr	r2, [pc, #88]	@ (8008454 <TIM_OC2_SetConfig+0xe0>)
 80083fc:	4293      	cmp	r3, r2
 80083fe:	d003      	beq.n	8008408 <TIM_OC2_SetConfig+0x94>
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	4a15      	ldr	r2, [pc, #84]	@ (8008458 <TIM_OC2_SetConfig+0xe4>)
 8008404:	4293      	cmp	r3, r2
 8008406:	d113      	bne.n	8008430 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008408:	693b      	ldr	r3, [r7, #16]
 800840a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800840e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008410:	693b      	ldr	r3, [r7, #16]
 8008412:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008416:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	695b      	ldr	r3, [r3, #20]
 800841c:	009b      	lsls	r3, r3, #2
 800841e:	693a      	ldr	r2, [r7, #16]
 8008420:	4313      	orrs	r3, r2
 8008422:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	699b      	ldr	r3, [r3, #24]
 8008428:	009b      	lsls	r3, r3, #2
 800842a:	693a      	ldr	r2, [r7, #16]
 800842c:	4313      	orrs	r3, r2
 800842e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	693a      	ldr	r2, [r7, #16]
 8008434:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	68fa      	ldr	r2, [r7, #12]
 800843a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	685a      	ldr	r2, [r3, #4]
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	697a      	ldr	r2, [r7, #20]
 8008448:	621a      	str	r2, [r3, #32]
}
 800844a:	bf00      	nop
 800844c:	371c      	adds	r7, #28
 800844e:	46bd      	mov	sp, r7
 8008450:	bc80      	pop	{r7}
 8008452:	4770      	bx	lr
 8008454:	40012c00 	.word	0x40012c00
 8008458:	40013400 	.word	0x40013400

0800845c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800845c:	b480      	push	{r7}
 800845e:	b087      	sub	sp, #28
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
 8008464:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6a1b      	ldr	r3, [r3, #32]
 800846a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6a1b      	ldr	r3, [r3, #32]
 8008470:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	685b      	ldr	r3, [r3, #4]
 800847c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	69db      	ldr	r3, [r3, #28]
 8008482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800848a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	f023 0303 	bic.w	r3, r3, #3
 8008492:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	68fa      	ldr	r2, [r7, #12]
 800849a:	4313      	orrs	r3, r2
 800849c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800849e:	697b      	ldr	r3, [r7, #20]
 80084a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80084a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	689b      	ldr	r3, [r3, #8]
 80084aa:	021b      	lsls	r3, r3, #8
 80084ac:	697a      	ldr	r2, [r7, #20]
 80084ae:	4313      	orrs	r3, r2
 80084b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	4a21      	ldr	r2, [pc, #132]	@ (800853c <TIM_OC3_SetConfig+0xe0>)
 80084b6:	4293      	cmp	r3, r2
 80084b8:	d003      	beq.n	80084c2 <TIM_OC3_SetConfig+0x66>
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	4a20      	ldr	r2, [pc, #128]	@ (8008540 <TIM_OC3_SetConfig+0xe4>)
 80084be:	4293      	cmp	r3, r2
 80084c0:	d10d      	bne.n	80084de <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80084c2:	697b      	ldr	r3, [r7, #20]
 80084c4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80084c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	68db      	ldr	r3, [r3, #12]
 80084ce:	021b      	lsls	r3, r3, #8
 80084d0:	697a      	ldr	r2, [r7, #20]
 80084d2:	4313      	orrs	r3, r2
 80084d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80084d6:	697b      	ldr	r3, [r7, #20]
 80084d8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80084dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	4a16      	ldr	r2, [pc, #88]	@ (800853c <TIM_OC3_SetConfig+0xe0>)
 80084e2:	4293      	cmp	r3, r2
 80084e4:	d003      	beq.n	80084ee <TIM_OC3_SetConfig+0x92>
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	4a15      	ldr	r2, [pc, #84]	@ (8008540 <TIM_OC3_SetConfig+0xe4>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d113      	bne.n	8008516 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80084ee:	693b      	ldr	r3, [r7, #16]
 80084f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80084f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80084f6:	693b      	ldr	r3, [r7, #16]
 80084f8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80084fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	695b      	ldr	r3, [r3, #20]
 8008502:	011b      	lsls	r3, r3, #4
 8008504:	693a      	ldr	r2, [r7, #16]
 8008506:	4313      	orrs	r3, r2
 8008508:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	699b      	ldr	r3, [r3, #24]
 800850e:	011b      	lsls	r3, r3, #4
 8008510:	693a      	ldr	r2, [r7, #16]
 8008512:	4313      	orrs	r3, r2
 8008514:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	693a      	ldr	r2, [r7, #16]
 800851a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	68fa      	ldr	r2, [r7, #12]
 8008520:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	685a      	ldr	r2, [r3, #4]
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	697a      	ldr	r2, [r7, #20]
 800852e:	621a      	str	r2, [r3, #32]
}
 8008530:	bf00      	nop
 8008532:	371c      	adds	r7, #28
 8008534:	46bd      	mov	sp, r7
 8008536:	bc80      	pop	{r7}
 8008538:	4770      	bx	lr
 800853a:	bf00      	nop
 800853c:	40012c00 	.word	0x40012c00
 8008540:	40013400 	.word	0x40013400

08008544 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008544:	b480      	push	{r7}
 8008546:	b087      	sub	sp, #28
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
 800854c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	6a1b      	ldr	r3, [r3, #32]
 8008552:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	6a1b      	ldr	r3, [r3, #32]
 8008558:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	685b      	ldr	r3, [r3, #4]
 8008564:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	69db      	ldr	r3, [r3, #28]
 800856a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008572:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800857a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	021b      	lsls	r3, r3, #8
 8008582:	68fa      	ldr	r2, [r7, #12]
 8008584:	4313      	orrs	r3, r2
 8008586:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008588:	693b      	ldr	r3, [r7, #16]
 800858a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800858e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	689b      	ldr	r3, [r3, #8]
 8008594:	031b      	lsls	r3, r3, #12
 8008596:	693a      	ldr	r2, [r7, #16]
 8008598:	4313      	orrs	r3, r2
 800859a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	4a11      	ldr	r2, [pc, #68]	@ (80085e4 <TIM_OC4_SetConfig+0xa0>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d003      	beq.n	80085ac <TIM_OC4_SetConfig+0x68>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	4a10      	ldr	r2, [pc, #64]	@ (80085e8 <TIM_OC4_SetConfig+0xa4>)
 80085a8:	4293      	cmp	r3, r2
 80085aa:	d109      	bne.n	80085c0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80085ac:	697b      	ldr	r3, [r7, #20]
 80085ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80085b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	695b      	ldr	r3, [r3, #20]
 80085b8:	019b      	lsls	r3, r3, #6
 80085ba:	697a      	ldr	r2, [r7, #20]
 80085bc:	4313      	orrs	r3, r2
 80085be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	697a      	ldr	r2, [r7, #20]
 80085c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	68fa      	ldr	r2, [r7, #12]
 80085ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	685a      	ldr	r2, [r3, #4]
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	693a      	ldr	r2, [r7, #16]
 80085d8:	621a      	str	r2, [r3, #32]
}
 80085da:	bf00      	nop
 80085dc:	371c      	adds	r7, #28
 80085de:	46bd      	mov	sp, r7
 80085e0:	bc80      	pop	{r7}
 80085e2:	4770      	bx	lr
 80085e4:	40012c00 	.word	0x40012c00
 80085e8:	40013400 	.word	0x40013400

080085ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80085ec:	b480      	push	{r7}
 80085ee:	b087      	sub	sp, #28
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	60f8      	str	r0, [r7, #12]
 80085f4:	60b9      	str	r1, [r7, #8]
 80085f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	6a1b      	ldr	r3, [r3, #32]
 80085fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	6a1b      	ldr	r3, [r3, #32]
 8008602:	f023 0201 	bic.w	r2, r3, #1
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	699b      	ldr	r3, [r3, #24]
 800860e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008610:	693b      	ldr	r3, [r7, #16]
 8008612:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008616:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	011b      	lsls	r3, r3, #4
 800861c:	693a      	ldr	r2, [r7, #16]
 800861e:	4313      	orrs	r3, r2
 8008620:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008622:	697b      	ldr	r3, [r7, #20]
 8008624:	f023 030a 	bic.w	r3, r3, #10
 8008628:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800862a:	697a      	ldr	r2, [r7, #20]
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	4313      	orrs	r3, r2
 8008630:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	693a      	ldr	r2, [r7, #16]
 8008636:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	697a      	ldr	r2, [r7, #20]
 800863c:	621a      	str	r2, [r3, #32]
}
 800863e:	bf00      	nop
 8008640:	371c      	adds	r7, #28
 8008642:	46bd      	mov	sp, r7
 8008644:	bc80      	pop	{r7}
 8008646:	4770      	bx	lr

08008648 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008648:	b480      	push	{r7}
 800864a:	b087      	sub	sp, #28
 800864c:	af00      	add	r7, sp, #0
 800864e:	60f8      	str	r0, [r7, #12]
 8008650:	60b9      	str	r1, [r7, #8]
 8008652:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	6a1b      	ldr	r3, [r3, #32]
 8008658:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	6a1b      	ldr	r3, [r3, #32]
 800865e:	f023 0210 	bic.w	r2, r3, #16
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	699b      	ldr	r3, [r3, #24]
 800866a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800866c:	693b      	ldr	r3, [r7, #16]
 800866e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008672:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	031b      	lsls	r3, r3, #12
 8008678:	693a      	ldr	r2, [r7, #16]
 800867a:	4313      	orrs	r3, r2
 800867c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008684:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	011b      	lsls	r3, r3, #4
 800868a:	697a      	ldr	r2, [r7, #20]
 800868c:	4313      	orrs	r3, r2
 800868e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	693a      	ldr	r2, [r7, #16]
 8008694:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	697a      	ldr	r2, [r7, #20]
 800869a:	621a      	str	r2, [r3, #32]
}
 800869c:	bf00      	nop
 800869e:	371c      	adds	r7, #28
 80086a0:	46bd      	mov	sp, r7
 80086a2:	bc80      	pop	{r7}
 80086a4:	4770      	bx	lr

080086a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80086a6:	b480      	push	{r7}
 80086a8:	b085      	sub	sp, #20
 80086aa:	af00      	add	r7, sp, #0
 80086ac:	6078      	str	r0, [r7, #4]
 80086ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	689b      	ldr	r3, [r3, #8]
 80086b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80086be:	683a      	ldr	r2, [r7, #0]
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	4313      	orrs	r3, r2
 80086c4:	f043 0307 	orr.w	r3, r3, #7
 80086c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	68fa      	ldr	r2, [r7, #12]
 80086ce:	609a      	str	r2, [r3, #8]
}
 80086d0:	bf00      	nop
 80086d2:	3714      	adds	r7, #20
 80086d4:	46bd      	mov	sp, r7
 80086d6:	bc80      	pop	{r7}
 80086d8:	4770      	bx	lr

080086da <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80086da:	b480      	push	{r7}
 80086dc:	b087      	sub	sp, #28
 80086de:	af00      	add	r7, sp, #0
 80086e0:	60f8      	str	r0, [r7, #12]
 80086e2:	60b9      	str	r1, [r7, #8]
 80086e4:	607a      	str	r2, [r7, #4]
 80086e6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	689b      	ldr	r3, [r3, #8]
 80086ec:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80086ee:	697b      	ldr	r3, [r7, #20]
 80086f0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80086f4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	021a      	lsls	r2, r3, #8
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	431a      	orrs	r2, r3
 80086fe:	68bb      	ldr	r3, [r7, #8]
 8008700:	4313      	orrs	r3, r2
 8008702:	697a      	ldr	r2, [r7, #20]
 8008704:	4313      	orrs	r3, r2
 8008706:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	697a      	ldr	r2, [r7, #20]
 800870c:	609a      	str	r2, [r3, #8]
}
 800870e:	bf00      	nop
 8008710:	371c      	adds	r7, #28
 8008712:	46bd      	mov	sp, r7
 8008714:	bc80      	pop	{r7}
 8008716:	4770      	bx	lr

08008718 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008718:	b480      	push	{r7}
 800871a:	b087      	sub	sp, #28
 800871c:	af00      	add	r7, sp, #0
 800871e:	60f8      	str	r0, [r7, #12]
 8008720:	60b9      	str	r1, [r7, #8]
 8008722:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	f003 031f 	and.w	r3, r3, #31
 800872a:	2201      	movs	r2, #1
 800872c:	fa02 f303 	lsl.w	r3, r2, r3
 8008730:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	6a1a      	ldr	r2, [r3, #32]
 8008736:	697b      	ldr	r3, [r7, #20]
 8008738:	43db      	mvns	r3, r3
 800873a:	401a      	ands	r2, r3
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	6a1a      	ldr	r2, [r3, #32]
 8008744:	68bb      	ldr	r3, [r7, #8]
 8008746:	f003 031f 	and.w	r3, r3, #31
 800874a:	6879      	ldr	r1, [r7, #4]
 800874c:	fa01 f303 	lsl.w	r3, r1, r3
 8008750:	431a      	orrs	r2, r3
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	621a      	str	r2, [r3, #32]
}
 8008756:	bf00      	nop
 8008758:	371c      	adds	r7, #28
 800875a:	46bd      	mov	sp, r7
 800875c:	bc80      	pop	{r7}
 800875e:	4770      	bx	lr

08008760 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008760:	b480      	push	{r7}
 8008762:	b085      	sub	sp, #20
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
 8008768:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008770:	2b01      	cmp	r3, #1
 8008772:	d101      	bne.n	8008778 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008774:	2302      	movs	r3, #2
 8008776:	e05a      	b.n	800882e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2201      	movs	r2, #1
 800877c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2202      	movs	r2, #2
 8008784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	685b      	ldr	r3, [r3, #4]
 800878e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	689b      	ldr	r3, [r3, #8]
 8008796:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800879e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80087a0:	683b      	ldr	r3, [r7, #0]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	68fa      	ldr	r2, [r7, #12]
 80087a6:	4313      	orrs	r3, r2
 80087a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	68fa      	ldr	r2, [r7, #12]
 80087b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	4a20      	ldr	r2, [pc, #128]	@ (8008838 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80087b8:	4293      	cmp	r3, r2
 80087ba:	d022      	beq.n	8008802 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	4a1e      	ldr	r2, [pc, #120]	@ (800883c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80087c2:	4293      	cmp	r3, r2
 80087c4:	d01d      	beq.n	8008802 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087ce:	d018      	beq.n	8008802 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	4a1a      	ldr	r2, [pc, #104]	@ (8008840 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80087d6:	4293      	cmp	r3, r2
 80087d8:	d013      	beq.n	8008802 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	4a19      	ldr	r2, [pc, #100]	@ (8008844 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80087e0:	4293      	cmp	r3, r2
 80087e2:	d00e      	beq.n	8008802 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	4a17      	ldr	r2, [pc, #92]	@ (8008848 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80087ea:	4293      	cmp	r3, r2
 80087ec:	d009      	beq.n	8008802 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	4a16      	ldr	r2, [pc, #88]	@ (800884c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80087f4:	4293      	cmp	r3, r2
 80087f6:	d004      	beq.n	8008802 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4a14      	ldr	r2, [pc, #80]	@ (8008850 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d10c      	bne.n	800881c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008802:	68bb      	ldr	r3, [r7, #8]
 8008804:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008808:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	685b      	ldr	r3, [r3, #4]
 800880e:	68ba      	ldr	r2, [r7, #8]
 8008810:	4313      	orrs	r3, r2
 8008812:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	68ba      	ldr	r2, [r7, #8]
 800881a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2201      	movs	r2, #1
 8008820:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2200      	movs	r2, #0
 8008828:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800882c:	2300      	movs	r3, #0
}
 800882e:	4618      	mov	r0, r3
 8008830:	3714      	adds	r7, #20
 8008832:	46bd      	mov	sp, r7
 8008834:	bc80      	pop	{r7}
 8008836:	4770      	bx	lr
 8008838:	40012c00 	.word	0x40012c00
 800883c:	40013400 	.word	0x40013400
 8008840:	40000400 	.word	0x40000400
 8008844:	40000800 	.word	0x40000800
 8008848:	40000c00 	.word	0x40000c00
 800884c:	40014c00 	.word	0x40014c00
 8008850:	40001800 	.word	0x40001800

08008854 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008854:	b480      	push	{r7}
 8008856:	b085      	sub	sp, #20
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
 800885c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800885e:	2300      	movs	r3, #0
 8008860:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008868:	2b01      	cmp	r3, #1
 800886a:	d101      	bne.n	8008870 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800886c:	2302      	movs	r3, #2
 800886e:	e03d      	b.n	80088ec <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2201      	movs	r2, #1
 8008874:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	68db      	ldr	r3, [r3, #12]
 8008882:	4313      	orrs	r3, r2
 8008884:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	689b      	ldr	r3, [r3, #8]
 8008890:	4313      	orrs	r3, r2
 8008892:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	685b      	ldr	r3, [r3, #4]
 800889e:	4313      	orrs	r3, r2
 80088a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	4313      	orrs	r3, r2
 80088ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	691b      	ldr	r3, [r3, #16]
 80088ba:	4313      	orrs	r3, r2
 80088bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	695b      	ldr	r3, [r3, #20]
 80088c8:	4313      	orrs	r3, r2
 80088ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	69db      	ldr	r3, [r3, #28]
 80088d6:	4313      	orrs	r3, r2
 80088d8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	68fa      	ldr	r2, [r7, #12]
 80088e0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2200      	movs	r2, #0
 80088e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80088ea:	2300      	movs	r3, #0
}
 80088ec:	4618      	mov	r0, r3
 80088ee:	3714      	adds	r7, #20
 80088f0:	46bd      	mov	sp, r7
 80088f2:	bc80      	pop	{r7}
 80088f4:	4770      	bx	lr

080088f6 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80088f6:	b480      	push	{r7}
 80088f8:	b083      	sub	sp, #12
 80088fa:	af00      	add	r7, sp, #0
 80088fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80088fe:	bf00      	nop
 8008900:	370c      	adds	r7, #12
 8008902:	46bd      	mov	sp, r7
 8008904:	bc80      	pop	{r7}
 8008906:	4770      	bx	lr

08008908 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008908:	b480      	push	{r7}
 800890a:	b083      	sub	sp, #12
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008910:	bf00      	nop
 8008912:	370c      	adds	r7, #12
 8008914:	46bd      	mov	sp, r7
 8008916:	bc80      	pop	{r7}
 8008918:	4770      	bx	lr

0800891a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800891a:	b580      	push	{r7, lr}
 800891c:	b082      	sub	sp, #8
 800891e:	af00      	add	r7, sp, #0
 8008920:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d101      	bne.n	800892c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008928:	2301      	movs	r3, #1
 800892a:	e042      	b.n	80089b2 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008932:	b2db      	uxtb	r3, r3
 8008934:	2b00      	cmp	r3, #0
 8008936:	d106      	bne.n	8008946 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2200      	movs	r2, #0
 800893c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008940:	6878      	ldr	r0, [r7, #4]
 8008942:	f7f9 fe69 	bl	8002618 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	2224      	movs	r2, #36	@ 0x24
 800894a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	68da      	ldr	r2, [r3, #12]
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800895c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f000 ffc0 	bl	80098e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	691a      	ldr	r2, [r3, #16]
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008972:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	695a      	ldr	r2, [r3, #20]
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008982:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	68da      	ldr	r2, [r3, #12]
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008992:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2200      	movs	r2, #0
 8008998:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2220      	movs	r2, #32
 800899e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2220      	movs	r2, #32
 80089a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2200      	movs	r2, #0
 80089ae:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80089b0:	2300      	movs	r3, #0
}
 80089b2:	4618      	mov	r0, r3
 80089b4:	3708      	adds	r7, #8
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}
	...

080089bc <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b08c      	sub	sp, #48	@ 0x30
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	60f8      	str	r0, [r7, #12]
 80089c4:	60b9      	str	r1, [r7, #8]
 80089c6:	4613      	mov	r3, r2
 80089c8:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80089d0:	b2db      	uxtb	r3, r3
 80089d2:	2b20      	cmp	r3, #32
 80089d4:	d156      	bne.n	8008a84 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d002      	beq.n	80089e2 <HAL_UART_Transmit_DMA+0x26>
 80089dc:	88fb      	ldrh	r3, [r7, #6]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d101      	bne.n	80089e6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80089e2:	2301      	movs	r3, #1
 80089e4:	e04f      	b.n	8008a86 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80089e6:	68ba      	ldr	r2, [r7, #8]
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	88fa      	ldrh	r2, [r7, #6]
 80089f0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	88fa      	ldrh	r2, [r7, #6]
 80089f6:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	2200      	movs	r2, #0
 80089fc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	2221      	movs	r2, #33	@ 0x21
 8008a02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a0a:	4a21      	ldr	r2, [pc, #132]	@ (8008a90 <HAL_UART_Transmit_DMA+0xd4>)
 8008a0c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a12:	4a20      	ldr	r2, [pc, #128]	@ (8008a94 <HAL_UART_Transmit_DMA+0xd8>)
 8008a14:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a1a:	4a1f      	ldr	r2, [pc, #124]	@ (8008a98 <HAL_UART_Transmit_DMA+0xdc>)
 8008a1c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a22:	2200      	movs	r2, #0
 8008a24:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 8008a26:	f107 0308 	add.w	r3, r7, #8
 8008a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8008a30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a32:	6819      	ldr	r1, [r3, #0]
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	3304      	adds	r3, #4
 8008a3a:	461a      	mov	r2, r3
 8008a3c:	88fb      	ldrh	r3, [r7, #6]
 8008a3e:	f7fc ff45 	bl	80058cc <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008a4a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	3314      	adds	r3, #20
 8008a52:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a54:	69bb      	ldr	r3, [r7, #24]
 8008a56:	e853 3f00 	ldrex	r3, [r3]
 8008a5a:	617b      	str	r3, [r7, #20]
   return(result);
 8008a5c:	697b      	ldr	r3, [r7, #20]
 8008a5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a62:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	3314      	adds	r3, #20
 8008a6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008a6c:	627a      	str	r2, [r7, #36]	@ 0x24
 8008a6e:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a70:	6a39      	ldr	r1, [r7, #32]
 8008a72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a74:	e841 2300 	strex	r3, r2, [r1]
 8008a78:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a7a:	69fb      	ldr	r3, [r7, #28]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d1e5      	bne.n	8008a4c <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8008a80:	2300      	movs	r3, #0
 8008a82:	e000      	b.n	8008a86 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8008a84:	2302      	movs	r3, #2
  }
}
 8008a86:	4618      	mov	r0, r3
 8008a88:	3730      	adds	r7, #48	@ 0x30
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	bd80      	pop	{r7, pc}
 8008a8e:	bf00      	nop
 8008a90:	08009179 	.word	0x08009179
 8008a94:	08009213 	.word	0x08009213
 8008a98:	08009397 	.word	0x08009397

08008a9c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b084      	sub	sp, #16
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	60f8      	str	r0, [r7, #12]
 8008aa4:	60b9      	str	r1, [r7, #8]
 8008aa6:	4613      	mov	r3, r2
 8008aa8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008ab0:	b2db      	uxtb	r3, r3
 8008ab2:	2b20      	cmp	r3, #32
 8008ab4:	d112      	bne.n	8008adc <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008ab6:	68bb      	ldr	r3, [r7, #8]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d002      	beq.n	8008ac2 <HAL_UART_Receive_DMA+0x26>
 8008abc:	88fb      	ldrh	r3, [r7, #6]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d101      	bne.n	8008ac6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8008ac2:	2301      	movs	r3, #1
 8008ac4:	e00b      	b.n	8008ade <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	2200      	movs	r2, #0
 8008aca:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008acc:	88fb      	ldrh	r3, [r7, #6]
 8008ace:	461a      	mov	r2, r3
 8008ad0:	68b9      	ldr	r1, [r7, #8]
 8008ad2:	68f8      	ldr	r0, [r7, #12]
 8008ad4:	f000 fcaa 	bl	800942c <UART_Start_Receive_DMA>
 8008ad8:	4603      	mov	r3, r0
 8008ada:	e000      	b.n	8008ade <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008adc:	2302      	movs	r3, #2
  }
}
 8008ade:	4618      	mov	r0, r3
 8008ae0:	3710      	adds	r7, #16
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bd80      	pop	{r7, pc}

08008ae6 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8008ae6:	b580      	push	{r7, lr}
 8008ae8:	b090      	sub	sp, #64	@ 0x40
 8008aea:	af00      	add	r7, sp, #0
 8008aec:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008aee:	2300      	movs	r3, #0
 8008af0:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	695b      	ldr	r3, [r3, #20]
 8008af8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	bf14      	ite	ne
 8008b00:	2301      	movne	r3, #1
 8008b02:	2300      	moveq	r3, #0
 8008b04:	b2db      	uxtb	r3, r3
 8008b06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b0e:	b2db      	uxtb	r3, r3
 8008b10:	2b21      	cmp	r3, #33	@ 0x21
 8008b12:	d128      	bne.n	8008b66 <HAL_UART_DMAStop+0x80>
 8008b14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d025      	beq.n	8008b66 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	3314      	adds	r3, #20
 8008b20:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b24:	e853 3f00 	ldrex	r3, [r3]
 8008b28:	623b      	str	r3, [r7, #32]
   return(result);
 8008b2a:	6a3b      	ldr	r3, [r7, #32]
 8008b2c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008b30:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	3314      	adds	r3, #20
 8008b38:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008b3a:	633a      	str	r2, [r7, #48]	@ 0x30
 8008b3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008b40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b42:	e841 2300 	strex	r3, r2, [r1]
 8008b46:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d1e5      	bne.n	8008b1a <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d004      	beq.n	8008b60 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	f7fc ff16 	bl	800598c <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f000 fcfd 	bl	8009560 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	695b      	ldr	r3, [r3, #20]
 8008b6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	bf14      	ite	ne
 8008b74:	2301      	movne	r3, #1
 8008b76:	2300      	moveq	r3, #0
 8008b78:	b2db      	uxtb	r3, r3
 8008b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008b82:	b2db      	uxtb	r3, r3
 8008b84:	2b22      	cmp	r3, #34	@ 0x22
 8008b86:	d128      	bne.n	8008bda <HAL_UART_DMAStop+0xf4>
 8008b88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d025      	beq.n	8008bda <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	3314      	adds	r3, #20
 8008b94:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b96:	693b      	ldr	r3, [r7, #16]
 8008b98:	e853 3f00 	ldrex	r3, [r3]
 8008b9c:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ba4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	3314      	adds	r3, #20
 8008bac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008bae:	61fa      	str	r2, [r7, #28]
 8008bb0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bb2:	69b9      	ldr	r1, [r7, #24]
 8008bb4:	69fa      	ldr	r2, [r7, #28]
 8008bb6:	e841 2300 	strex	r3, r2, [r1]
 8008bba:	617b      	str	r3, [r7, #20]
   return(result);
 8008bbc:	697b      	ldr	r3, [r7, #20]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d1e5      	bne.n	8008b8e <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d004      	beq.n	8008bd4 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bce:	4618      	mov	r0, r3
 8008bd0:	f7fc fedc 	bl	800598c <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8008bd4:	6878      	ldr	r0, [r7, #4]
 8008bd6:	f000 fcea 	bl	80095ae <UART_EndRxTransfer>
  }

  return HAL_OK;
 8008bda:	2300      	movs	r3, #0
}
 8008bdc:	4618      	mov	r0, r3
 8008bde:	3740      	adds	r7, #64	@ 0x40
 8008be0:	46bd      	mov	sp, r7
 8008be2:	bd80      	pop	{r7, pc}

08008be4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b0ba      	sub	sp, #232	@ 0xe8
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	68db      	ldr	r3, [r3, #12]
 8008bfc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	695b      	ldr	r3, [r3, #20]
 8008c06:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008c10:	2300      	movs	r3, #0
 8008c12:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008c16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c1a:	f003 030f 	and.w	r3, r3, #15
 8008c1e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008c22:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d10f      	bne.n	8008c4a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008c2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c2e:	f003 0320 	and.w	r3, r3, #32
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d009      	beq.n	8008c4a <HAL_UART_IRQHandler+0x66>
 8008c36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c3a:	f003 0320 	and.w	r3, r3, #32
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d003      	beq.n	8008c4a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008c42:	6878      	ldr	r0, [r7, #4]
 8008c44:	f000 fd90 	bl	8009768 <UART_Receive_IT>
      return;
 8008c48:	e25b      	b.n	8009102 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008c4a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	f000 80de 	beq.w	8008e10 <HAL_UART_IRQHandler+0x22c>
 8008c54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c58:	f003 0301 	and.w	r3, r3, #1
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d106      	bne.n	8008c6e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008c60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c64:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	f000 80d1 	beq.w	8008e10 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008c6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c72:	f003 0301 	and.w	r3, r3, #1
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d00b      	beq.n	8008c92 <HAL_UART_IRQHandler+0xae>
 8008c7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d005      	beq.n	8008c92 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c8a:	f043 0201 	orr.w	r2, r3, #1
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008c92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c96:	f003 0304 	and.w	r3, r3, #4
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d00b      	beq.n	8008cb6 <HAL_UART_IRQHandler+0xd2>
 8008c9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ca2:	f003 0301 	and.w	r3, r3, #1
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d005      	beq.n	8008cb6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cae:	f043 0202 	orr.w	r2, r3, #2
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008cb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cba:	f003 0302 	and.w	r3, r3, #2
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d00b      	beq.n	8008cda <HAL_UART_IRQHandler+0xf6>
 8008cc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008cc6:	f003 0301 	and.w	r3, r3, #1
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d005      	beq.n	8008cda <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cd2:	f043 0204 	orr.w	r2, r3, #4
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008cda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cde:	f003 0308 	and.w	r3, r3, #8
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d011      	beq.n	8008d0a <HAL_UART_IRQHandler+0x126>
 8008ce6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008cea:	f003 0320 	and.w	r3, r3, #32
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d105      	bne.n	8008cfe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008cf2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008cf6:	f003 0301 	and.w	r3, r3, #1
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d005      	beq.n	8008d0a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d02:	f043 0208 	orr.w	r2, r3, #8
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	f000 81f2 	beq.w	80090f8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008d14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d18:	f003 0320 	and.w	r3, r3, #32
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d008      	beq.n	8008d32 <HAL_UART_IRQHandler+0x14e>
 8008d20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d24:	f003 0320 	and.w	r3, r3, #32
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d002      	beq.n	8008d32 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008d2c:	6878      	ldr	r0, [r7, #4]
 8008d2e:	f000 fd1b 	bl	8009768 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	695b      	ldr	r3, [r3, #20]
 8008d38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	bf14      	ite	ne
 8008d40:	2301      	movne	r3, #1
 8008d42:	2300      	moveq	r3, #0
 8008d44:	b2db      	uxtb	r3, r3
 8008d46:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d4e:	f003 0308 	and.w	r3, r3, #8
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d103      	bne.n	8008d5e <HAL_UART_IRQHandler+0x17a>
 8008d56:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d04f      	beq.n	8008dfe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008d5e:	6878      	ldr	r0, [r7, #4]
 8008d60:	f000 fc25 	bl	80095ae <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	695b      	ldr	r3, [r3, #20]
 8008d6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d041      	beq.n	8008df6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	3314      	adds	r3, #20
 8008d78:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d7c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008d80:	e853 3f00 	ldrex	r3, [r3]
 8008d84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008d88:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008d8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	3314      	adds	r3, #20
 8008d9a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008d9e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008da2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008da6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008daa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008dae:	e841 2300 	strex	r3, r2, [r1]
 8008db2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008db6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d1d9      	bne.n	8008d72 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d013      	beq.n	8008dee <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dca:	4a7e      	ldr	r2, [pc, #504]	@ (8008fc4 <HAL_UART_IRQHandler+0x3e0>)
 8008dcc:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	f7fc fe16 	bl	8005a04 <HAL_DMA_Abort_IT>
 8008dd8:	4603      	mov	r3, r0
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d016      	beq.n	8008e0c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008de2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008de4:	687a      	ldr	r2, [r7, #4]
 8008de6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008de8:	4610      	mov	r0, r2
 8008dea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008dec:	e00e      	b.n	8008e0c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008dee:	6878      	ldr	r0, [r7, #4]
 8008df0:	f000 f9ae 	bl	8009150 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008df4:	e00a      	b.n	8008e0c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008df6:	6878      	ldr	r0, [r7, #4]
 8008df8:	f000 f9aa 	bl	8009150 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008dfc:	e006      	b.n	8008e0c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008dfe:	6878      	ldr	r0, [r7, #4]
 8008e00:	f000 f9a6 	bl	8009150 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2200      	movs	r2, #0
 8008e08:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008e0a:	e175      	b.n	80090f8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e0c:	bf00      	nop
    return;
 8008e0e:	e173      	b.n	80090f8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e14:	2b01      	cmp	r3, #1
 8008e16:	f040 814f 	bne.w	80090b8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008e1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e1e:	f003 0310 	and.w	r3, r3, #16
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	f000 8148 	beq.w	80090b8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008e28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e2c:	f003 0310 	and.w	r3, r3, #16
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	f000 8141 	beq.w	80090b8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008e36:	2300      	movs	r3, #0
 8008e38:	60bb      	str	r3, [r7, #8]
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	60bb      	str	r3, [r7, #8]
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	60bb      	str	r3, [r7, #8]
 8008e4a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	695b      	ldr	r3, [r3, #20]
 8008e52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	f000 80b6 	beq.w	8008fc8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	685b      	ldr	r3, [r3, #4]
 8008e64:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008e68:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	f000 8145 	beq.w	80090fc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008e76:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008e7a:	429a      	cmp	r2, r3
 8008e7c:	f080 813e 	bcs.w	80090fc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008e86:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e8c:	699b      	ldr	r3, [r3, #24]
 8008e8e:	2b20      	cmp	r3, #32
 8008e90:	f000 8088 	beq.w	8008fa4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	330c      	adds	r3, #12
 8008e9a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e9e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008ea2:	e853 3f00 	ldrex	r3, [r3]
 8008ea6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008eaa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008eae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008eb2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	330c      	adds	r3, #12
 8008ebc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008ec0:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008ec4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ec8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008ecc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008ed0:	e841 2300 	strex	r3, r2, [r1]
 8008ed4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008ed8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d1d9      	bne.n	8008e94 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	3314      	adds	r3, #20
 8008ee6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ee8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008eea:	e853 3f00 	ldrex	r3, [r3]
 8008eee:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008ef0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008ef2:	f023 0301 	bic.w	r3, r3, #1
 8008ef6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	3314      	adds	r3, #20
 8008f00:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008f04:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008f08:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f0a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008f0c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008f10:	e841 2300 	strex	r3, r2, [r1]
 8008f14:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008f16:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d1e1      	bne.n	8008ee0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	3314      	adds	r3, #20
 8008f22:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f24:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008f26:	e853 3f00 	ldrex	r3, [r3]
 8008f2a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008f2c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f2e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008f32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	3314      	adds	r3, #20
 8008f3c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008f40:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008f42:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f44:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008f46:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008f48:	e841 2300 	strex	r3, r2, [r1]
 8008f4c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008f4e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d1e3      	bne.n	8008f1c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2220      	movs	r2, #32
 8008f58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	330c      	adds	r3, #12
 8008f68:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f6c:	e853 3f00 	ldrex	r3, [r3]
 8008f70:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008f72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f74:	f023 0310 	bic.w	r3, r3, #16
 8008f78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	330c      	adds	r3, #12
 8008f82:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008f86:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008f88:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f8a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008f8c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008f8e:	e841 2300 	strex	r3, r2, [r1]
 8008f92:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008f94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d1e3      	bne.n	8008f62 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	f7fc fcf4 	bl	800598c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	2202      	movs	r2, #2
 8008fa8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008fb2:	b29b      	uxth	r3, r3
 8008fb4:	1ad3      	subs	r3, r2, r3
 8008fb6:	b29b      	uxth	r3, r3
 8008fb8:	4619      	mov	r1, r3
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f000 f8d1 	bl	8009162 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008fc0:	e09c      	b.n	80090fc <HAL_UART_IRQHandler+0x518>
 8008fc2:	bf00      	nop
 8008fc4:	08009673 	.word	0x08009673
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008fd0:	b29b      	uxth	r3, r3
 8008fd2:	1ad3      	subs	r3, r2, r3
 8008fd4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008fdc:	b29b      	uxth	r3, r3
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	f000 808e 	beq.w	8009100 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008fe4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	f000 8089 	beq.w	8009100 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	330c      	adds	r3, #12
 8008ff4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ff8:	e853 3f00 	ldrex	r3, [r3]
 8008ffc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008ffe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009000:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009004:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	330c      	adds	r3, #12
 800900e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009012:	647a      	str	r2, [r7, #68]	@ 0x44
 8009014:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009016:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009018:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800901a:	e841 2300 	strex	r3, r2, [r1]
 800901e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009020:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009022:	2b00      	cmp	r3, #0
 8009024:	d1e3      	bne.n	8008fee <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	3314      	adds	r3, #20
 800902c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800902e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009030:	e853 3f00 	ldrex	r3, [r3]
 8009034:	623b      	str	r3, [r7, #32]
   return(result);
 8009036:	6a3b      	ldr	r3, [r7, #32]
 8009038:	f023 0301 	bic.w	r3, r3, #1
 800903c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	3314      	adds	r3, #20
 8009046:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800904a:	633a      	str	r2, [r7, #48]	@ 0x30
 800904c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800904e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009050:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009052:	e841 2300 	strex	r3, r2, [r1]
 8009056:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800905a:	2b00      	cmp	r3, #0
 800905c:	d1e3      	bne.n	8009026 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2220      	movs	r2, #32
 8009062:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2200      	movs	r2, #0
 800906a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	330c      	adds	r3, #12
 8009072:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009074:	693b      	ldr	r3, [r7, #16]
 8009076:	e853 3f00 	ldrex	r3, [r3]
 800907a:	60fb      	str	r3, [r7, #12]
   return(result);
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	f023 0310 	bic.w	r3, r3, #16
 8009082:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	330c      	adds	r3, #12
 800908c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009090:	61fa      	str	r2, [r7, #28]
 8009092:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009094:	69b9      	ldr	r1, [r7, #24]
 8009096:	69fa      	ldr	r2, [r7, #28]
 8009098:	e841 2300 	strex	r3, r2, [r1]
 800909c:	617b      	str	r3, [r7, #20]
   return(result);
 800909e:	697b      	ldr	r3, [r7, #20]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d1e3      	bne.n	800906c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2202      	movs	r2, #2
 80090a8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80090aa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80090ae:	4619      	mov	r1, r3
 80090b0:	6878      	ldr	r0, [r7, #4]
 80090b2:	f000 f856 	bl	8009162 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80090b6:	e023      	b.n	8009100 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80090b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d009      	beq.n	80090d8 <HAL_UART_IRQHandler+0x4f4>
 80090c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d003      	beq.n	80090d8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80090d0:	6878      	ldr	r0, [r7, #4]
 80090d2:	f000 fae2 	bl	800969a <UART_Transmit_IT>
    return;
 80090d6:	e014      	b.n	8009102 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80090d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d00e      	beq.n	8009102 <HAL_UART_IRQHandler+0x51e>
 80090e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d008      	beq.n	8009102 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80090f0:	6878      	ldr	r0, [r7, #4]
 80090f2:	f000 fb21 	bl	8009738 <UART_EndTransmit_IT>
    return;
 80090f6:	e004      	b.n	8009102 <HAL_UART_IRQHandler+0x51e>
    return;
 80090f8:	bf00      	nop
 80090fa:	e002      	b.n	8009102 <HAL_UART_IRQHandler+0x51e>
      return;
 80090fc:	bf00      	nop
 80090fe:	e000      	b.n	8009102 <HAL_UART_IRQHandler+0x51e>
      return;
 8009100:	bf00      	nop
  }
}
 8009102:	37e8      	adds	r7, #232	@ 0xe8
 8009104:	46bd      	mov	sp, r7
 8009106:	bd80      	pop	{r7, pc}

08009108 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009108:	b480      	push	{r7}
 800910a:	b083      	sub	sp, #12
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009110:	bf00      	nop
 8009112:	370c      	adds	r7, #12
 8009114:	46bd      	mov	sp, r7
 8009116:	bc80      	pop	{r7}
 8009118:	4770      	bx	lr

0800911a <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800911a:	b480      	push	{r7}
 800911c:	b083      	sub	sp, #12
 800911e:	af00      	add	r7, sp, #0
 8009120:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009122:	bf00      	nop
 8009124:	370c      	adds	r7, #12
 8009126:	46bd      	mov	sp, r7
 8009128:	bc80      	pop	{r7}
 800912a:	4770      	bx	lr

0800912c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800912c:	b480      	push	{r7}
 800912e:	b083      	sub	sp, #12
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009134:	bf00      	nop
 8009136:	370c      	adds	r7, #12
 8009138:	46bd      	mov	sp, r7
 800913a:	bc80      	pop	{r7}
 800913c:	4770      	bx	lr

0800913e <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800913e:	b480      	push	{r7}
 8009140:	b083      	sub	sp, #12
 8009142:	af00      	add	r7, sp, #0
 8009144:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009146:	bf00      	nop
 8009148:	370c      	adds	r7, #12
 800914a:	46bd      	mov	sp, r7
 800914c:	bc80      	pop	{r7}
 800914e:	4770      	bx	lr

08009150 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009150:	b480      	push	{r7}
 8009152:	b083      	sub	sp, #12
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009158:	bf00      	nop
 800915a:	370c      	adds	r7, #12
 800915c:	46bd      	mov	sp, r7
 800915e:	bc80      	pop	{r7}
 8009160:	4770      	bx	lr

08009162 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009162:	b480      	push	{r7}
 8009164:	b083      	sub	sp, #12
 8009166:	af00      	add	r7, sp, #0
 8009168:	6078      	str	r0, [r7, #4]
 800916a:	460b      	mov	r3, r1
 800916c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800916e:	bf00      	nop
 8009170:	370c      	adds	r7, #12
 8009172:	46bd      	mov	sp, r7
 8009174:	bc80      	pop	{r7}
 8009176:	4770      	bx	lr

08009178 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b090      	sub	sp, #64	@ 0x40
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009184:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f003 0320 	and.w	r3, r3, #32
 8009190:	2b00      	cmp	r3, #0
 8009192:	d137      	bne.n	8009204 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8009194:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009196:	2200      	movs	r2, #0
 8009198:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800919a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	3314      	adds	r3, #20
 80091a0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091a4:	e853 3f00 	ldrex	r3, [r3]
 80091a8:	623b      	str	r3, [r7, #32]
   return(result);
 80091aa:	6a3b      	ldr	r3, [r7, #32]
 80091ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80091b0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80091b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	3314      	adds	r3, #20
 80091b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80091ba:	633a      	str	r2, [r7, #48]	@ 0x30
 80091bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80091c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80091c2:	e841 2300 	strex	r3, r2, [r1]
 80091c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80091c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d1e5      	bne.n	800919a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80091ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	330c      	adds	r3, #12
 80091d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091d6:	693b      	ldr	r3, [r7, #16]
 80091d8:	e853 3f00 	ldrex	r3, [r3]
 80091dc:	60fb      	str	r3, [r7, #12]
   return(result);
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80091e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	330c      	adds	r3, #12
 80091ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80091ee:	61fa      	str	r2, [r7, #28]
 80091f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091f2:	69b9      	ldr	r1, [r7, #24]
 80091f4:	69fa      	ldr	r2, [r7, #28]
 80091f6:	e841 2300 	strex	r3, r2, [r1]
 80091fa:	617b      	str	r3, [r7, #20]
   return(result);
 80091fc:	697b      	ldr	r3, [r7, #20]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d1e5      	bne.n	80091ce <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009202:	e002      	b.n	800920a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009204:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8009206:	f7ff ff7f 	bl	8009108 <HAL_UART_TxCpltCallback>
}
 800920a:	bf00      	nop
 800920c:	3740      	adds	r7, #64	@ 0x40
 800920e:	46bd      	mov	sp, r7
 8009210:	bd80      	pop	{r7, pc}

08009212 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009212:	b580      	push	{r7, lr}
 8009214:	b084      	sub	sp, #16
 8009216:	af00      	add	r7, sp, #0
 8009218:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800921e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009220:	68f8      	ldr	r0, [r7, #12]
 8009222:	f7ff ff7a 	bl	800911a <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009226:	bf00      	nop
 8009228:	3710      	adds	r7, #16
 800922a:	46bd      	mov	sp, r7
 800922c:	bd80      	pop	{r7, pc}

0800922e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800922e:	b580      	push	{r7, lr}
 8009230:	b09c      	sub	sp, #112	@ 0x70
 8009232:	af00      	add	r7, sp, #0
 8009234:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800923a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f003 0320 	and.w	r3, r3, #32
 8009246:	2b00      	cmp	r3, #0
 8009248:	d172      	bne.n	8009330 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800924a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800924c:	2200      	movs	r2, #0
 800924e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009250:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	330c      	adds	r3, #12
 8009256:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009258:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800925a:	e853 3f00 	ldrex	r3, [r3]
 800925e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009260:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009262:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009266:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009268:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	330c      	adds	r3, #12
 800926e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009270:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009272:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009274:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009276:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009278:	e841 2300 	strex	r3, r2, [r1]
 800927c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800927e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009280:	2b00      	cmp	r3, #0
 8009282:	d1e5      	bne.n	8009250 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009284:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	3314      	adds	r3, #20
 800928a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800928c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800928e:	e853 3f00 	ldrex	r3, [r3]
 8009292:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009294:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009296:	f023 0301 	bic.w	r3, r3, #1
 800929a:	667b      	str	r3, [r7, #100]	@ 0x64
 800929c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	3314      	adds	r3, #20
 80092a2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80092a4:	647a      	str	r2, [r7, #68]	@ 0x44
 80092a6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80092aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80092ac:	e841 2300 	strex	r3, r2, [r1]
 80092b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80092b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d1e5      	bne.n	8009284 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80092b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	3314      	adds	r3, #20
 80092be:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092c2:	e853 3f00 	ldrex	r3, [r3]
 80092c6:	623b      	str	r3, [r7, #32]
   return(result);
 80092c8:	6a3b      	ldr	r3, [r7, #32]
 80092ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80092ce:	663b      	str	r3, [r7, #96]	@ 0x60
 80092d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	3314      	adds	r3, #20
 80092d6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80092d8:	633a      	str	r2, [r7, #48]	@ 0x30
 80092da:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092dc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80092de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80092e0:	e841 2300 	strex	r3, r2, [r1]
 80092e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80092e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d1e5      	bne.n	80092b8 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80092ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092ee:	2220      	movs	r2, #32
 80092f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80092f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092f8:	2b01      	cmp	r3, #1
 80092fa:	d119      	bne.n	8009330 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80092fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	330c      	adds	r3, #12
 8009302:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009304:	693b      	ldr	r3, [r7, #16]
 8009306:	e853 3f00 	ldrex	r3, [r3]
 800930a:	60fb      	str	r3, [r7, #12]
   return(result);
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	f023 0310 	bic.w	r3, r3, #16
 8009312:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009314:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	330c      	adds	r3, #12
 800931a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800931c:	61fa      	str	r2, [r7, #28]
 800931e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009320:	69b9      	ldr	r1, [r7, #24]
 8009322:	69fa      	ldr	r2, [r7, #28]
 8009324:	e841 2300 	strex	r3, r2, [r1]
 8009328:	617b      	str	r3, [r7, #20]
   return(result);
 800932a:	697b      	ldr	r3, [r7, #20]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d1e5      	bne.n	80092fc <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009330:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009332:	2200      	movs	r2, #0
 8009334:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009336:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800933a:	2b01      	cmp	r3, #1
 800933c:	d106      	bne.n	800934c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800933e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009340:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009342:	4619      	mov	r1, r3
 8009344:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009346:	f7ff ff0c 	bl	8009162 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800934a:	e002      	b.n	8009352 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800934c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800934e:	f7ff feed 	bl	800912c <HAL_UART_RxCpltCallback>
}
 8009352:	bf00      	nop
 8009354:	3770      	adds	r7, #112	@ 0x70
 8009356:	46bd      	mov	sp, r7
 8009358:	bd80      	pop	{r7, pc}

0800935a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800935a:	b580      	push	{r7, lr}
 800935c:	b084      	sub	sp, #16
 800935e:	af00      	add	r7, sp, #0
 8009360:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009366:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	2201      	movs	r2, #1
 800936c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009372:	2b01      	cmp	r3, #1
 8009374:	d108      	bne.n	8009388 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800937a:	085b      	lsrs	r3, r3, #1
 800937c:	b29b      	uxth	r3, r3
 800937e:	4619      	mov	r1, r3
 8009380:	68f8      	ldr	r0, [r7, #12]
 8009382:	f7ff feee 	bl	8009162 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009386:	e002      	b.n	800938e <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8009388:	68f8      	ldr	r0, [r7, #12]
 800938a:	f7ff fed8 	bl	800913e <HAL_UART_RxHalfCpltCallback>
}
 800938e:	bf00      	nop
 8009390:	3710      	adds	r7, #16
 8009392:	46bd      	mov	sp, r7
 8009394:	bd80      	pop	{r7, pc}

08009396 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009396:	b580      	push	{r7, lr}
 8009398:	b084      	sub	sp, #16
 800939a:	af00      	add	r7, sp, #0
 800939c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800939e:	2300      	movs	r3, #0
 80093a0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093a6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80093a8:	68bb      	ldr	r3, [r7, #8]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	695b      	ldr	r3, [r3, #20]
 80093ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	bf14      	ite	ne
 80093b6:	2301      	movne	r3, #1
 80093b8:	2300      	moveq	r3, #0
 80093ba:	b2db      	uxtb	r3, r3
 80093bc:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80093be:	68bb      	ldr	r3, [r7, #8]
 80093c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80093c4:	b2db      	uxtb	r3, r3
 80093c6:	2b21      	cmp	r3, #33	@ 0x21
 80093c8:	d108      	bne.n	80093dc <UART_DMAError+0x46>
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d005      	beq.n	80093dc <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	2200      	movs	r2, #0
 80093d4:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80093d6:	68b8      	ldr	r0, [r7, #8]
 80093d8:	f000 f8c2 	bl	8009560 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80093dc:	68bb      	ldr	r3, [r7, #8]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	695b      	ldr	r3, [r3, #20]
 80093e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	bf14      	ite	ne
 80093ea:	2301      	movne	r3, #1
 80093ec:	2300      	moveq	r3, #0
 80093ee:	b2db      	uxtb	r3, r3
 80093f0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80093f2:	68bb      	ldr	r3, [r7, #8]
 80093f4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80093f8:	b2db      	uxtb	r3, r3
 80093fa:	2b22      	cmp	r3, #34	@ 0x22
 80093fc:	d108      	bne.n	8009410 <UART_DMAError+0x7a>
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	2b00      	cmp	r3, #0
 8009402:	d005      	beq.n	8009410 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009404:	68bb      	ldr	r3, [r7, #8]
 8009406:	2200      	movs	r2, #0
 8009408:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800940a:	68b8      	ldr	r0, [r7, #8]
 800940c:	f000 f8cf 	bl	80095ae <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009414:	f043 0210 	orr.w	r2, r3, #16
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800941c:	68b8      	ldr	r0, [r7, #8]
 800941e:	f7ff fe97 	bl	8009150 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009422:	bf00      	nop
 8009424:	3710      	adds	r7, #16
 8009426:	46bd      	mov	sp, r7
 8009428:	bd80      	pop	{r7, pc}
	...

0800942c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b098      	sub	sp, #96	@ 0x60
 8009430:	af00      	add	r7, sp, #0
 8009432:	60f8      	str	r0, [r7, #12]
 8009434:	60b9      	str	r1, [r7, #8]
 8009436:	4613      	mov	r3, r2
 8009438:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800943a:	68ba      	ldr	r2, [r7, #8]
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	88fa      	ldrh	r2, [r7, #6]
 8009444:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	2200      	movs	r2, #0
 800944a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	2222      	movs	r2, #34	@ 0x22
 8009450:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009458:	4a3e      	ldr	r2, [pc, #248]	@ (8009554 <UART_Start_Receive_DMA+0x128>)
 800945a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009460:	4a3d      	ldr	r2, [pc, #244]	@ (8009558 <UART_Start_Receive_DMA+0x12c>)
 8009462:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009468:	4a3c      	ldr	r2, [pc, #240]	@ (800955c <UART_Start_Receive_DMA+0x130>)
 800946a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009470:	2200      	movs	r2, #0
 8009472:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009474:	f107 0308 	add.w	r3, r7, #8
 8009478:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	3304      	adds	r3, #4
 8009484:	4619      	mov	r1, r3
 8009486:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009488:	681a      	ldr	r2, [r3, #0]
 800948a:	88fb      	ldrh	r3, [r7, #6]
 800948c:	f7fc fa1e 	bl	80058cc <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009490:	2300      	movs	r3, #0
 8009492:	613b      	str	r3, [r7, #16]
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	613b      	str	r3, [r7, #16]
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	685b      	ldr	r3, [r3, #4]
 80094a2:	613b      	str	r3, [r7, #16]
 80094a4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	691b      	ldr	r3, [r3, #16]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d019      	beq.n	80094e2 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	330c      	adds	r3, #12
 80094b4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094b8:	e853 3f00 	ldrex	r3, [r3]
 80094bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80094be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80094c4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	330c      	adds	r3, #12
 80094cc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80094ce:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80094d0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094d2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80094d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80094d6:	e841 2300 	strex	r3, r2, [r1]
 80094da:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80094dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d1e5      	bne.n	80094ae <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	3314      	adds	r3, #20
 80094e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094ec:	e853 3f00 	ldrex	r3, [r3]
 80094f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80094f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094f4:	f043 0301 	orr.w	r3, r3, #1
 80094f8:	657b      	str	r3, [r7, #84]	@ 0x54
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	3314      	adds	r3, #20
 8009500:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009502:	63ba      	str	r2, [r7, #56]	@ 0x38
 8009504:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009506:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009508:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800950a:	e841 2300 	strex	r3, r2, [r1]
 800950e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009512:	2b00      	cmp	r3, #0
 8009514:	d1e5      	bne.n	80094e2 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	3314      	adds	r3, #20
 800951c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800951e:	69bb      	ldr	r3, [r7, #24]
 8009520:	e853 3f00 	ldrex	r3, [r3]
 8009524:	617b      	str	r3, [r7, #20]
   return(result);
 8009526:	697b      	ldr	r3, [r7, #20]
 8009528:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800952c:	653b      	str	r3, [r7, #80]	@ 0x50
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	3314      	adds	r3, #20
 8009534:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009536:	627a      	str	r2, [r7, #36]	@ 0x24
 8009538:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800953a:	6a39      	ldr	r1, [r7, #32]
 800953c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800953e:	e841 2300 	strex	r3, r2, [r1]
 8009542:	61fb      	str	r3, [r7, #28]
   return(result);
 8009544:	69fb      	ldr	r3, [r7, #28]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d1e5      	bne.n	8009516 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800954a:	2300      	movs	r3, #0
}
 800954c:	4618      	mov	r0, r3
 800954e:	3760      	adds	r7, #96	@ 0x60
 8009550:	46bd      	mov	sp, r7
 8009552:	bd80      	pop	{r7, pc}
 8009554:	0800922f 	.word	0x0800922f
 8009558:	0800935b 	.word	0x0800935b
 800955c:	08009397 	.word	0x08009397

08009560 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009560:	b480      	push	{r7}
 8009562:	b089      	sub	sp, #36	@ 0x24
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	330c      	adds	r3, #12
 800956e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	e853 3f00 	ldrex	r3, [r3]
 8009576:	60bb      	str	r3, [r7, #8]
   return(result);
 8009578:	68bb      	ldr	r3, [r7, #8]
 800957a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800957e:	61fb      	str	r3, [r7, #28]
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	330c      	adds	r3, #12
 8009586:	69fa      	ldr	r2, [r7, #28]
 8009588:	61ba      	str	r2, [r7, #24]
 800958a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800958c:	6979      	ldr	r1, [r7, #20]
 800958e:	69ba      	ldr	r2, [r7, #24]
 8009590:	e841 2300 	strex	r3, r2, [r1]
 8009594:	613b      	str	r3, [r7, #16]
   return(result);
 8009596:	693b      	ldr	r3, [r7, #16]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d1e5      	bne.n	8009568 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2220      	movs	r2, #32
 80095a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80095a4:	bf00      	nop
 80095a6:	3724      	adds	r7, #36	@ 0x24
 80095a8:	46bd      	mov	sp, r7
 80095aa:	bc80      	pop	{r7}
 80095ac:	4770      	bx	lr

080095ae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80095ae:	b480      	push	{r7}
 80095b0:	b095      	sub	sp, #84	@ 0x54
 80095b2:	af00      	add	r7, sp, #0
 80095b4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	330c      	adds	r3, #12
 80095bc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095c0:	e853 3f00 	ldrex	r3, [r3]
 80095c4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80095c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80095cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	330c      	adds	r3, #12
 80095d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80095d6:	643a      	str	r2, [r7, #64]	@ 0x40
 80095d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095da:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80095dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80095de:	e841 2300 	strex	r3, r2, [r1]
 80095e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80095e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d1e5      	bne.n	80095b6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	3314      	adds	r3, #20
 80095f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095f2:	6a3b      	ldr	r3, [r7, #32]
 80095f4:	e853 3f00 	ldrex	r3, [r3]
 80095f8:	61fb      	str	r3, [r7, #28]
   return(result);
 80095fa:	69fb      	ldr	r3, [r7, #28]
 80095fc:	f023 0301 	bic.w	r3, r3, #1
 8009600:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	3314      	adds	r3, #20
 8009608:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800960a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800960c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800960e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009610:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009612:	e841 2300 	strex	r3, r2, [r1]
 8009616:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800961a:	2b00      	cmp	r3, #0
 800961c:	d1e5      	bne.n	80095ea <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009622:	2b01      	cmp	r3, #1
 8009624:	d119      	bne.n	800965a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	330c      	adds	r3, #12
 800962c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	e853 3f00 	ldrex	r3, [r3]
 8009634:	60bb      	str	r3, [r7, #8]
   return(result);
 8009636:	68bb      	ldr	r3, [r7, #8]
 8009638:	f023 0310 	bic.w	r3, r3, #16
 800963c:	647b      	str	r3, [r7, #68]	@ 0x44
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	330c      	adds	r3, #12
 8009644:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009646:	61ba      	str	r2, [r7, #24]
 8009648:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800964a:	6979      	ldr	r1, [r7, #20]
 800964c:	69ba      	ldr	r2, [r7, #24]
 800964e:	e841 2300 	strex	r3, r2, [r1]
 8009652:	613b      	str	r3, [r7, #16]
   return(result);
 8009654:	693b      	ldr	r3, [r7, #16]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d1e5      	bne.n	8009626 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	2220      	movs	r2, #32
 800965e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	2200      	movs	r2, #0
 8009666:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009668:	bf00      	nop
 800966a:	3754      	adds	r7, #84	@ 0x54
 800966c:	46bd      	mov	sp, r7
 800966e:	bc80      	pop	{r7}
 8009670:	4770      	bx	lr

08009672 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009672:	b580      	push	{r7, lr}
 8009674:	b084      	sub	sp, #16
 8009676:	af00      	add	r7, sp, #0
 8009678:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800967e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	2200      	movs	r2, #0
 8009684:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	2200      	movs	r2, #0
 800968a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800968c:	68f8      	ldr	r0, [r7, #12]
 800968e:	f7ff fd5f 	bl	8009150 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009692:	bf00      	nop
 8009694:	3710      	adds	r7, #16
 8009696:	46bd      	mov	sp, r7
 8009698:	bd80      	pop	{r7, pc}

0800969a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800969a:	b480      	push	{r7}
 800969c:	b085      	sub	sp, #20
 800969e:	af00      	add	r7, sp, #0
 80096a0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80096a8:	b2db      	uxtb	r3, r3
 80096aa:	2b21      	cmp	r3, #33	@ 0x21
 80096ac:	d13e      	bne.n	800972c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	689b      	ldr	r3, [r3, #8]
 80096b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80096b6:	d114      	bne.n	80096e2 <UART_Transmit_IT+0x48>
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	691b      	ldr	r3, [r3, #16]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d110      	bne.n	80096e2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	6a1b      	ldr	r3, [r3, #32]
 80096c4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	881b      	ldrh	r3, [r3, #0]
 80096ca:	461a      	mov	r2, r3
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80096d4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	6a1b      	ldr	r3, [r3, #32]
 80096da:	1c9a      	adds	r2, r3, #2
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	621a      	str	r2, [r3, #32]
 80096e0:	e008      	b.n	80096f4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	6a1b      	ldr	r3, [r3, #32]
 80096e6:	1c59      	adds	r1, r3, #1
 80096e8:	687a      	ldr	r2, [r7, #4]
 80096ea:	6211      	str	r1, [r2, #32]
 80096ec:	781a      	ldrb	r2, [r3, #0]
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80096f8:	b29b      	uxth	r3, r3
 80096fa:	3b01      	subs	r3, #1
 80096fc:	b29b      	uxth	r3, r3
 80096fe:	687a      	ldr	r2, [r7, #4]
 8009700:	4619      	mov	r1, r3
 8009702:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009704:	2b00      	cmp	r3, #0
 8009706:	d10f      	bne.n	8009728 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	68da      	ldr	r2, [r3, #12]
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009716:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	68da      	ldr	r2, [r3, #12]
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009726:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009728:	2300      	movs	r3, #0
 800972a:	e000      	b.n	800972e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800972c:	2302      	movs	r3, #2
  }
}
 800972e:	4618      	mov	r0, r3
 8009730:	3714      	adds	r7, #20
 8009732:	46bd      	mov	sp, r7
 8009734:	bc80      	pop	{r7}
 8009736:	4770      	bx	lr

08009738 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b082      	sub	sp, #8
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	68da      	ldr	r2, [r3, #12]
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800974e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	2220      	movs	r2, #32
 8009754:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009758:	6878      	ldr	r0, [r7, #4]
 800975a:	f7ff fcd5 	bl	8009108 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800975e:	2300      	movs	r3, #0
}
 8009760:	4618      	mov	r0, r3
 8009762:	3708      	adds	r7, #8
 8009764:	46bd      	mov	sp, r7
 8009766:	bd80      	pop	{r7, pc}

08009768 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b08c      	sub	sp, #48	@ 0x30
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009776:	b2db      	uxtb	r3, r3
 8009778:	2b22      	cmp	r3, #34	@ 0x22
 800977a:	f040 80ae 	bne.w	80098da <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	689b      	ldr	r3, [r3, #8]
 8009782:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009786:	d117      	bne.n	80097b8 <UART_Receive_IT+0x50>
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	691b      	ldr	r3, [r3, #16]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d113      	bne.n	80097b8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009790:	2300      	movs	r3, #0
 8009792:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009798:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	685b      	ldr	r3, [r3, #4]
 80097a0:	b29b      	uxth	r3, r3
 80097a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80097a6:	b29a      	uxth	r2, r3
 80097a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097aa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097b0:	1c9a      	adds	r2, r3, #2
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	629a      	str	r2, [r3, #40]	@ 0x28
 80097b6:	e026      	b.n	8009806 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80097be:	2300      	movs	r3, #0
 80097c0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	689b      	ldr	r3, [r3, #8]
 80097c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80097ca:	d007      	beq.n	80097dc <UART_Receive_IT+0x74>
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	689b      	ldr	r3, [r3, #8]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d10a      	bne.n	80097ea <UART_Receive_IT+0x82>
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	691b      	ldr	r3, [r3, #16]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d106      	bne.n	80097ea <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	685b      	ldr	r3, [r3, #4]
 80097e2:	b2da      	uxtb	r2, r3
 80097e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097e6:	701a      	strb	r2, [r3, #0]
 80097e8:	e008      	b.n	80097fc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	685b      	ldr	r3, [r3, #4]
 80097f0:	b2db      	uxtb	r3, r3
 80097f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80097f6:	b2da      	uxtb	r2, r3
 80097f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097fa:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009800:	1c5a      	adds	r2, r3, #1
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800980a:	b29b      	uxth	r3, r3
 800980c:	3b01      	subs	r3, #1
 800980e:	b29b      	uxth	r3, r3
 8009810:	687a      	ldr	r2, [r7, #4]
 8009812:	4619      	mov	r1, r3
 8009814:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009816:	2b00      	cmp	r3, #0
 8009818:	d15d      	bne.n	80098d6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	68da      	ldr	r2, [r3, #12]
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	f022 0220 	bic.w	r2, r2, #32
 8009828:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	68da      	ldr	r2, [r3, #12]
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009838:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	695a      	ldr	r2, [r3, #20]
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	f022 0201 	bic.w	r2, r2, #1
 8009848:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2220      	movs	r2, #32
 800984e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	2200      	movs	r2, #0
 8009856:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800985c:	2b01      	cmp	r3, #1
 800985e:	d135      	bne.n	80098cc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	2200      	movs	r2, #0
 8009864:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	330c      	adds	r3, #12
 800986c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800986e:	697b      	ldr	r3, [r7, #20]
 8009870:	e853 3f00 	ldrex	r3, [r3]
 8009874:	613b      	str	r3, [r7, #16]
   return(result);
 8009876:	693b      	ldr	r3, [r7, #16]
 8009878:	f023 0310 	bic.w	r3, r3, #16
 800987c:	627b      	str	r3, [r7, #36]	@ 0x24
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	330c      	adds	r3, #12
 8009884:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009886:	623a      	str	r2, [r7, #32]
 8009888:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800988a:	69f9      	ldr	r1, [r7, #28]
 800988c:	6a3a      	ldr	r2, [r7, #32]
 800988e:	e841 2300 	strex	r3, r2, [r1]
 8009892:	61bb      	str	r3, [r7, #24]
   return(result);
 8009894:	69bb      	ldr	r3, [r7, #24]
 8009896:	2b00      	cmp	r3, #0
 8009898:	d1e5      	bne.n	8009866 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	f003 0310 	and.w	r3, r3, #16
 80098a4:	2b10      	cmp	r3, #16
 80098a6:	d10a      	bne.n	80098be <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80098a8:	2300      	movs	r3, #0
 80098aa:	60fb      	str	r3, [r7, #12]
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	60fb      	str	r3, [r7, #12]
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	685b      	ldr	r3, [r3, #4]
 80098ba:	60fb      	str	r3, [r7, #12]
 80098bc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80098c2:	4619      	mov	r1, r3
 80098c4:	6878      	ldr	r0, [r7, #4]
 80098c6:	f7ff fc4c 	bl	8009162 <HAL_UARTEx_RxEventCallback>
 80098ca:	e002      	b.n	80098d2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80098cc:	6878      	ldr	r0, [r7, #4]
 80098ce:	f7ff fc2d 	bl	800912c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80098d2:	2300      	movs	r3, #0
 80098d4:	e002      	b.n	80098dc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80098d6:	2300      	movs	r3, #0
 80098d8:	e000      	b.n	80098dc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80098da:	2302      	movs	r3, #2
  }
}
 80098dc:	4618      	mov	r0, r3
 80098de:	3730      	adds	r7, #48	@ 0x30
 80098e0:	46bd      	mov	sp, r7
 80098e2:	bd80      	pop	{r7, pc}

080098e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b084      	sub	sp, #16
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	691b      	ldr	r3, [r3, #16]
 80098f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	68da      	ldr	r2, [r3, #12]
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	430a      	orrs	r2, r1
 8009900:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	689a      	ldr	r2, [r3, #8]
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	691b      	ldr	r3, [r3, #16]
 800990a:	431a      	orrs	r2, r3
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	695b      	ldr	r3, [r3, #20]
 8009910:	4313      	orrs	r3, r2
 8009912:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	68db      	ldr	r3, [r3, #12]
 800991a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800991e:	f023 030c 	bic.w	r3, r3, #12
 8009922:	687a      	ldr	r2, [r7, #4]
 8009924:	6812      	ldr	r2, [r2, #0]
 8009926:	68b9      	ldr	r1, [r7, #8]
 8009928:	430b      	orrs	r3, r1
 800992a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	695b      	ldr	r3, [r3, #20]
 8009932:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	699a      	ldr	r2, [r3, #24]
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	430a      	orrs	r2, r1
 8009940:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	4a2c      	ldr	r2, [pc, #176]	@ (80099f8 <UART_SetConfig+0x114>)
 8009948:	4293      	cmp	r3, r2
 800994a:	d103      	bne.n	8009954 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800994c:	f7fd fcc0 	bl	80072d0 <HAL_RCC_GetPCLK2Freq>
 8009950:	60f8      	str	r0, [r7, #12]
 8009952:	e002      	b.n	800995a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8009954:	f7fd fca8 	bl	80072a8 <HAL_RCC_GetPCLK1Freq>
 8009958:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800995a:	68fa      	ldr	r2, [r7, #12]
 800995c:	4613      	mov	r3, r2
 800995e:	009b      	lsls	r3, r3, #2
 8009960:	4413      	add	r3, r2
 8009962:	009a      	lsls	r2, r3, #2
 8009964:	441a      	add	r2, r3
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	685b      	ldr	r3, [r3, #4]
 800996a:	009b      	lsls	r3, r3, #2
 800996c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009970:	4a22      	ldr	r2, [pc, #136]	@ (80099fc <UART_SetConfig+0x118>)
 8009972:	fba2 2303 	umull	r2, r3, r2, r3
 8009976:	095b      	lsrs	r3, r3, #5
 8009978:	0119      	lsls	r1, r3, #4
 800997a:	68fa      	ldr	r2, [r7, #12]
 800997c:	4613      	mov	r3, r2
 800997e:	009b      	lsls	r3, r3, #2
 8009980:	4413      	add	r3, r2
 8009982:	009a      	lsls	r2, r3, #2
 8009984:	441a      	add	r2, r3
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	685b      	ldr	r3, [r3, #4]
 800998a:	009b      	lsls	r3, r3, #2
 800998c:	fbb2 f2f3 	udiv	r2, r2, r3
 8009990:	4b1a      	ldr	r3, [pc, #104]	@ (80099fc <UART_SetConfig+0x118>)
 8009992:	fba3 0302 	umull	r0, r3, r3, r2
 8009996:	095b      	lsrs	r3, r3, #5
 8009998:	2064      	movs	r0, #100	@ 0x64
 800999a:	fb00 f303 	mul.w	r3, r0, r3
 800999e:	1ad3      	subs	r3, r2, r3
 80099a0:	011b      	lsls	r3, r3, #4
 80099a2:	3332      	adds	r3, #50	@ 0x32
 80099a4:	4a15      	ldr	r2, [pc, #84]	@ (80099fc <UART_SetConfig+0x118>)
 80099a6:	fba2 2303 	umull	r2, r3, r2, r3
 80099aa:	095b      	lsrs	r3, r3, #5
 80099ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80099b0:	4419      	add	r1, r3
 80099b2:	68fa      	ldr	r2, [r7, #12]
 80099b4:	4613      	mov	r3, r2
 80099b6:	009b      	lsls	r3, r3, #2
 80099b8:	4413      	add	r3, r2
 80099ba:	009a      	lsls	r2, r3, #2
 80099bc:	441a      	add	r2, r3
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	685b      	ldr	r3, [r3, #4]
 80099c2:	009b      	lsls	r3, r3, #2
 80099c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80099c8:	4b0c      	ldr	r3, [pc, #48]	@ (80099fc <UART_SetConfig+0x118>)
 80099ca:	fba3 0302 	umull	r0, r3, r3, r2
 80099ce:	095b      	lsrs	r3, r3, #5
 80099d0:	2064      	movs	r0, #100	@ 0x64
 80099d2:	fb00 f303 	mul.w	r3, r0, r3
 80099d6:	1ad3      	subs	r3, r2, r3
 80099d8:	011b      	lsls	r3, r3, #4
 80099da:	3332      	adds	r3, #50	@ 0x32
 80099dc:	4a07      	ldr	r2, [pc, #28]	@ (80099fc <UART_SetConfig+0x118>)
 80099de:	fba2 2303 	umull	r2, r3, r2, r3
 80099e2:	095b      	lsrs	r3, r3, #5
 80099e4:	f003 020f 	and.w	r2, r3, #15
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	440a      	add	r2, r1
 80099ee:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80099f0:	bf00      	nop
 80099f2:	3710      	adds	r7, #16
 80099f4:	46bd      	mov	sp, r7
 80099f6:	bd80      	pop	{r7, pc}
 80099f8:	40013800 	.word	0x40013800
 80099fc:	51eb851f 	.word	0x51eb851f

08009a00 <memset>:
 8009a00:	4603      	mov	r3, r0
 8009a02:	4402      	add	r2, r0
 8009a04:	4293      	cmp	r3, r2
 8009a06:	d100      	bne.n	8009a0a <memset+0xa>
 8009a08:	4770      	bx	lr
 8009a0a:	f803 1b01 	strb.w	r1, [r3], #1
 8009a0e:	e7f9      	b.n	8009a04 <memset+0x4>

08009a10 <__libc_init_array>:
 8009a10:	b570      	push	{r4, r5, r6, lr}
 8009a12:	2600      	movs	r6, #0
 8009a14:	4d0c      	ldr	r5, [pc, #48]	@ (8009a48 <__libc_init_array+0x38>)
 8009a16:	4c0d      	ldr	r4, [pc, #52]	@ (8009a4c <__libc_init_array+0x3c>)
 8009a18:	1b64      	subs	r4, r4, r5
 8009a1a:	10a4      	asrs	r4, r4, #2
 8009a1c:	42a6      	cmp	r6, r4
 8009a1e:	d109      	bne.n	8009a34 <__libc_init_array+0x24>
 8009a20:	f000 f81a 	bl	8009a58 <_init>
 8009a24:	2600      	movs	r6, #0
 8009a26:	4d0a      	ldr	r5, [pc, #40]	@ (8009a50 <__libc_init_array+0x40>)
 8009a28:	4c0a      	ldr	r4, [pc, #40]	@ (8009a54 <__libc_init_array+0x44>)
 8009a2a:	1b64      	subs	r4, r4, r5
 8009a2c:	10a4      	asrs	r4, r4, #2
 8009a2e:	42a6      	cmp	r6, r4
 8009a30:	d105      	bne.n	8009a3e <__libc_init_array+0x2e>
 8009a32:	bd70      	pop	{r4, r5, r6, pc}
 8009a34:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a38:	4798      	blx	r3
 8009a3a:	3601      	adds	r6, #1
 8009a3c:	e7ee      	b.n	8009a1c <__libc_init_array+0xc>
 8009a3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a42:	4798      	blx	r3
 8009a44:	3601      	adds	r6, #1
 8009a46:	e7f2      	b.n	8009a2e <__libc_init_array+0x1e>
 8009a48:	0800a020 	.word	0x0800a020
 8009a4c:	0800a020 	.word	0x0800a020
 8009a50:	0800a020 	.word	0x0800a020
 8009a54:	0800a024 	.word	0x0800a024

08009a58 <_init>:
 8009a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a5a:	bf00      	nop
 8009a5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a5e:	bc08      	pop	{r3}
 8009a60:	469e      	mov	lr, r3
 8009a62:	4770      	bx	lr

08009a64 <_fini>:
 8009a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a66:	bf00      	nop
 8009a68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a6a:	bc08      	pop	{r3}
 8009a6c:	469e      	mov	lr, r3
 8009a6e:	4770      	bx	lr
