

================================================================
== Vitis HLS Report for 'RNI_Pipeline_WEIGHTS_LOOP'
================================================================
* Date:           Wed Jun 26 20:09:46 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.919 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65537|  20.000 ns|  0.655 ms|    2|  65537|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- WEIGHTS_LOOP  |        0|    65535|         2|          1|          1|  0 ~ 65535|       yes|
        +----------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%conv4_i11_i = alloca i32 1"   --->   Operation 5 'alloca' 'conv4_i11_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weight_index_2 = alloca i32 1"   --->   Operation 6 'alloca' 'weight_index_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln78_1_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln78_1"   --->   Operation 7 'read' 'zext_ln78_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln77_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %zext_ln77"   --->   Operation 8 'read' 'zext_ln77_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln78_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln78"   --->   Operation 9 'read' 'zext_ln78_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln78_1_cast = zext i15 %zext_ln78_1_read"   --->   Operation 10 'zext' 'zext_ln78_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln77_cast = zext i1 %zext_ln77_read"   --->   Operation 11 'zext' 'zext_ln77_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln78_cast = zext i15 %zext_ln78_read"   --->   Operation 12 'zext' 'zext_ln78_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %zext_ln78_cast, i64 %weight_index_2"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %zext_ln77_cast, i16 %conv4_i11_i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%weight_index = load i64 %weight_index_2" [src/RNI.cpp:80->src/RNI.cpp:44]   --->   Operation 16 'load' 'weight_index' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (3.52ns)   --->   "%icmp_ln78 = icmp_eq  i64 %weight_index, i64 %zext_ln78_1_cast" [src/RNI.cpp:78->src/RNI.cpp:44]   --->   Operation 18 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %for.inc.i.split, void %for.end.loopexit.i.exitStub" [src/RNI.cpp:78->src/RNI.cpp:44]   --->   Operation 19 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i64 %weight_index" [src/RNI.cpp:80->src/RNI.cpp:44]   --->   Operation 20 'trunc' 'trunc_ln80' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i3 %trunc_ln80" [src/RNI.cpp:80->src/RNI.cpp:44]   --->   Operation 21 'zext' 'zext_ln80' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 0, i64 %weight_index" [src/RNI.cpp:80->src/RNI.cpp:44]   --->   Operation 22 'getelementptr' 'WEIGHTS_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%WEIGHTS_load = load i15 %WEIGHTS_addr" [src/RNI.cpp:80->src/RNI.cpp:44]   --->   Operation 23 'load' 'WEIGHTS_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 22528> <ROM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%input_list_addr = getelementptr i1 %input_list, i64 0, i64 %zext_ln80" [src/RNI.cpp:80->src/RNI.cpp:44]   --->   Operation 24 'getelementptr' 'input_list_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.32ns)   --->   "%input_list_load = load i3 %input_list_addr" [src/RNI.cpp:80->src/RNI.cpp:44]   --->   Operation 25 'load' 'input_list_load' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_2 : Operation 26 [1/1] (3.52ns)   --->   "%add_ln78 = add i64 %weight_index, i64 1" [src/RNI.cpp:78->src/RNI.cpp:44]   --->   Operation 26 'add' 'add_ln78' <Predicate = (!icmp_ln78)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln78 = store i64 %add_ln78, i64 %weight_index_2" [src/RNI.cpp:78->src/RNI.cpp:44]   --->   Operation 27 'store' 'store_ln78' <Predicate = (!icmp_ln78)> <Delay = 1.58>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%conv4_i11_i_load_1 = load i16 %conv4_i11_i"   --->   Operation 39 'load' 'conv4_i11_i_load_1' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %conv4_i11_i_out, i16 %conv4_i11_i_load_1"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln78)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%conv4_i11_i_load = load i16 %conv4_i11_i" [src/RNI.cpp:80->src/RNI.cpp:44]   --->   Operation 28 'load' 'conv4_i11_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln78 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [src/RNI.cpp:78->src/RNI.cpp:44]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/RNI.cpp:78->src/RNI.cpp:44]   --->   Operation 30 'specloopname' 'specloopname_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (3.25ns)   --->   "%WEIGHTS_load = load i15 %WEIGHTS_addr" [src/RNI.cpp:80->src/RNI.cpp:44]   --->   Operation 31 'load' 'WEIGHTS_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 22528> <ROM>
ST_3 : Operation 32 [1/2] (2.32ns)   --->   "%input_list_load = load i3 %input_list_addr" [src/RNI.cpp:80->src/RNI.cpp:44]   --->   Operation 32 'load' 'input_list_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln80)   --->   "%select_ln80 = select i1 %input_list_load, i8 255, i8 0" [src/RNI.cpp:80->src/RNI.cpp:44]   --->   Operation 33 'select' 'select_ln80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln80)   --->   "%and_ln80 = and i8 %WEIGHTS_load, i8 %select_ln80" [src/RNI.cpp:80->src/RNI.cpp:44]   --->   Operation 34 'and' 'and_ln80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln80)   --->   "%sext_ln80 = sext i8 %and_ln80" [src/RNI.cpp:80->src/RNI.cpp:44]   --->   Operation 35 'sext' 'sext_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln80 = add i16 %sext_ln80, i16 %conv4_i11_i_load" [src/RNI.cpp:80->src/RNI.cpp:44]   --->   Operation 36 'add' 'add_ln80' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln78 = store i16 %add_ln80, i16 %conv4_i11_i" [src/RNI.cpp:78->src/RNI.cpp:44]   --->   Operation 37 'store' 'store_ln78' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln78 = br void %for.inc.i" [src/RNI.cpp:78->src/RNI.cpp:44]   --->   Operation 38 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('weight_index') [8]  (0.000 ns)
	'store' operation ('store_ln0') of variable 'zext_ln78_cast' on local variable 'weight_index' [15]  (1.588 ns)

 <State 2>: 5.108ns
The critical path consists of the following:
	'load' operation ('weight_index', src/RNI.cpp:80->src/RNI.cpp:44) on local variable 'weight_index' [19]  (0.000 ns)
	'add' operation ('add_ln78', src/RNI.cpp:78->src/RNI.cpp:44) [37]  (3.520 ns)
	'store' operation ('store_ln78', src/RNI.cpp:78->src/RNI.cpp:44) of variable 'add_ln78', src/RNI.cpp:78->src/RNI.cpp:44 on local variable 'weight_index' [38]  (1.588 ns)

 <State 3>: 6.919ns
The critical path consists of the following:
	'load' operation ('WEIGHTS_load', src/RNI.cpp:80->src/RNI.cpp:44) on array 'WEIGHTS' [30]  (3.254 ns)
	'and' operation ('and_ln80', src/RNI.cpp:80->src/RNI.cpp:44) [34]  (0.000 ns)
	'add' operation ('add_ln80', src/RNI.cpp:80->src/RNI.cpp:44) [36]  (2.077 ns)
	'store' operation ('store_ln78', src/RNI.cpp:78->src/RNI.cpp:44) of variable 'add_ln80', src/RNI.cpp:80->src/RNI.cpp:44 on local variable 'conv4_i11_i' [39]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
