<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス ISA</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceMipsISA.html">MipsISA</a>::<a class="el" href="classMipsISA_1_1ISA.html">ISA</a>
  </div>
</div>
<div class="contents">
<h1>クラス ISA</h1><!-- doxytag: class="MipsISA::ISA" --><!-- doxytag: inherits="m5::SimObject::SimObject,m5::SimObject::SimObject" -->
<p><code>#include &lt;<a class="el" href="mips_2isa_8hh_source.html">isa.hh</a>&gt;</code></p>
<div class="dynheader">
ISAに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classMipsISA_1_1ISA.gif" usemap="#ISA_map" alt=""/>
  <map id="ISA_map" name="ISA_map">
<area href="classm5_1_1SimObject_1_1SimObject.html" alt="SimObject" shape="rect" coords="0,0,69,24"/>
<area href="classm5_1_1SimObject_1_1SimObject.html" alt="SimObject" shape="rect" coords="79,0,148,24"/>
</map>
 </div>
</div>

<p><a href="classMipsISA_1_1ISA-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>構成</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA_1_1CP0Event.html">CP0Event</a></td></tr>
<tr><td colspan="2"><h2>Public 型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a7b22e0667d062181e0dcaa5cf0e66ba7">CP0EventType</a> { <a class="el" href="classMipsISA_1_1ISA.html#a7b22e0667d062181e0dcaa5cf0e66ba7a40440d4260dd362173f74b5c01c3f047">UpdateCP0</a>, 
<a class="el" href="classMipsISA_1_1ISA.html#a7b22e0667d062181e0dcaa5cf0e66ba7a40440d4260dd362173f74b5c01c3f047">UpdateCP0</a>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a7b22e0667d062181e0dcaa5cf0e66ba7">CP0EventType</a> { <a class="el" href="classMipsISA_1_1ISA.html#a7b22e0667d062181e0dcaa5cf0e66ba7a40440d4260dd362173f74b5c01c3f047">UpdateCP0</a>, 
<a class="el" href="classMipsISA_1_1ISA.html#a7b22e0667d062181e0dcaa5cf0e66ba7a40440d4260dd362173f74b5c01c3f047">UpdateCP0</a>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classMipsISA_1_1ISA.html">ISA</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a21db2c38ad074e55f2b584fb5a5d37f3">CP0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef MipsISAParams&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a356644158667486a7a343f11512e4dc7">Params</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classMipsISA_1_1ISA.html">ISA</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a21db2c38ad074e55f2b584fb5a5d37f3">CP0</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef MipsISAParams&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a356644158667486a7a343f11512e4dc7">Params</a></td></tr>
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#ac8bb3912a3ce86b15842e79d0b421204">clear</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#af9cb72b444a0f6c58cb2ca90573144eb">configCP</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#ac14017b7c7cddd04d2e028cde54f6165">getVPENum</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#ab5936dc40fc4dbeac3066d5d7cffeb11">updateCP0ReadView</a> (int misc_reg, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a> (int misc_reg, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a81ac5a0c0d9b625997d7737f911743b1">readMiscReg</a> (int misc_reg, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#aadf74b7e5f09ecd0cc35aeb0a25b4420">filterCP0Write</a> (int misc_reg, int reg_sel, const <a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a01507af6f09e43b4f9ece624fdafb1cc">setRegMask</a> (int misc_reg, const <a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;val, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a> (int misc_reg, const <a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;val, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#ab85b054f14d72781b7f540270867e2df">setMiscReg</a> (int misc_reg, const <a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;val, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a85221cc4f7fe8618574a72b6410318f4">scheduleCP0Update</a> (<a class="el" href="classBaseCPU.html">BaseCPU</a> *cpu, <a class="el" href="classm5_1_1params_1_1Cycles.html">Cycles</a> delay=<a class="el" href="classm5_1_1params_1_1Cycles.html">Cycles</a>(0))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a872038d84b4cde793f5f2f7b75df3293">updateCPU</a> (<a class="el" href="classBaseCPU.html">BaseCPU</a> *cpu)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a769e733729615c529fdb54f538f11dba">startup</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classMipsISA_1_1ISA.html#a356644158667486a7a343f11512e4dc7">Params</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a79943ccd051cbee11887e08c12997892">params</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#ae9132e021b3f3b20c917fc328a056bbd">ISA</a> (<a class="el" href="classMipsISA_1_1ISA.html#a356644158667486a7a343f11512e4dc7">Params</a> *<a class="el" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#aece4b88ffcab608652e8e9f0fbe643d4">flattenIntIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a85addcd4f57c5a0ffa81805dcad1eeb7">flattenFloatIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a7a5d7476bd10e5af09e6e753d1fca087">flattenCCIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a8997760aa4425793911f57440a4dd8ae">flattenMiscIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#ac8bb3912a3ce86b15842e79d0b421204">clear</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#af9cb72b444a0f6c58cb2ca90573144eb">configCP</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#ac14017b7c7cddd04d2e028cde54f6165">getVPENum</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#ab5936dc40fc4dbeac3066d5d7cffeb11">updateCP0ReadView</a> (int misc_reg, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a> (int misc_reg, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a81ac5a0c0d9b625997d7737f911743b1">readMiscReg</a> (int misc_reg, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#aadf74b7e5f09ecd0cc35aeb0a25b4420">filterCP0Write</a> (int misc_reg, int reg_sel, const <a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a01507af6f09e43b4f9ece624fdafb1cc">setRegMask</a> (int misc_reg, const <a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;val, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a> (int misc_reg, const <a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;val, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#ab85b054f14d72781b7f540270867e2df">setMiscReg</a> (int misc_reg, const <a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;val, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a85221cc4f7fe8618574a72b6410318f4">scheduleCP0Update</a> (<a class="el" href="classBaseCPU.html">BaseCPU</a> *cpu, <a class="el" href="classm5_1_1params_1_1Cycles.html">Cycles</a> delay=<a class="el" href="classm5_1_1params_1_1Cycles.html">Cycles</a>(0))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a872038d84b4cde793f5f2f7b75df3293">updateCPU</a> (<a class="el" href="classBaseCPU.html">BaseCPU</a> *cpu)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a769e733729615c529fdb54f538f11dba">startup</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classMipsISA_1_1ISA.html#a356644158667486a7a343f11512e4dc7">Params</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#acd3c3feb78ae7a8f88fe0f110a718dff">params</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#ae9132e021b3f3b20c917fc328a056bbd">ISA</a> (<a class="el" href="classMipsISA_1_1ISA.html#a356644158667486a7a343f11512e4dc7">Params</a> *<a class="el" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#aece4b88ffcab608652e8e9f0fbe643d4">flattenIntIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a85addcd4f57c5a0ffa81805dcad1eeb7">flattenFloatIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a7a5d7476bd10e5af09e6e753d1fca087">flattenCCIndex</a> (int reg) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a8997760aa4425793911f57440a4dd8ae">flattenMiscIndex</a> (int reg) const </td></tr>
<tr><td colspan="2"><h2>Public 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a92cda46eabfff2a3514c1c2721e25990">cp0Updated</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::queue&lt; <a class="el" href="classMipsISA_1_1ISA_1_1CP0Event.html">CP0Event</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a8adab10ee83d624a89033e9d1979662e">cp0EventRemoveList</a></td></tr>
<tr><td colspan="2"><h2>Static Public 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static std::string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a9cdc253c8b6e87a237586ded36ac309f">miscRegNames</a> [<a class="el" href="namespaceMipsISA.html#a568d4aa96dd7cd963f3b1b1b0446c9c6">NumMiscRegs</a>]</td></tr>
<tr><td colspan="2"><h2>Protected 型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1">BankType</a> { <br/>
&nbsp;&nbsp;<a class="el" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1a9e47a436a373eae42c60d4ee29bfc1f4">perProcessor</a>, 
<a class="el" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1a53b7a9b2f7a84180a64f7f1af3c1e318">perThreadContext</a>, 
<a class="el" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1aa3cd85a7a7f1d2d497361aa806bfa87d">perVirtProcessor</a>, 
<a class="el" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1a9e47a436a373eae42c60d4ee29bfc1f4">perProcessor</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1a53b7a9b2f7a84180a64f7f1af3c1e318">perThreadContext</a>, 
<a class="el" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1aa3cd85a7a7f1d2d497361aa806bfa87d">perVirtProcessor</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1">BankType</a> { <br/>
&nbsp;&nbsp;<a class="el" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1a9e47a436a373eae42c60d4ee29bfc1f4">perProcessor</a>, 
<a class="el" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1a53b7a9b2f7a84180a64f7f1af3c1e318">perThreadContext</a>, 
<a class="el" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1aa3cd85a7a7f1d2d497361aa806bfa87d">perVirtProcessor</a>, 
<a class="el" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1a9e47a436a373eae42c60d4ee29bfc1f4">perProcessor</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1a53b7a9b2f7a84180a64f7f1af3c1e318">perThreadContext</a>, 
<a class="el" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1aa3cd85a7a7f1d2d497361aa806bfa87d">perVirtProcessor</a>
<br/>
 }</td></tr>
<tr><td colspan="2"><h2>Protected 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#aa972a4ac745d8349cf6f90462dfc5433">numThreads</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a4ee800a76f0f2c6b285bf0881a4b6c1a">numVpes</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classstd_1_1vector.html">std::vector</a><br class="typebreak"/>
&lt; <a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &gt; &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a02abb0f7fcd403c7ec4810a93f77ec60">miscRegFile</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classstd_1_1vector.html">std::vector</a><br class="typebreak"/>
&lt; <a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &gt; &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#a53b478f356b8709271f5f00b99473458">miscRegFile_WriteMask</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1">BankType</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMipsISA_1_1ISA.html#adf99e34b7a92591520cf8908417e9154">bankType</a></td></tr>
</table>
<hr/><h2>型定義</h2>
<a class="anchor" id="a21db2c38ad074e55f2b584fb5a5d37f3"></a><!-- doxytag: member="MipsISA::ISA::CP0" ref="a21db2c38ad074e55f2b584fb5a5d37f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classMipsISA_1_1ISA.html">ISA</a> <a class="el" href="classMipsISA_1_1ISA.html">CP0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a21db2c38ad074e55f2b584fb5a5d37f3"></a><!-- doxytag: member="MipsISA::ISA::CP0" ref="a21db2c38ad074e55f2b584fb5a5d37f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classMipsISA_1_1ISA.html">ISA</a> <a class="el" href="classMipsISA_1_1ISA.html">CP0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a356644158667486a7a343f11512e4dc7"></a><!-- doxytag: member="MipsISA::ISA::Params" ref="a356644158667486a7a343f11512e4dc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef MipsISAParams <a class="el" href="classMipsISA_1_1ISA.html#a356644158667486a7a343f11512e4dc7">Params</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a356644158667486a7a343f11512e4dc7"></a><!-- doxytag: member="MipsISA::ISA::Params" ref="a356644158667486a7a343f11512e4dc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef MipsISAParams <a class="el" href="classMipsISA_1_1ISA.html#a356644158667486a7a343f11512e4dc7">Params</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>列挙型</h2>
<a class="anchor" id="a6fe085db0aa80588322c415f46d74bf1"></a><!-- doxytag: member="MipsISA::ISA::BankType" ref="a6fe085db0aa80588322c415f46d74bf1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1">BankType</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>列挙型の値: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a6fe085db0aa80588322c415f46d74bf1a9e47a436a373eae42c60d4ee29bfc1f4"></a><!-- doxytag: member="perProcessor" ref="a6fe085db0aa80588322c415f46d74bf1a9e47a436a373eae42c60d4ee29bfc1f4" args="" -->perProcessor</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a6fe085db0aa80588322c415f46d74bf1a53b7a9b2f7a84180a64f7f1af3c1e318"></a><!-- doxytag: member="perThreadContext" ref="a6fe085db0aa80588322c415f46d74bf1a53b7a9b2f7a84180a64f7f1af3c1e318" args="" -->perThreadContext</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a6fe085db0aa80588322c415f46d74bf1aa3cd85a7a7f1d2d497361aa806bfa87d"></a><!-- doxytag: member="perVirtProcessor" ref="a6fe085db0aa80588322c415f46d74bf1aa3cd85a7a7f1d2d497361aa806bfa87d" args="" -->perVirtProcessor</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a6fe085db0aa80588322c415f46d74bf1a9e47a436a373eae42c60d4ee29bfc1f4"></a><!-- doxytag: member="perProcessor" ref="a6fe085db0aa80588322c415f46d74bf1a9e47a436a373eae42c60d4ee29bfc1f4" args="" -->perProcessor</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a6fe085db0aa80588322c415f46d74bf1a53b7a9b2f7a84180a64f7f1af3c1e318"></a><!-- doxytag: member="perThreadContext" ref="a6fe085db0aa80588322c415f46d74bf1a53b7a9b2f7a84180a64f7f1af3c1e318" args="" -->perThreadContext</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a6fe085db0aa80588322c415f46d74bf1aa3cd85a7a7f1d2d497361aa806bfa87d"></a><!-- doxytag: member="perVirtProcessor" ref="a6fe085db0aa80588322c415f46d74bf1aa3cd85a7a7f1d2d497361aa806bfa87d" args="" -->perVirtProcessor</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00065"></a>00065                       {
<a name="l00066"></a>00066             <a class="code" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1a9e47a436a373eae42c60d4ee29bfc1f4">perProcessor</a>,
<a name="l00067"></a>00067             <a class="code" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1a53b7a9b2f7a84180a64f7f1af3c1e318">perThreadContext</a>,
<a name="l00068"></a>00068             <a class="code" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1aa3cd85a7a7f1d2d497361aa806bfa87d">perVirtProcessor</a>
<a name="l00069"></a>00069         };
</pre></div></p>

</div>
</div>
<a class="anchor" id="a6fe085db0aa80588322c415f46d74bf1"></a><!-- doxytag: member="MipsISA::ISA::BankType" ref="a6fe085db0aa80588322c415f46d74bf1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1">BankType</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>列挙型の値: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a6fe085db0aa80588322c415f46d74bf1a9e47a436a373eae42c60d4ee29bfc1f4"></a><!-- doxytag: member="perProcessor" ref="a6fe085db0aa80588322c415f46d74bf1a9e47a436a373eae42c60d4ee29bfc1f4" args="" -->perProcessor</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a6fe085db0aa80588322c415f46d74bf1a53b7a9b2f7a84180a64f7f1af3c1e318"></a><!-- doxytag: member="perThreadContext" ref="a6fe085db0aa80588322c415f46d74bf1a53b7a9b2f7a84180a64f7f1af3c1e318" args="" -->perThreadContext</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a6fe085db0aa80588322c415f46d74bf1aa3cd85a7a7f1d2d497361aa806bfa87d"></a><!-- doxytag: member="perVirtProcessor" ref="a6fe085db0aa80588322c415f46d74bf1aa3cd85a7a7f1d2d497361aa806bfa87d" args="" -->perVirtProcessor</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a6fe085db0aa80588322c415f46d74bf1a9e47a436a373eae42c60d4ee29bfc1f4"></a><!-- doxytag: member="perProcessor" ref="a6fe085db0aa80588322c415f46d74bf1a9e47a436a373eae42c60d4ee29bfc1f4" args="" -->perProcessor</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a6fe085db0aa80588322c415f46d74bf1a53b7a9b2f7a84180a64f7f1af3c1e318"></a><!-- doxytag: member="perThreadContext" ref="a6fe085db0aa80588322c415f46d74bf1a53b7a9b2f7a84180a64f7f1af3c1e318" args="" -->perThreadContext</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a6fe085db0aa80588322c415f46d74bf1aa3cd85a7a7f1d2d497361aa806bfa87d"></a><!-- doxytag: member="perVirtProcessor" ref="a6fe085db0aa80588322c415f46d74bf1aa3cd85a7a7f1d2d497361aa806bfa87d" args="" -->perVirtProcessor</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00065"></a>00065                       {
<a name="l00066"></a>00066             <a class="code" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1a9e47a436a373eae42c60d4ee29bfc1f4">perProcessor</a>,
<a name="l00067"></a>00067             <a class="code" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1a53b7a9b2f7a84180a64f7f1af3c1e318">perThreadContext</a>,
<a name="l00068"></a>00068             <a class="code" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1aa3cd85a7a7f1d2d497361aa806bfa87d">perVirtProcessor</a>
<a name="l00069"></a>00069         };
</pre></div></p>

</div>
</div>
<a class="anchor" id="a7b22e0667d062181e0dcaa5cf0e66ba7"></a><!-- doxytag: member="MipsISA::ISA::CP0EventType" ref="a7b22e0667d062181e0dcaa5cf0e66ba7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classMipsISA_1_1ISA.html#a7b22e0667d062181e0dcaa5cf0e66ba7">CP0EventType</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>列挙型の値: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a7b22e0667d062181e0dcaa5cf0e66ba7a40440d4260dd362173f74b5c01c3f047"></a><!-- doxytag: member="UpdateCP0" ref="a7b22e0667d062181e0dcaa5cf0e66ba7a40440d4260dd362173f74b5c01c3f047" args="" -->UpdateCP0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a7b22e0667d062181e0dcaa5cf0e66ba7a40440d4260dd362173f74b5c01c3f047"></a><!-- doxytag: member="UpdateCP0" ref="a7b22e0667d062181e0dcaa5cf0e66ba7a40440d4260dd362173f74b5c01c3f047" args="" -->UpdateCP0</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00117"></a>00117                           {
<a name="l00118"></a>00118             <a class="code" href="classMipsISA_1_1ISA.html#a7b22e0667d062181e0dcaa5cf0e66ba7a40440d4260dd362173f74b5c01c3f047">UpdateCP0</a>
<a name="l00119"></a>00119         };
</pre></div></p>

</div>
</div>
<a class="anchor" id="a7b22e0667d062181e0dcaa5cf0e66ba7"></a><!-- doxytag: member="MipsISA::ISA::CP0EventType" ref="a7b22e0667d062181e0dcaa5cf0e66ba7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classMipsISA_1_1ISA.html#a7b22e0667d062181e0dcaa5cf0e66ba7">CP0EventType</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>列挙型の値: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a7b22e0667d062181e0dcaa5cf0e66ba7a40440d4260dd362173f74b5c01c3f047"></a><!-- doxytag: member="UpdateCP0" ref="a7b22e0667d062181e0dcaa5cf0e66ba7a40440d4260dd362173f74b5c01c3f047" args="" -->UpdateCP0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a7b22e0667d062181e0dcaa5cf0e66ba7a40440d4260dd362173f74b5c01c3f047"></a><!-- doxytag: member="UpdateCP0" ref="a7b22e0667d062181e0dcaa5cf0e66ba7a40440d4260dd362173f74b5c01c3f047" args="" -->UpdateCP0</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p><div class="fragment"><pre class="fragment"><a name="l00117"></a>00117                           {
<a name="l00118"></a>00118             <a class="code" href="classMipsISA_1_1ISA.html#a7b22e0667d062181e0dcaa5cf0e66ba7a40440d4260dd362173f74b5c01c3f047">UpdateCP0</a>
<a name="l00119"></a>00119         };
</pre></div></p>

</div>
</div>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="ae9132e021b3f3b20c917fc328a056bbd"></a><!-- doxytag: member="MipsISA::ISA::ISA" ref="ae9132e021b3f3b20c917fc328a056bbd" args="(Params *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMipsISA_1_1ISA.html">ISA</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classMipsISA_1_1ISA.html#a356644158667486a7a343f11512e4dc7">Params</a> *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00092"></a>00092     : <a class="code" href="classSimObject.html">SimObject</a>(<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>), <a class="code" href="classMipsISA_1_1ISA.html#aa972a4ac745d8349cf6f90462dfc5433">numThreads</a>(<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;num_threads), <a class="code" href="classMipsISA_1_1ISA.html#a4ee800a76f0f2c6b285bf0881a4b6c1a">numVpes</a>(<a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>-&gt;num_vpes)
<a name="l00093"></a>00093 {
<a name="l00094"></a>00094     <a class="code" href="classMipsISA_1_1ISA.html#a02abb0f7fcd403c7ec4810a93f77ec60">miscRegFile</a>.resize(<a class="code" href="namespaceMipsISA.html#a568d4aa96dd7cd963f3b1b1b0446c9c6">NumMiscRegs</a>);
<a name="l00095"></a>00095     <a class="code" href="classMipsISA_1_1ISA.html#adf99e34b7a92591520cf8908417e9154">bankType</a>.resize(<a class="code" href="namespaceMipsISA.html#a568d4aa96dd7cd963f3b1b1b0446c9c6">NumMiscRegs</a>);
<a name="l00096"></a>00096 
<a name="l00097"></a>00097     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a>=0; <a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a> &lt; <a class="code" href="namespaceMipsISA.html#a568d4aa96dd7cd963f3b1b1b0446c9c6">NumMiscRegs</a>; <a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a>++) {
<a name="l00098"></a>00098         <a class="code" href="classMipsISA_1_1ISA.html#a02abb0f7fcd403c7ec4810a93f77ec60">miscRegFile</a>[<a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a>].resize(1);
<a name="l00099"></a>00099         <a class="code" href="classMipsISA_1_1ISA.html#adf99e34b7a92591520cf8908417e9154">bankType</a>[<a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a>] = <a class="code" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1a9e47a436a373eae42c60d4ee29bfc1f4">perProcessor</a>;
<a name="l00100"></a>00100     }
<a name="l00101"></a>00101 
<a name="l00102"></a>00102     <a class="code" href="classMipsISA_1_1ISA.html#a53b478f356b8709271f5f00b99473458">miscRegFile_WriteMask</a>.resize(NumMiscRegs);
<a name="l00103"></a>00103 
<a name="l00104"></a>00104     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a> = 0; <a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a> &lt; NumMiscRegs; <a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a>++) {
<a name="l00105"></a>00105         <a class="code" href="classMipsISA_1_1ISA.html#a53b478f356b8709271f5f00b99473458">miscRegFile_WriteMask</a>[<a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a>].push_back(0);
<a name="l00106"></a>00106     }
<a name="l00107"></a>00107 
<a name="l00108"></a>00108     <span class="comment">// Initialize all Per-VPE regs</span>
<a name="l00109"></a>00109     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> per_vpe_regs[] = { <a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a18227f38efee027f906dc5895ec303dd">MISCREG_VPE_CONTROL</a>,
<a name="l00110"></a>00110                                 <a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a10b335f3d1408982d99ef5f4a47138bb">MISCREG_VPE_CONF0</a>, <a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a8677f550c16091edb72b7c3168d04f1e">MISCREG_VPE_CONF1</a>,
<a name="l00111"></a>00111                                 <a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67ad924812de8e5fb33dc4c71f2b88c3047">MISCREG_YQMASK</a>,
<a name="l00112"></a>00112                                 <a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67ab03c9c6a6cad770cfbf9a2983b40371d">MISCREG_VPE_SCHEDULE</a>, <a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67ad680e95b91209876b280fc0830663910">MISCREG_VPE_SCHEFBACK</a>,
<a name="l00113"></a>00113                                 <a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67ac7fadd52adc6618d2a5bee6579b68f5c">MISCREG_VPE_OPT</a>, <a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67ac83c1c03c698465949341f665675de03">MISCREG_SRS_CONF0</a>,
<a name="l00114"></a>00114                                 <a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67adc84222ee2234741a46c6f08071a37ea">MISCREG_SRS_CONF1</a>, <a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67acf3b6761d631a9afa2c8ccb50505cb35">MISCREG_SRS_CONF2</a>,
<a name="l00115"></a>00115                                 <a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a8eb8714f3d0b0d8a30dca63e63adfe89">MISCREG_SRS_CONF3</a>, <a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67ae526b17694f2b56b5dbd0ff447082be7">MISCREG_SRS_CONF4</a>,
<a name="l00116"></a>00116                                 <a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a89237c2272298bb0d6e0f02a0cc67b70">MISCREG_EBASE</a>
<a name="l00117"></a>00117                               };
<a name="l00118"></a>00118     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> num_vpe_regs = <span class="keyword">sizeof</span>(per_vpe_regs) / 4;
<a name="l00119"></a>00119     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a> = 0; <a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a> &lt; num_vpe_regs; <a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a>++) {
<a name="l00120"></a>00120         <span class="keywordflow">if</span> (<a class="code" href="classMipsISA_1_1ISA.html#a4ee800a76f0f2c6b285bf0881a4b6c1a">numVpes</a> &gt; 1) {
<a name="l00121"></a>00121             <a class="code" href="classMipsISA_1_1ISA.html#a02abb0f7fcd403c7ec4810a93f77ec60">miscRegFile</a>[per_vpe_regs[<a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a>]].resize(<a class="code" href="classMipsISA_1_1ISA.html#a4ee800a76f0f2c6b285bf0881a4b6c1a">numVpes</a>);
<a name="l00122"></a>00122         }
<a name="l00123"></a>00123         <a class="code" href="classMipsISA_1_1ISA.html#adf99e34b7a92591520cf8908417e9154">bankType</a>[per_vpe_regs[<a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a>]] = <a class="code" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1aa3cd85a7a7f1d2d497361aa806bfa87d">perVirtProcessor</a>;
<a name="l00124"></a>00124     }
<a name="l00125"></a>00125 
<a name="l00126"></a>00126     <span class="comment">// Initialize all Per-TC regs</span>
<a name="l00127"></a>00127     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> per_tc_regs[] = { <a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a60c18a64af42f01df36fbc004844c7e2">MISCREG_STATUS</a>,
<a name="l00128"></a>00128                                <a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a7b3f3c3863771787c02f984d39ef32fc">MISCREG_TC_STATUS</a>, <a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a33a1059fa5a1fbfcdc9c53653964cdfd">MISCREG_TC_BIND</a>,
<a name="l00129"></a>00129                                <a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a8eba3f0f2543341921e66578aa6a9d2f">MISCREG_TC_RESTART</a>, <a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67abae77c6f71b22d189d03f4a6de063959">MISCREG_TC_HALT</a>,
<a name="l00130"></a>00130                                <a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a7e02f3d7ca1cd3669b28ea2b277d894d">MISCREG_TC_CONTEXT</a>, <a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a297ec55a36058ca4dbd70ed358f929c8">MISCREG_TC_SCHEDULE</a>,
<a name="l00131"></a>00131                                <a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67af30650e773fc741ccf77b0ca13eb0cfb">MISCREG_TC_SCHEFBACK</a>,
<a name="l00132"></a>00132                                <a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a31ce1406a47fd60761fb6ca674f42e79">MISCREG_DEBUG</a>, <a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67adfd2c32ccfff0133eeb3a19fe2b54cb6">MISCREG_LLADDR</a>
<a name="l00133"></a>00133                              };
<a name="l00134"></a>00134     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> num_tc_regs = <span class="keyword">sizeof</span>(per_tc_regs) /  4;
<a name="l00135"></a>00135 
<a name="l00136"></a>00136     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a> = 0; <a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a> &lt; num_tc_regs; <a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a>++) {
<a name="l00137"></a>00137         <a class="code" href="classMipsISA_1_1ISA.html#a02abb0f7fcd403c7ec4810a93f77ec60">miscRegFile</a>[per_tc_regs[<a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a>]].resize(<a class="code" href="classMipsISA_1_1ISA.html#aa972a4ac745d8349cf6f90462dfc5433">numThreads</a>);
<a name="l00138"></a>00138         <a class="code" href="classMipsISA_1_1ISA.html#adf99e34b7a92591520cf8908417e9154">bankType</a>[per_tc_regs[<a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a>]] = <a class="code" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1a53b7a9b2f7a84180a64f7f1af3c1e318">perThreadContext</a>;
<a name="l00139"></a>00139     }
<a name="l00140"></a>00140 
<a name="l00141"></a>00141     <a class="code" href="classMipsISA_1_1ISA.html#ac8bb3912a3ce86b15842e79d0b421204">clear</a>();
<a name="l00142"></a>00142 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ae9132e021b3f3b20c917fc328a056bbd"></a><!-- doxytag: member="MipsISA::ISA::ISA" ref="ae9132e021b3f3b20c917fc328a056bbd" args="(Params *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMipsISA_1_1ISA.html">ISA</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classMipsISA_1_1ISA.html#a356644158667486a7a343f11512e4dc7">Params</a> *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="ac8bb3912a3ce86b15842e79d0b421204"></a><!-- doxytag: member="MipsISA::ISA::clear" ref="ac8bb3912a3ce86b15842e79d0b421204" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void clear </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac8bb3912a3ce86b15842e79d0b421204"></a><!-- doxytag: member="MipsISA::ISA::clear" ref="ac8bb3912a3ce86b15842e79d0b421204" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void clear </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00152"></a>00152 {
<a name="l00153"></a>00153     <span class="keywordflow">for</span>(<span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a> = 0; <a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a> &lt; <a class="code" href="namespaceMipsISA.html#a568d4aa96dd7cd963f3b1b1b0446c9c6">NumMiscRegs</a>; <a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a>++) {
<a name="l00154"></a>00154         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#adda8322536e2853111a71e4e2f911762">j</a> = 0; <a class="code" href="namespaceArmISA.html#adda8322536e2853111a71e4e2f911762">j</a> &lt; <a class="code" href="classMipsISA_1_1ISA.html#a02abb0f7fcd403c7ec4810a93f77ec60">miscRegFile</a>[<a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a>].size(); <a class="code" href="namespaceArmISA.html#adda8322536e2853111a71e4e2f911762">j</a>++)
<a name="l00155"></a>00155             <a class="code" href="classMipsISA_1_1ISA.html#a02abb0f7fcd403c7ec4810a93f77ec60">miscRegFile</a>[<a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a>][<a class="code" href="namespaceArmISA.html#adda8322536e2853111a71e4e2f911762">j</a>] = 0;
<a name="l00156"></a>00156 
<a name="l00157"></a>00157         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#aef5e9ad990297740e743c7dbff9b9749">k</a> = 0; <a class="code" href="namespaceMipsISA.html#aef5e9ad990297740e743c7dbff9b9749">k</a> &lt; <a class="code" href="classMipsISA_1_1ISA.html#a53b478f356b8709271f5f00b99473458">miscRegFile_WriteMask</a>[<a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a>].size(); <a class="code" href="namespaceMipsISA.html#aef5e9ad990297740e743c7dbff9b9749">k</a>++)
<a name="l00158"></a>00158             <a class="code" href="classMipsISA_1_1ISA.html#a53b478f356b8709271f5f00b99473458">miscRegFile_WriteMask</a>[<a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a>][<a class="code" href="namespaceMipsISA.html#aef5e9ad990297740e743c7dbff9b9749">k</a>] = (<span class="keywordtype">long</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>)(-1);
<a name="l00159"></a>00159     }
<a name="l00160"></a>00160 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="af9cb72b444a0f6c58cb2ca90573144eb"></a><!-- doxytag: member="MipsISA::ISA::configCP" ref="af9cb72b444a0f6c58cb2ca90573144eb" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void configCP </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af9cb72b444a0f6c58cb2ca90573144eb"></a><!-- doxytag: member="MipsISA::ISA::configCP" ref="af9cb72b444a0f6c58cb2ca90573144eb" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void configCP </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00165"></a>00165 {
<a name="l00166"></a>00166     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA, <span class="stringliteral">&quot;Resetting CP0 State with %i TCs and %i VPEs\n&quot;</span>,
<a name="l00167"></a>00167             <a class="code" href="classMipsISA_1_1ISA.html#aa972a4ac745d8349cf6f90462dfc5433">numThreads</a>, <a class="code" href="classMipsISA_1_1ISA.html#a4ee800a76f0f2c6b285bf0881a4b6c1a">numVpes</a>);
<a name="l00168"></a>00168 
<a name="l00169"></a>00169     CoreSpecific cp;
<a name="l00170"></a>00170     <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;CP state must be set before the following code is used&quot;</span>);
<a name="l00171"></a>00171 
<a name="l00172"></a>00172     <span class="comment">// Do Default CP0 initialization HERE</span>
<a name="l00173"></a>00173 
<a name="l00174"></a>00174     <span class="comment">// Do Initialization for MT cores here (eventually use</span>
<a name="l00175"></a>00175     <span class="comment">// core_name parameter to toggle this initialization)</span>
<a name="l00176"></a>00176     <span class="comment">// ===================================================</span>
<a name="l00177"></a>00177     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA, <span class="stringliteral">&quot;Initializing CP0 State.... &quot;</span>);
<a name="l00178"></a>00178 
<a name="l00179"></a>00179     PRIdReg <a class="code" href="namespaceMipsISA.html#a49ec0df61328de7b6a5e7ad24ec2829b">procId</a> = <a class="code" href="classMipsISA_1_1ISA.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a852cd70228d12404ce7083d8e5e187b0">MISCREG_PRID</a>);
<a name="l00180"></a>00180     procId.coOp = cp.CP0_PRId_CompanyOptions;
<a name="l00181"></a>00181     procId.coId = cp.CP0_PRId_CompanyID;
<a name="l00182"></a>00182     procId.procId = cp.CP0_PRId_ProcessorID;
<a name="l00183"></a>00183     procId.rev = cp.CP0_PRId_Revision;
<a name="l00184"></a>00184     <a class="code" href="classMipsISA_1_1ISA.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a852cd70228d12404ce7083d8e5e187b0">MISCREG_PRID</a>, procId);
<a name="l00185"></a>00185 
<a name="l00186"></a>00186     <span class="comment">// Now, create Write Mask for ProcID register</span>
<a name="l00187"></a>00187     <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> procIDMask = 0; <span class="comment">// Read-Only register</span>
<a name="l00188"></a>00188     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc">replaceBits</a>(procIDMask, 0, 32, 0);
<a name="l00189"></a>00189     <a class="code" href="classMipsISA_1_1ISA.html#a01507af6f09e43b4f9ece624fdafb1cc">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a852cd70228d12404ce7083d8e5e187b0">MISCREG_PRID</a>, procIDMask);
<a name="l00190"></a>00190 
<a name="l00191"></a>00191     <span class="comment">// Config</span>
<a name="l00192"></a>00192     ConfigReg cfg = <a class="code" href="classMipsISA_1_1ISA.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a14c5b13ac4d2dcc72fad28a0b57c2889">MISCREG_CONFIG</a>);
<a name="l00193"></a>00193     cfg.be = cp.CP0_Config_BE;
<a name="l00194"></a>00194     cfg.at = cp.CP0_Config_AT;
<a name="l00195"></a>00195     cfg.ar = cp.CP0_Config_AR;
<a name="l00196"></a>00196     cfg.mt = cp.CP0_Config_MT;
<a name="l00197"></a>00197     cfg.vi = cp.CP0_Config_VI;
<a name="l00198"></a>00198     cfg.m = 1;
<a name="l00199"></a>00199     <a class="code" href="classMipsISA_1_1ISA.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a14c5b13ac4d2dcc72fad28a0b57c2889">MISCREG_CONFIG</a>, cfg);
<a name="l00200"></a>00200     <span class="comment">// Now, create Write Mask for Config register</span>
<a name="l00201"></a>00201     <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> cfg_Mask = 0x7FFF0007;
<a name="l00202"></a>00202     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc">replaceBits</a>(cfg_Mask, 0, 32, 0);
<a name="l00203"></a>00203     <a class="code" href="classMipsISA_1_1ISA.html#a01507af6f09e43b4f9ece624fdafb1cc">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a14c5b13ac4d2dcc72fad28a0b57c2889">MISCREG_CONFIG</a>, cfg_Mask);
<a name="l00204"></a>00204 
<a name="l00205"></a>00205     <span class="comment">// Config1</span>
<a name="l00206"></a>00206     Config1Reg cfg1 = <a class="code" href="classMipsISA_1_1ISA.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a4644b1ee5b51127a080780bb8654d353">MISCREG_CONFIG1</a>);
<a name="l00207"></a>00207     cfg1.mmuSize = cp.CP0_Config1_MMU;
<a name="l00208"></a>00208     cfg1.is = cp.CP0_Config1_IS;
<a name="l00209"></a>00209     cfg1.il = cp.CP0_Config1_IL;
<a name="l00210"></a>00210     cfg1.ia = cp.CP0_Config1_IA;
<a name="l00211"></a>00211     cfg1.ds = cp.CP0_Config1_DS;
<a name="l00212"></a>00212     cfg1.dl = cp.CP0_Config1_DL;
<a name="l00213"></a>00213     cfg1.da = cp.CP0_Config1_DA;
<a name="l00214"></a>00214     cfg1.fp = cp.CP0_Config1_FP;
<a name="l00215"></a>00215     cfg1.ep = cp.CP0_Config1_EP;
<a name="l00216"></a>00216     cfg1.wr = cp.CP0_Config1_WR;
<a name="l00217"></a>00217     cfg1.md = cp.CP0_Config1_MD;
<a name="l00218"></a>00218     cfg1.c2 = cp.CP0_Config1_C2;
<a name="l00219"></a>00219     cfg1.pc = cp.CP0_Config1_PC;
<a name="l00220"></a>00220     cfg1.m = cp.CP0_Config1_M;
<a name="l00221"></a>00221     <a class="code" href="classMipsISA_1_1ISA.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a4644b1ee5b51127a080780bb8654d353">MISCREG_CONFIG1</a>, cfg1);
<a name="l00222"></a>00222     <span class="comment">// Now, create Write Mask for Config register</span>
<a name="l00223"></a>00223     <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> cfg1_Mask = 0; <span class="comment">// Read Only Register</span>
<a name="l00224"></a>00224     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc">replaceBits</a>(cfg1_Mask, 0, 32, 0);
<a name="l00225"></a>00225     <a class="code" href="classMipsISA_1_1ISA.html#a01507af6f09e43b4f9ece624fdafb1cc">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a4644b1ee5b51127a080780bb8654d353">MISCREG_CONFIG1</a>, cfg1_Mask);
<a name="l00226"></a>00226 
<a name="l00227"></a>00227     <span class="comment">// Config2</span>
<a name="l00228"></a>00228     Config2Reg cfg2 = <a class="code" href="classMipsISA_1_1ISA.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67ab17bfc1cdd0f38d279cb0064ec22dce8">MISCREG_CONFIG2</a>);
<a name="l00229"></a>00229     cfg2.tu = cp.CP0_Config2_TU;
<a name="l00230"></a>00230     cfg2.ts = cp.CP0_Config2_TS;
<a name="l00231"></a>00231     cfg2.tl = cp.CP0_Config2_TL;
<a name="l00232"></a>00232     cfg2.ta = cp.CP0_Config2_TA;
<a name="l00233"></a>00233     cfg2.su = cp.CP0_Config2_SU;
<a name="l00234"></a>00234     cfg2.ss = cp.CP0_Config2_SS;
<a name="l00235"></a>00235     cfg2.sl = cp.CP0_Config2_SL;
<a name="l00236"></a>00236     cfg2.sa = cp.CP0_Config2_SA;
<a name="l00237"></a>00237     cfg2.m = cp.CP0_Config2_M;
<a name="l00238"></a>00238     <a class="code" href="classMipsISA_1_1ISA.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67ab17bfc1cdd0f38d279cb0064ec22dce8">MISCREG_CONFIG2</a>, cfg2);
<a name="l00239"></a>00239     <span class="comment">// Now, create Write Mask for Config register</span>
<a name="l00240"></a>00240     <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> cfg2_Mask = 0x7000F000; <span class="comment">// Read Only Register</span>
<a name="l00241"></a>00241     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc">replaceBits</a>(cfg2_Mask, 0, 32, 0);
<a name="l00242"></a>00242     <a class="code" href="classMipsISA_1_1ISA.html#a01507af6f09e43b4f9ece624fdafb1cc">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67ab17bfc1cdd0f38d279cb0064ec22dce8">MISCREG_CONFIG2</a>, cfg2_Mask);
<a name="l00243"></a>00243 
<a name="l00244"></a>00244     <span class="comment">// Config3</span>
<a name="l00245"></a>00245     Config3Reg cfg3 = <a class="code" href="classMipsISA_1_1ISA.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a2fb1543aa01d335c2cbe01b3af3a8840">MISCREG_CONFIG3</a>);
<a name="l00246"></a>00246     cfg3.dspp = cp.CP0_Config3_DSPP;
<a name="l00247"></a>00247     cfg3.lpa = cp.CP0_Config3_LPA;
<a name="l00248"></a>00248     cfg3.veic = cp.CP0_Config3_VEIC;
<a name="l00249"></a>00249     cfg3.vint = cp.CP0_Config3_VInt;
<a name="l00250"></a>00250     cfg3.sp = cp.CP0_Config3_SP;
<a name="l00251"></a>00251     cfg3.mt = cp.CP0_Config3_MT;
<a name="l00252"></a>00252     cfg3.sm = cp.CP0_Config3_SM;
<a name="l00253"></a>00253     cfg3.tl = cp.CP0_Config3_TL;
<a name="l00254"></a>00254     <a class="code" href="classMipsISA_1_1ISA.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a2fb1543aa01d335c2cbe01b3af3a8840">MISCREG_CONFIG3</a>, cfg3);
<a name="l00255"></a>00255     <span class="comment">// Now, create Write Mask for Config register</span>
<a name="l00256"></a>00256     <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> cfg3_Mask = 0; <span class="comment">// Read Only Register</span>
<a name="l00257"></a>00257     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc">replaceBits</a>(cfg3_Mask, 0, 32, 0);
<a name="l00258"></a>00258     <a class="code" href="classMipsISA_1_1ISA.html#a01507af6f09e43b4f9ece624fdafb1cc">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a2fb1543aa01d335c2cbe01b3af3a8840">MISCREG_CONFIG3</a>, cfg3_Mask);
<a name="l00259"></a>00259 
<a name="l00260"></a>00260     <span class="comment">// EBase - CPUNum</span>
<a name="l00261"></a>00261     EBaseReg eBase = <a class="code" href="classMipsISA_1_1ISA.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a89237c2272298bb0d6e0f02a0cc67b70">MISCREG_EBASE</a>);
<a name="l00262"></a>00262     eBase.cpuNum = cp.CP0_EBase_CPUNum;
<a name="l00263"></a>00263     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc">replaceBits</a>(eBase, 31, 31, 1);
<a name="l00264"></a>00264     <a class="code" href="classMipsISA_1_1ISA.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a89237c2272298bb0d6e0f02a0cc67b70">MISCREG_EBASE</a>, eBase);
<a name="l00265"></a>00265     <span class="comment">// Now, create Write Mask for Config register</span>
<a name="l00266"></a>00266     <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> EB_Mask = 0x3FFFF000;<span class="comment">// Except Exception Base, the</span>
<a name="l00267"></a>00267                                  <span class="comment">// entire register is read only</span>
<a name="l00268"></a>00268     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc">replaceBits</a>(EB_Mask, 0, 32, 0);
<a name="l00269"></a>00269     <a class="code" href="classMipsISA_1_1ISA.html#a01507af6f09e43b4f9ece624fdafb1cc">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a89237c2272298bb0d6e0f02a0cc67b70">MISCREG_EBASE</a>, EB_Mask);
<a name="l00270"></a>00270 
<a name="l00271"></a>00271     <span class="comment">// SRS Control - HSS (Highest Shadow Set)</span>
<a name="l00272"></a>00272     SRSCtlReg scsCtl = <a class="code" href="classMipsISA_1_1ISA.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a029238c36a587ae06a28afa01cdf03ce">MISCREG_SRSCTL</a>);
<a name="l00273"></a>00273     scsCtl.hss = cp.CP0_SrsCtl_HSS;
<a name="l00274"></a>00274     <a class="code" href="classMipsISA_1_1ISA.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a029238c36a587ae06a28afa01cdf03ce">MISCREG_SRSCTL</a>, scsCtl);
<a name="l00275"></a>00275     <span class="comment">// Now, create Write Mask for the SRS Ctl register</span>
<a name="l00276"></a>00276     <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> SC_Mask = 0x0000F3C0;
<a name="l00277"></a>00277     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc">replaceBits</a>(SC_Mask, 0, 32, 0);
<a name="l00278"></a>00278     <a class="code" href="classMipsISA_1_1ISA.html#a01507af6f09e43b4f9ece624fdafb1cc">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a029238c36a587ae06a28afa01cdf03ce">MISCREG_SRSCTL</a>, SC_Mask);
<a name="l00279"></a>00279 
<a name="l00280"></a>00280     <span class="comment">// IntCtl - IPTI, IPPCI</span>
<a name="l00281"></a>00281     IntCtlReg intCtl = <a class="code" href="classMipsISA_1_1ISA.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67aa19525c7625d11ab6762b692af9a5767">MISCREG_INTCTL</a>);
<a name="l00282"></a>00282     intCtl.ipti = cp.CP0_IntCtl_IPTI;
<a name="l00283"></a>00283     intCtl.ippci = cp.CP0_IntCtl_IPPCI;
<a name="l00284"></a>00284     <a class="code" href="classMipsISA_1_1ISA.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67aa19525c7625d11ab6762b692af9a5767">MISCREG_INTCTL</a>, intCtl);
<a name="l00285"></a>00285     <span class="comment">// Now, create Write Mask for the IntCtl register</span>
<a name="l00286"></a>00286     <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> IC_Mask = 0x000003E0;
<a name="l00287"></a>00287     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc">replaceBits</a>(IC_Mask, 0, 32, 0);
<a name="l00288"></a>00288     <a class="code" href="classMipsISA_1_1ISA.html#a01507af6f09e43b4f9ece624fdafb1cc">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67aa19525c7625d11ab6762b692af9a5767">MISCREG_INTCTL</a>, IC_Mask);
<a name="l00289"></a>00289 
<a name="l00290"></a>00290     <span class="comment">// Watch Hi - M - FIXME (More than 1 Watch register)</span>
<a name="l00291"></a>00291     WatchHiReg watchHi = <a class="code" href="classMipsISA_1_1ISA.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67ac609e87c661993e9d77e058ad2f71cd3">MISCREG_WATCHHI0</a>);
<a name="l00292"></a>00292     watchHi.m = cp.CP0_WatchHi_M;
<a name="l00293"></a>00293     <a class="code" href="classMipsISA_1_1ISA.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67ac609e87c661993e9d77e058ad2f71cd3">MISCREG_WATCHHI0</a>, watchHi);
<a name="l00294"></a>00294     <span class="comment">// Now, create Write Mask for the IntCtl register</span>
<a name="l00295"></a>00295     <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> wh_Mask = 0x7FFF0FFF;
<a name="l00296"></a>00296     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc">replaceBits</a>(wh_Mask, 0, 32, 0);
<a name="l00297"></a>00297     <a class="code" href="classMipsISA_1_1ISA.html#a01507af6f09e43b4f9ece624fdafb1cc">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67ac609e87c661993e9d77e058ad2f71cd3">MISCREG_WATCHHI0</a>, wh_Mask);
<a name="l00298"></a>00298 
<a name="l00299"></a>00299     <span class="comment">// Perf Ctr - M - FIXME (More than 1 PerfCnt Pair)</span>
<a name="l00300"></a>00300     PerfCntCtlReg perfCntCtl = <a class="code" href="classMipsISA_1_1ISA.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67aeec4b18af30cfb2f14b5754e044418c0">MISCREG_PERFCNT0</a>);
<a name="l00301"></a>00301     perfCntCtl.m = cp.CP0_PerfCtr_M;
<a name="l00302"></a>00302     perfCntCtl.w = cp.CP0_PerfCtr_W;
<a name="l00303"></a>00303     <a class="code" href="classMipsISA_1_1ISA.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67aeec4b18af30cfb2f14b5754e044418c0">MISCREG_PERFCNT0</a>, perfCntCtl);
<a name="l00304"></a>00304     <span class="comment">// Now, create Write Mask for the IntCtl register</span>
<a name="l00305"></a>00305     <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> pc_Mask = 0x00007FF;
<a name="l00306"></a>00306     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc">replaceBits</a>(pc_Mask, 0, 32, 0);
<a name="l00307"></a>00307     <a class="code" href="classMipsISA_1_1ISA.html#a01507af6f09e43b4f9ece624fdafb1cc">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67aeec4b18af30cfb2f14b5754e044418c0">MISCREG_PERFCNT0</a>, pc_Mask);
<a name="l00308"></a>00308 
<a name="l00309"></a>00309     <span class="comment">// Random</span>
<a name="l00310"></a>00310     <a class="code" href="classMipsISA_1_1ISA.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67ab1b307e154733e3a6d73380ef2d5f01d">MISCREG_CP0_RANDOM</a>, 63);
<a name="l00311"></a>00311     <span class="comment">// Now, create Write Mask for the IntCtl register</span>
<a name="l00312"></a>00312     <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> random_Mask = 0;
<a name="l00313"></a>00313     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc">replaceBits</a>(random_Mask, 0, 32, 0);
<a name="l00314"></a>00314     <a class="code" href="classMipsISA_1_1ISA.html#a01507af6f09e43b4f9ece624fdafb1cc">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67ab1b307e154733e3a6d73380ef2d5f01d">MISCREG_CP0_RANDOM</a>, random_Mask);
<a name="l00315"></a>00315 
<a name="l00316"></a>00316     <span class="comment">// PageGrain</span>
<a name="l00317"></a>00317     PageGrainReg pageGrain = <a class="code" href="classMipsISA_1_1ISA.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67afd0e6667953980752317844f6201c4c4">MISCREG_PAGEGRAIN</a>);
<a name="l00318"></a>00318     pageGrain.esp = cp.CP0_Config3_SP;
<a name="l00319"></a>00319     <a class="code" href="classMipsISA_1_1ISA.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67afd0e6667953980752317844f6201c4c4">MISCREG_PAGEGRAIN</a>, pageGrain);
<a name="l00320"></a>00320     <span class="comment">// Now, create Write Mask for the IntCtl register</span>
<a name="l00321"></a>00321     <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> pg_Mask = 0x10000000;
<a name="l00322"></a>00322     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc">replaceBits</a>(pg_Mask, 0, 32, 0);
<a name="l00323"></a>00323     <a class="code" href="classMipsISA_1_1ISA.html#a01507af6f09e43b4f9ece624fdafb1cc">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67afd0e6667953980752317844f6201c4c4">MISCREG_PAGEGRAIN</a>, pg_Mask);
<a name="l00324"></a>00324 
<a name="l00325"></a>00325     <span class="comment">// Status</span>
<a name="l00326"></a>00326     StatusReg <a class="code" href="namespaceArmISA.html#a566327436c4c7e7a63ab9ac137e9d50e">status</a> = <a class="code" href="classMipsISA_1_1ISA.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a60c18a64af42f01df36fbc004844c7e2">MISCREG_STATUS</a>);
<a name="l00327"></a>00327     <span class="comment">// Only CU0 and IE are modified on a reset - everything else needs</span>
<a name="l00328"></a>00328     <span class="comment">// to be controlled on a per CPU model basis</span>
<a name="l00329"></a>00329 
<a name="l00330"></a>00330     <span class="comment">// Enable CP0 on reset</span>
<a name="l00331"></a>00331     <span class="comment">// status.cu0 = 1;</span>
<a name="l00332"></a>00332 
<a name="l00333"></a>00333     <span class="comment">// Enable ERL bit on a reset</span>
<a name="l00334"></a>00334     status.erl = 1;
<a name="l00335"></a>00335     <span class="comment">// Enable BEV bit on a reset</span>
<a name="l00336"></a>00336     status.bev = 1;
<a name="l00337"></a>00337 
<a name="l00338"></a>00338     <a class="code" href="classMipsISA_1_1ISA.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a60c18a64af42f01df36fbc004844c7e2">MISCREG_STATUS</a>, status);
<a name="l00339"></a>00339     <span class="comment">// Now, create Write Mask for the Status register</span>
<a name="l00340"></a>00340     <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> stat_Mask = 0xFF78FF17;
<a name="l00341"></a>00341     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc">replaceBits</a>(stat_Mask, 0, 32, 0);
<a name="l00342"></a>00342     <a class="code" href="classMipsISA_1_1ISA.html#a01507af6f09e43b4f9ece624fdafb1cc">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a60c18a64af42f01df36fbc004844c7e2">MISCREG_STATUS</a>, stat_Mask);
<a name="l00343"></a>00343 
<a name="l00344"></a>00344 
<a name="l00345"></a>00345     <span class="comment">// MVPConf0</span>
<a name="l00346"></a>00346     MVPConf0Reg mvpConf0 = <a class="code" href="classMipsISA_1_1ISA.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a75bfc4f27d49814617ea01dbcb4058d8">MISCREG_MVP_CONF0</a>);
<a name="l00347"></a>00347     mvpConf0.tca = 1;
<a name="l00348"></a>00348     mvpConf0.pvpe = <a class="code" href="classMipsISA_1_1ISA.html#a4ee800a76f0f2c6b285bf0881a4b6c1a">numVpes</a> - 1;
<a name="l00349"></a>00349     mvpConf0.ptc = <a class="code" href="classMipsISA_1_1ISA.html#aa972a4ac745d8349cf6f90462dfc5433">numThreads</a> - 1;
<a name="l00350"></a>00350     <a class="code" href="classMipsISA_1_1ISA.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a75bfc4f27d49814617ea01dbcb4058d8">MISCREG_MVP_CONF0</a>, mvpConf0);
<a name="l00351"></a>00351 
<a name="l00352"></a>00352     <span class="comment">// VPEConf0</span>
<a name="l00353"></a>00353     VPEConf0Reg vpeConf0 = <a class="code" href="classMipsISA_1_1ISA.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a10b335f3d1408982d99ef5f4a47138bb">MISCREG_VPE_CONF0</a>);
<a name="l00354"></a>00354     vpeConf0.mvp = 1;
<a name="l00355"></a>00355     <a class="code" href="classMipsISA_1_1ISA.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a10b335f3d1408982d99ef5f4a47138bb">MISCREG_VPE_CONF0</a>, vpeConf0);
<a name="l00356"></a>00356 
<a name="l00357"></a>00357     <span class="comment">// TCBind</span>
<a name="l00358"></a>00358     <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0; tid &lt; <a class="code" href="classMipsISA_1_1ISA.html#aa972a4ac745d8349cf6f90462dfc5433">numThreads</a>; tid++) {
<a name="l00359"></a>00359         TCBindReg tcBind = <a class="code" href="classMipsISA_1_1ISA.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a33a1059fa5a1fbfcdc9c53653964cdfd">MISCREG_TC_BIND</a>, tid);
<a name="l00360"></a>00360         tcBind.curTC = tid;
<a name="l00361"></a>00361         <a class="code" href="classMipsISA_1_1ISA.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a33a1059fa5a1fbfcdc9c53653964cdfd">MISCREG_TC_BIND</a>, tcBind, tid);
<a name="l00362"></a>00362     }
<a name="l00363"></a>00363     <span class="comment">// TCHalt</span>
<a name="l00364"></a>00364     TCHaltReg tcHalt = <a class="code" href="classMipsISA_1_1ISA.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67abae77c6f71b22d189d03f4a6de063959">MISCREG_TC_HALT</a>);
<a name="l00365"></a>00365     tcHalt.h = 0;
<a name="l00366"></a>00366     <a class="code" href="classMipsISA_1_1ISA.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67abae77c6f71b22d189d03f4a6de063959">MISCREG_TC_HALT</a>, tcHalt);
<a name="l00367"></a>00367 
<a name="l00368"></a>00368     <span class="comment">// TCStatus</span>
<a name="l00369"></a>00369     <span class="comment">// Set TCStatus Activated to 1 for the initial thread that is running</span>
<a name="l00370"></a>00370     TCStatusReg tcStatus = <a class="code" href="classMipsISA_1_1ISA.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a7b3f3c3863771787c02f984d39ef32fc">MISCREG_TC_STATUS</a>);
<a name="l00371"></a>00371     tcStatus.a = 1;
<a name="l00372"></a>00372     <a class="code" href="classMipsISA_1_1ISA.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a7b3f3c3863771787c02f984d39ef32fc">MISCREG_TC_STATUS</a>, tcStatus);
<a name="l00373"></a>00373 
<a name="l00374"></a>00374     <span class="comment">// Set Dynamically Allocatable bit to 1 for all other threads</span>
<a name="l00375"></a>00375     <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 1; tid &lt; numThreads; tid++) {
<a name="l00376"></a>00376         tcStatus = <a class="code" href="classMipsISA_1_1ISA.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a7b3f3c3863771787c02f984d39ef32fc">MISCREG_TC_STATUS</a>, tid);
<a name="l00377"></a>00377         tcStatus.da = 1;
<a name="l00378"></a>00378         <a class="code" href="classMipsISA_1_1ISA.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a7b3f3c3863771787c02f984d39ef32fc">MISCREG_TC_STATUS</a>, tcStatus, tid);
<a name="l00379"></a>00379     }
<a name="l00380"></a>00380 
<a name="l00381"></a>00381 
<a name="l00382"></a>00382     <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> <a class="code" href="namespaceMipsISA.html#a6d232ec92c51be65510dfa67e967ff39">mask</a> = 0x7FFFFFFF;
<a name="l00383"></a>00383 
<a name="l00384"></a>00384     <span class="comment">// Now, create Write Mask for the Index register</span>
<a name="l00385"></a>00385     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc">replaceBits</a>(mask, 0, 32, 0);
<a name="l00386"></a>00386     <a class="code" href="classMipsISA_1_1ISA.html#a01507af6f09e43b4f9ece624fdafb1cc">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a8362d5a2c785b2b0d1c4e7d8c92689dd">MISCREG_INDEX</a>, mask);
<a name="l00387"></a>00387 
<a name="l00388"></a>00388     mask = 0x3FFFFFFF;
<a name="l00389"></a>00389     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc">replaceBits</a>(mask, 0, 32, 0);
<a name="l00390"></a>00390     <a class="code" href="classMipsISA_1_1ISA.html#a01507af6f09e43b4f9ece624fdafb1cc">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a07df850aa919fd5a1c5e28fc9facee69">MISCREG_ENTRYLO0</a>, mask);
<a name="l00391"></a>00391     <a class="code" href="classMipsISA_1_1ISA.html#a01507af6f09e43b4f9ece624fdafb1cc">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67aec1c344c004a57cb25b757cb1d67921a">MISCREG_ENTRYLO1</a>, mask);
<a name="l00392"></a>00392 
<a name="l00393"></a>00393     mask = 0xFF800000;
<a name="l00394"></a>00394     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc">replaceBits</a>(mask, 0, 32, 0);
<a name="l00395"></a>00395     <a class="code" href="classMipsISA_1_1ISA.html#a01507af6f09e43b4f9ece624fdafb1cc">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a28c03d19a35270b3434ec27f78166bfc">MISCREG_CONTEXT</a>, mask);
<a name="l00396"></a>00396 
<a name="l00397"></a>00397     mask = 0x1FFFF800;
<a name="l00398"></a>00398     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc">replaceBits</a>(mask, 0, 32, 0);
<a name="l00399"></a>00399     <a class="code" href="classMipsISA_1_1ISA.html#a01507af6f09e43b4f9ece624fdafb1cc">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a06900eb1bd8f4209791c5577dc852512">MISCREG_PAGEMASK</a>, mask);
<a name="l00400"></a>00400 
<a name="l00401"></a>00401     mask = 0x0;
<a name="l00402"></a>00402     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc">replaceBits</a>(mask, 0, 32, 0);
<a name="l00403"></a>00403     <a class="code" href="classMipsISA_1_1ISA.html#a01507af6f09e43b4f9ece624fdafb1cc">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67aca0cfef2309f73b14525d1a2e8f7b1d3">MISCREG_BADVADDR</a>, mask);
<a name="l00404"></a>00404     <a class="code" href="classMipsISA_1_1ISA.html#a01507af6f09e43b4f9ece624fdafb1cc">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67adfd2c32ccfff0133eeb3a19fe2b54cb6">MISCREG_LLADDR</a>, mask);
<a name="l00405"></a>00405 
<a name="l00406"></a>00406     mask = 0x08C00300;
<a name="l00407"></a>00407     <a class="code" href="bitfield_8hh.html#a00870999cf02f3961e51279ceb09d1bc">replaceBits</a>(mask, 0, 32, 0);
<a name="l00408"></a>00408     <a class="code" href="classMipsISA_1_1ISA.html#a01507af6f09e43b4f9ece624fdafb1cc">setRegMask</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67adedba9e24de31d1067d91b43d2ec51ae">MISCREG_CAUSE</a>, mask);
<a name="l00409"></a>00409 
<a name="l00410"></a>00410 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aadf74b7e5f09ecd0cc35aeb0a25b4420"></a><!-- doxytag: member="MipsISA::ISA::filterCP0Write" ref="aadf74b7e5f09ecd0cc35aeb0a25b4420" args="(int misc_reg, int reg_sel, const MiscReg &amp;val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> filterCP0Write </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg_sel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aadf74b7e5f09ecd0cc35aeb0a25b4420"></a><!-- doxytag: member="MipsISA::ISA::filterCP0Write" ref="aadf74b7e5f09ecd0cc35aeb0a25b4420" args="(int misc_reg, int reg_sel, const MiscReg &amp;val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> filterCP0Write </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg_sel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This method doesn't need to adjust the Control <a class="el" href="classRegister.html">Register</a> Offset since it has already been done in the calling method (setRegWithEffect) </p>

<p><div class="fragment"><pre class="fragment"><a name="l00500"></a>00500 {
<a name="l00501"></a>00501     <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> retVal = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00502"></a>00502 
<a name="l00503"></a>00503     <span class="comment">// Mask off read-only regions</span>
<a name="l00504"></a>00504     retVal &amp;= <a class="code" href="classMipsISA_1_1ISA.html#a53b478f356b8709271f5f00b99473458">miscRegFile_WriteMask</a>[misc_reg][reg_sel];
<a name="l00505"></a>00505     <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> curVal = <a class="code" href="classMipsISA_1_1ISA.html#a02abb0f7fcd403c7ec4810a93f77ec60">miscRegFile</a>[misc_reg][reg_sel];
<a name="l00506"></a>00506     <span class="comment">// Mask off current alue with inverse mask (clear writeable bits)</span>
<a name="l00507"></a>00507     curVal &amp;= (~<a class="code" href="classMipsISA_1_1ISA.html#a53b478f356b8709271f5f00b99473458">miscRegFile_WriteMask</a>[misc_reg][reg_sel]);
<a name="l00508"></a>00508     retVal |= curVal; <span class="comment">// Combine the two</span>
<a name="l00509"></a>00509     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA,
<a name="l00510"></a>00510             <span class="stringliteral">&quot;filterCP0Write: Mask: %lx, Inverse Mask: %lx, write Val: %x, &quot;</span>
<a name="l00511"></a>00511             <span class="stringliteral">&quot;current val: %lx, written val: %x\n&quot;</span>,
<a name="l00512"></a>00512             <a class="code" href="classMipsISA_1_1ISA.html#a53b478f356b8709271f5f00b99473458">miscRegFile_WriteMask</a>[misc_reg][reg_sel],
<a name="l00513"></a>00513             ~<a class="code" href="classMipsISA_1_1ISA.html#a53b478f356b8709271f5f00b99473458">miscRegFile_WriteMask</a>[misc_reg][reg_sel],
<a name="l00514"></a>00514             <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>, <a class="code" href="classMipsISA_1_1ISA.html#a02abb0f7fcd403c7ec4810a93f77ec60">miscRegFile</a>[misc_reg][reg_sel], retVal);
<a name="l00515"></a>00515     <span class="keywordflow">return</span> retVal;
<a name="l00516"></a>00516 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a7a5d7476bd10e5af09e6e753d1fca087"></a><!-- doxytag: member="MipsISA::ISA::flattenCCIndex" ref="a7a5d7476bd10e5af09e6e753d1fca087" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int flattenCCIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00184"></a>00184         {
<a name="l00185"></a>00185             <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>;
<a name="l00186"></a>00186         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a7a5d7476bd10e5af09e6e753d1fca087"></a><!-- doxytag: member="MipsISA::ISA::flattenCCIndex" ref="a7a5d7476bd10e5af09e6e753d1fca087" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int flattenCCIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00184"></a>00184         {
<a name="l00185"></a>00185             <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>;
<a name="l00186"></a>00186         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a85addcd4f57c5a0ffa81805dcad1eeb7"></a><!-- doxytag: member="MipsISA::ISA::flattenFloatIndex" ref="a85addcd4f57c5a0ffa81805dcad1eeb7" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int flattenFloatIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00177"></a>00177         {
<a name="l00178"></a>00178             <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>;
<a name="l00179"></a>00179         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a85addcd4f57c5a0ffa81805dcad1eeb7"></a><!-- doxytag: member="MipsISA::ISA::flattenFloatIndex" ref="a85addcd4f57c5a0ffa81805dcad1eeb7" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int flattenFloatIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00177"></a>00177         {
<a name="l00178"></a>00178             <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>;
<a name="l00179"></a>00179         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aece4b88ffcab608652e8e9f0fbe643d4"></a><!-- doxytag: member="MipsISA::ISA::flattenIntIndex" ref="aece4b88ffcab608652e8e9f0fbe643d4" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int flattenIntIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00171"></a>00171         {
<a name="l00172"></a>00172             <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>;
<a name="l00173"></a>00173         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aece4b88ffcab608652e8e9f0fbe643d4"></a><!-- doxytag: member="MipsISA::ISA::flattenIntIndex" ref="aece4b88ffcab608652e8e9f0fbe643d4" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int flattenIntIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00171"></a>00171         {
<a name="l00172"></a>00172             <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>;
<a name="l00173"></a>00173         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a8997760aa4425793911f57440a4dd8ae"></a><!-- doxytag: member="MipsISA::ISA::flattenMiscIndex" ref="a8997760aa4425793911f57440a4dd8ae" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int flattenMiscIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00190"></a>00190         {
<a name="l00191"></a>00191             <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>;
<a name="l00192"></a>00192         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a8997760aa4425793911f57440a4dd8ae"></a><!-- doxytag: member="MipsISA::ISA::flattenMiscIndex" ref="a8997760aa4425793911f57440a4dd8ae" args="(int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int flattenMiscIndex </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00190"></a>00190         {
<a name="l00191"></a>00191             <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>;
<a name="l00192"></a>00192         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac14017b7c7cddd04d2e028cde54f6165"></a><!-- doxytag: member="MipsISA::ISA::getVPENum" ref="ac14017b7c7cddd04d2e028cde54f6165" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned getVPENum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac14017b7c7cddd04d2e028cde54f6165"></a><!-- doxytag: member="MipsISA::ISA::getVPENum" ref="ac14017b7c7cddd04d2e028cde54f6165" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned getVPENum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00414"></a>00414 {
<a name="l00415"></a>00415     TCBindReg tcBind = <a class="code" href="classMipsISA_1_1ISA.html#a02abb0f7fcd403c7ec4810a93f77ec60">miscRegFile</a>[<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a33a1059fa5a1fbfcdc9c53653964cdfd">MISCREG_TC_BIND</a>][tid];
<a name="l00416"></a>00416     <span class="keywordflow">return</span> tcBind.curVPE;
<a name="l00417"></a>00417 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="acd3c3feb78ae7a8f88fe0f110a718dff"></a><!-- doxytag: member="MipsISA::ISA::params" ref="acd3c3feb78ae7a8f88fe0f110a718dff" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classMipsISA_1_1ISA.html#a356644158667486a7a343f11512e4dc7">Params</a>* params </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a79943ccd051cbee11887e08c12997892"></a><!-- doxytag: member="MipsISA::ISA::params" ref="a79943ccd051cbee11887e08c12997892" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const MipsISAParams * params </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00146"></a>00146 {
<a name="l00147"></a>00147     <span class="keywordflow">return</span> <span class="keyword">dynamic_cast&lt;</span><span class="keyword">const </span><a class="code" href="classMipsISA_1_1ISA.html#a356644158667486a7a343f11512e4dc7">Params</a> *<span class="keyword">&gt;</span>(_params);
<a name="l00148"></a>00148 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a81ac5a0c0d9b625997d7737f911743b1"></a><!-- doxytag: member="MipsISA::ISA::readMiscReg" ref="a81ac5a0c0d9b625997d7737f911743b1" args="(int misc_reg, ThreadContext *tc, ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> readMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a81ac5a0c0d9b625997d7737f911743b1"></a><!-- doxytag: member="MipsISA::ISA::readMiscReg" ref="a81ac5a0c0d9b625997d7737f911743b1" args="(int misc_reg, ThreadContext *tc, ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> readMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00435"></a>00435 {
<a name="l00436"></a>00436     <span class="keywordtype">unsigned</span> reg_sel = (<a class="code" href="classMipsISA_1_1ISA.html#adf99e34b7a92591520cf8908417e9154">bankType</a>[misc_reg] == <a class="code" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1a53b7a9b2f7a84180a64f7f1af3c1e318">perThreadContext</a>)
<a name="l00437"></a>00437         ? tid : <a class="code" href="classMipsISA_1_1ISA.html#ac14017b7c7cddd04d2e028cde54f6165">getVPENum</a>(tid);
<a name="l00438"></a>00438     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA,
<a name="l00439"></a>00439             <span class="stringliteral">&quot;Reading CP0 Register:%u Select:%u (%s) with effect (%lx).\n&quot;</span>,
<a name="l00440"></a>00440             misc_reg / 8, misc_reg % 8, <a class="code" href="classMipsISA_1_1ISA.html#a9cdc253c8b6e87a237586ded36ac309f">miscRegNames</a>[misc_reg],
<a name="l00441"></a>00441             <a class="code" href="classMipsISA_1_1ISA.html#a02abb0f7fcd403c7ec4810a93f77ec60">miscRegFile</a>[misc_reg][reg_sel]);
<a name="l00442"></a>00442 
<a name="l00443"></a>00443     <span class="keywordflow">return</span> <a class="code" href="classMipsISA_1_1ISA.html#a02abb0f7fcd403c7ec4810a93f77ec60">miscRegFile</a>[misc_reg][reg_sel];
<a name="l00444"></a>00444 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="af2ec8925148a53b9bddefb7fb65a7223"></a><!-- doxytag: member="MipsISA::ISA::readMiscRegNoEffect" ref="af2ec8925148a53b9bddefb7fb65a7223" args="(int misc_reg, ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> readMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af2ec8925148a53b9bddefb7fb65a7223"></a><!-- doxytag: member="MipsISA::ISA::readMiscRegNoEffect" ref="af2ec8925148a53b9bddefb7fb65a7223" args="(int misc_reg, ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> readMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00421"></a>00421 {
<a name="l00422"></a>00422     <span class="keywordtype">unsigned</span> reg_sel = (<a class="code" href="classMipsISA_1_1ISA.html#adf99e34b7a92591520cf8908417e9154">bankType</a>[misc_reg] == <a class="code" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1a53b7a9b2f7a84180a64f7f1af3c1e318">perThreadContext</a>)
<a name="l00423"></a>00423         ? tid : <a class="code" href="classMipsISA_1_1ISA.html#ac14017b7c7cddd04d2e028cde54f6165">getVPENum</a>(tid);
<a name="l00424"></a>00424     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA, <span class="stringliteral">&quot;Reading CP0 Register:%u Select:%u (%s) (%lx).\n&quot;</span>,
<a name="l00425"></a>00425             misc_reg / 8, misc_reg % 8, <a class="code" href="classMipsISA_1_1ISA.html#a9cdc253c8b6e87a237586ded36ac309f">miscRegNames</a>[misc_reg],
<a name="l00426"></a>00426             <a class="code" href="classMipsISA_1_1ISA.html#a02abb0f7fcd403c7ec4810a93f77ec60">miscRegFile</a>[misc_reg][reg_sel]);
<a name="l00427"></a>00427     <span class="keywordflow">return</span> <a class="code" href="classMipsISA_1_1ISA.html#a02abb0f7fcd403c7ec4810a93f77ec60">miscRegFile</a>[misc_reg][reg_sel];
<a name="l00428"></a>00428 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a85221cc4f7fe8618574a72b6410318f4"></a><!-- doxytag: member="MipsISA::ISA::scheduleCP0Update" ref="a85221cc4f7fe8618574a72b6410318f4" args="(BaseCPU *cpu, Cycles delay=Cycles(0))" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void scheduleCP0Update </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classBaseCPU.html">BaseCPU</a> *&nbsp;</td>
          <td class="paramname"> <em>cpu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classm5_1_1params_1_1Cycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>delay</em> = <code><a class="el" href="classm5_1_1params_1_1Cycles.html">Cycles</a>(0)</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a85221cc4f7fe8618574a72b6410318f4"></a><!-- doxytag: member="MipsISA::ISA::scheduleCP0Update" ref="a85221cc4f7fe8618574a72b6410318f4" args="(BaseCPU *cpu, Cycles delay=Cycles(0))" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void scheduleCP0Update </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classBaseCPU.html">BaseCPU</a> *&nbsp;</td>
          <td class="paramname"> <em>cpu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classm5_1_1params_1_1Cycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>delay</em> = <code><a class="el" href="classm5_1_1params_1_1Cycles.html">Cycles</a>(0)</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00520"></a>00520 {
<a name="l00521"></a>00521     <span class="keywordflow">if</span> (!<a class="code" href="classMipsISA_1_1ISA.html#a92cda46eabfff2a3514c1c2721e25990">cp0Updated</a>) {
<a name="l00522"></a>00522         <a class="code" href="classMipsISA_1_1ISA.html#a92cda46eabfff2a3514c1c2721e25990">cp0Updated</a> = <span class="keyword">true</span>;
<a name="l00523"></a>00523 
<a name="l00524"></a>00524         <span class="comment">//schedule UPDATE</span>
<a name="l00525"></a>00525         CP0Event *cp0_event = <span class="keyword">new</span> CP0Event(<span class="keyword">this</span>, cpu, <a class="code" href="classMipsISA_1_1ISA.html#a7b22e0667d062181e0dcaa5cf0e66ba7a40440d4260dd362173f74b5c01c3f047">UpdateCP0</a>);
<a name="l00526"></a>00526         cpu-&gt;schedule(cp0_event, cpu-&gt;clockEdge(delay));
<a name="l00527"></a>00527     }
<a name="l00528"></a>00528 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ab85b054f14d72781b7f540270867e2df"></a><!-- doxytag: member="MipsISA::ISA::setMiscReg" ref="ab85b054f14d72781b7f540270867e2df" args="(int misc_reg, const MiscReg &amp;val, ThreadContext *tc, ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab85b054f14d72781b7f540270867e2df"></a><!-- doxytag: member="MipsISA::ISA::setMiscReg" ref="ab85b054f14d72781b7f540270867e2df" args="(int misc_reg, const MiscReg &amp;val, ThreadContext *tc, ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00477"></a>00477 {
<a name="l00478"></a>00478     <span class="keywordtype">int</span> reg_sel = (<a class="code" href="classMipsISA_1_1ISA.html#adf99e34b7a92591520cf8908417e9154">bankType</a>[misc_reg] == <a class="code" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1a53b7a9b2f7a84180a64f7f1af3c1e318">perThreadContext</a>)
<a name="l00479"></a>00479         ? tid : <a class="code" href="classMipsISA_1_1ISA.html#ac14017b7c7cddd04d2e028cde54f6165">getVPENum</a>(tid);
<a name="l00480"></a>00480 
<a name="l00481"></a>00481     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA,
<a name="l00482"></a>00482             <span class="stringliteral">&quot;[tid:%i]: Setting CP0 Register:%u &quot;</span>
<a name="l00483"></a>00483             <span class="stringliteral">&quot;Select:%u (%s) to %#x, with effect.\n&quot;</span>,
<a name="l00484"></a>00484             tid, misc_reg / 8, misc_reg % 8, <a class="code" href="classMipsISA_1_1ISA.html#a9cdc253c8b6e87a237586ded36ac309f">miscRegNames</a>[misc_reg], <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00485"></a>00485 
<a name="l00486"></a>00486     <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> cp0_val = <a class="code" href="classMipsISA_1_1ISA.html#aadf74b7e5f09ecd0cc35aeb0a25b4420">filterCP0Write</a>(misc_reg, reg_sel, <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00487"></a>00487 
<a name="l00488"></a>00488     <a class="code" href="classMipsISA_1_1ISA.html#a02abb0f7fcd403c7ec4810a93f77ec60">miscRegFile</a>[misc_reg][reg_sel] = cp0_val;
<a name="l00489"></a>00489 
<a name="l00490"></a>00490     <a class="code" href="classMipsISA_1_1ISA.html#a85221cc4f7fe8618574a72b6410318f4">scheduleCP0Update</a>(tc-&gt;<a class="code" href="classThreadContext.html#ad10a7ef049c2d2ffadfc809341e66d4e">getCpuPtr</a>(), <a class="code" href="classCycles.html">Cycles</a>(1));
<a name="l00491"></a>00491 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ab8dd4afdd4e652ca191b235505691f68"></a><!-- doxytag: member="MipsISA::ISA::setMiscRegNoEffect" ref="ab8dd4afdd4e652ca191b235505691f68" args="(int misc_reg, const MiscReg &amp;val, ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab8dd4afdd4e652ca191b235505691f68"></a><!-- doxytag: member="MipsISA::ISA::setMiscRegNoEffect" ref="ab8dd4afdd4e652ca191b235505691f68" args="(int misc_reg, const MiscReg &amp;val, ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00448"></a>00448 {
<a name="l00449"></a>00449     <span class="keywordtype">unsigned</span> reg_sel = (<a class="code" href="classMipsISA_1_1ISA.html#adf99e34b7a92591520cf8908417e9154">bankType</a>[misc_reg] == <a class="code" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1a53b7a9b2f7a84180a64f7f1af3c1e318">perThreadContext</a>)
<a name="l00450"></a>00450         ? tid : <a class="code" href="classMipsISA_1_1ISA.html#ac14017b7c7cddd04d2e028cde54f6165">getVPENum</a>(tid);
<a name="l00451"></a>00451     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA,
<a name="l00452"></a>00452             <span class="stringliteral">&quot;[tid:%i]: Setting (direct set) CP0 Register:%u &quot;</span>
<a name="l00453"></a>00453             <span class="stringliteral">&quot;Select:%u (%s) to %#x.\n&quot;</span>,
<a name="l00454"></a>00454             tid, misc_reg / 8, misc_reg % 8, <a class="code" href="classMipsISA_1_1ISA.html#a9cdc253c8b6e87a237586ded36ac309f">miscRegNames</a>[misc_reg], <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00455"></a>00455 
<a name="l00456"></a>00456     <a class="code" href="classMipsISA_1_1ISA.html#a02abb0f7fcd403c7ec4810a93f77ec60">miscRegFile</a>[misc_reg][reg_sel] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00457"></a>00457 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a01507af6f09e43b4f9ece624fdafb1cc"></a><!-- doxytag: member="MipsISA::ISA::setRegMask" ref="a01507af6f09e43b4f9ece624fdafb1cc" args="(int misc_reg, const MiscReg &amp;val, ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setRegMask </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a01507af6f09e43b4f9ece624fdafb1cc"></a><!-- doxytag: member="MipsISA::ISA::setRegMask" ref="a01507af6f09e43b4f9ece624fdafb1cc" args="(int misc_reg, const MiscReg &amp;val, ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setRegMask </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00461"></a>00461 {
<a name="l00462"></a>00462     <span class="keywordtype">unsigned</span> reg_sel = (<a class="code" href="classMipsISA_1_1ISA.html#adf99e34b7a92591520cf8908417e9154">bankType</a>[misc_reg] == <a class="code" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1a53b7a9b2f7a84180a64f7f1af3c1e318">perThreadContext</a>)
<a name="l00463"></a>00463         ? tid : <a class="code" href="classMipsISA_1_1ISA.html#ac14017b7c7cddd04d2e028cde54f6165">getVPENum</a>(tid);
<a name="l00464"></a>00464     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MipsPRA,
<a name="l00465"></a>00465             <span class="stringliteral">&quot;[tid:%i]: Setting CP0 Register: %u Select: %u (%s) to %#x\n&quot;</span>,
<a name="l00466"></a>00466             tid, misc_reg / 8, misc_reg % 8, <a class="code" href="classMipsISA_1_1ISA.html#a9cdc253c8b6e87a237586ded36ac309f">miscRegNames</a>[misc_reg], <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00467"></a>00467     <a class="code" href="classMipsISA_1_1ISA.html#a53b478f356b8709271f5f00b99473458">miscRegFile_WriteMask</a>[misc_reg][reg_sel] = <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>;
<a name="l00468"></a>00468 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a769e733729615c529fdb54f538f11dba"></a><!-- doxytag: member="MipsISA::ISA::startup" ref="a769e733729615c529fdb54f538f11dba" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void startup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00160"></a>00160 {}
</pre></div></p>

</div>
</div>
<a class="anchor" id="a769e733729615c529fdb54f538f11dba"></a><!-- doxytag: member="MipsISA::ISA::startup" ref="a769e733729615c529fdb54f538f11dba" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void startup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00160"></a>00160 {}
</pre></div></p>

</div>
</div>
<a class="anchor" id="ab5936dc40fc4dbeac3066d5d7cffeb11"></a><!-- doxytag: member="MipsISA::ISA::updateCP0ReadView" ref="ab5936dc40fc4dbeac3066d5d7cffeb11" args="(int misc_reg, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void updateCP0ReadView </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00090"></a>00090 { }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ab5936dc40fc4dbeac3066d5d7cffeb11"></a><!-- doxytag: member="MipsISA::ISA::updateCP0ReadView" ref="ab5936dc40fc4dbeac3066d5d7cffeb11" args="(int misc_reg, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void updateCP0ReadView </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00090"></a>00090 { }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a872038d84b4cde793f5f2f7b75df3293"></a><!-- doxytag: member="MipsISA::ISA::updateCPU" ref="a872038d84b4cde793f5f2f7b75df3293" args="(BaseCPU *cpu)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void updateCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classBaseCPU.html">BaseCPU</a> *&nbsp;</td>
          <td class="paramname"> <em>cpu</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a872038d84b4cde793f5f2f7b75df3293"></a><!-- doxytag: member="MipsISA::ISA::updateCPU" ref="a872038d84b4cde793f5f2f7b75df3293" args="(BaseCPU *cpu)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void updateCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classBaseCPU.html">BaseCPU</a> *&nbsp;</td>
          <td class="paramname"> <em>cpu</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00532"></a>00532 {
<a name="l00534"></a>00534     <span class="comment">//</span>
<a name="l00535"></a>00535     <span class="comment">// EVALUATE CP0 STATE FOR MIPS MT</span>
<a name="l00536"></a>00536     <span class="comment">//</span>
<a name="l00538"></a>00538 <span class="comment"></span>    MVPConf0Reg mvpConf0 = <a class="code" href="classMipsISA_1_1ISA.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a75bfc4f27d49814617ea01dbcb4058d8">MISCREG_MVP_CONF0</a>);
<a name="l00539"></a>00539     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> num_threads = mvpConf0.ptc + 1;
<a name="l00540"></a>00540 
<a name="l00541"></a>00541     <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0; tid &lt; num_threads; tid++) {
<a name="l00542"></a>00542         TCStatusReg tcStatus = <a class="code" href="classMipsISA_1_1ISA.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a7b3f3c3863771787c02f984d39ef32fc">MISCREG_TC_STATUS</a>, tid);
<a name="l00543"></a>00543         TCHaltReg tcHalt = <a class="code" href="classMipsISA_1_1ISA.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67abae77c6f71b22d189d03f4a6de063959">MISCREG_TC_HALT</a>, tid);
<a name="l00544"></a>00544 
<a name="l00545"></a>00545         <span class="comment">//@todo: add vpe/mt check here thru mvpcontrol &amp; vpecontrol regs</span>
<a name="l00546"></a>00546         <span class="keywordflow">if</span> (tcHalt.h == 1 || tcStatus.a == 0)  {
<a name="l00547"></a>00547             <a class="code" href="namespaceMipsISA.html#ae1180cae39b870a32a413b188c7b4c55">haltThread</a>(cpu-&gt;getContext(tid));
<a name="l00548"></a>00548         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tcHalt.h == 0 &amp;&amp; tcStatus.a == 1) {
<a name="l00549"></a>00549             <a class="code" href="namespaceMipsISA.html#a0b64a2b72e9387f553f74f650a403bc9">restoreThread</a>(cpu-&gt;getContext(tid));
<a name="l00550"></a>00550         }
<a name="l00551"></a>00551     }
<a name="l00552"></a>00552 
<a name="l00553"></a>00553     num_threads = mvpConf0.ptc + 1;
<a name="l00554"></a>00554 
<a name="l00555"></a>00555     <span class="comment">// Toggle update flag after we finished updating</span>
<a name="l00556"></a>00556     <a class="code" href="classMipsISA_1_1ISA.html#a92cda46eabfff2a3514c1c2721e25990">cp0Updated</a> = <span class="keyword">false</span>;
<a name="l00557"></a>00557 }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="adf99e34b7a92591520cf8908417e9154"></a><!-- doxytag: member="MipsISA::ISA::bankType" ref="adf99e34b7a92591520cf8908417e9154" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classMipsISA_1_1ISA.html#a6fe085db0aa80588322c415f46d74bf1">BankType</a> &gt; <a class="el" href="classMipsISA_1_1ISA.html#adf99e34b7a92591520cf8908417e9154">bankType</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8adab10ee83d624a89033e9d1979662e"></a><!-- doxytag: member="MipsISA::ISA::cp0EventRemoveList" ref="a8adab10ee83d624a89033e9d1979662e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::queue&lt; <a class="el" href="classMipsISA_1_1ISA_1_1CP0Event.html">CP0Event</a> * &gt; <a class="el" href="classMipsISA_1_1ISA.html#a8adab10ee83d624a89033e9d1979662e">cp0EventRemoveList</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a92cda46eabfff2a3514c1c2721e25990"></a><!-- doxytag: member="MipsISA::ISA::cp0Updated" ref="a92cda46eabfff2a3514c1c2721e25990" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classMipsISA_1_1ISA.html#a92cda46eabfff2a3514c1c2721e25990">cp0Updated</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a02abb0f7fcd403c7ec4810a93f77ec60"></a><!-- doxytag: member="MipsISA::ISA::miscRegFile" ref="a02abb0f7fcd403c7ec4810a93f77ec60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &gt; &gt; <a class="el" href="classMipsISA_1_1ISA.html#a02abb0f7fcd403c7ec4810a93f77ec60">miscRegFile</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a53b478f356b8709271f5f00b99473458"></a><!-- doxytag: member="MipsISA::ISA::miscRegFile_WriteMask" ref="a53b478f356b8709271f5f00b99473458" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> &gt; &gt; <a class="el" href="classMipsISA_1_1ISA.html#a53b478f356b8709271f5f00b99473458">miscRegFile_WriteMask</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9cdc253c8b6e87a237586ded36ac309f"></a><!-- doxytag: member="MipsISA::ISA::miscRegNames" ref="a9cdc253c8b6e87a237586ded36ac309f" args="[NumMiscRegs]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static std::string <a class="el" href="classMipsISA_1_1ISA.html#a9cdc253c8b6e87a237586ded36ac309f">miscRegNames</a><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa972a4ac745d8349cf6f90462dfc5433"></a><!-- doxytag: member="MipsISA::ISA::numThreads" ref="aa972a4ac745d8349cf6f90462dfc5433" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="classMipsISA_1_1ISA.html#aa972a4ac745d8349cf6f90462dfc5433">numThreads</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4ee800a76f0f2c6b285bf0881a4b6c1a"></a><!-- doxytag: member="MipsISA::ISA::numVpes" ref="a4ee800a76f0f2c6b285bf0881a4b6c1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="classMipsISA_1_1ISA.html#a4ee800a76f0f2c6b285bf0881a4b6c1a">numVpes</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>arch/mips/<a class="el" href="mips_2isa_8hh_source.html">isa.hh</a></li>
<li>arch/miqs/<a class="el" href="miqs_2isa_8hh_source.html">isa.hh</a></li>
<li>arch/mips/<a class="el" href="mips_2isa_8cc.html">isa.cc</a></li>
<li>arch/miqs/<a class="el" href="miqs_2isa_8cc.html">isa.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
