#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov 18 13:29:48 2020
# Process ID: 19124
# Current directory: C:/Users/student/Desktop/DS Project/digital_watermarking
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10856 C:\Users\student\Desktop\DS Project\digital_watermarking\digital_watermarking.xpr
# Log file: C:/Users/student/Desktop/DS Project/digital_watermarking/vivado.log
# Journal file: C:/Users/student/Desktop/DS Project/digital_watermarking\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/student/Desktop/DS Project/digital_watermarking/digital_watermarking.xpr}
update_compile_order -fileset sources_1
close_project
open_project C:/Users/student/Desktop/Week_Three/Week_Three.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top psnr [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top psnr_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source psnr_tb.tcl
close_sim
close_project
open_project C:/Users/student/Desktop/likhita/likhita.xpr
update_compile_order -fileset sources_1
close_project
open_project C:/Users/student/Desktop/final/final.xpr
close_project
open_project C:/Users/student/Desktop/project64/project64.xpr
close_project
open_project C:/Users/student/Desktop/project_5/project_5.xpr
launch_simulation
source extract.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ssim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source ssim.tcl
close_sim
launch_simulation
source ssim.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/student/Desktop/fgt/Verilog_Implemention/project_5.sim/sim_1/behav/xsim/extracted1.txt
close_sim
launch_simulation
source ssim.tcl
close [ open C:/Users/student/Desktop/project_5/project_5.srcs/sources_1/new/hello.v w ]
add_files C:/Users/student/Desktop/project_5/project_5.srcs/sources_1/new/hello.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/student/Desktop/project_5/project_5.srcs/sim_1/new/test.v w ]
add_files -fileset sim_1 C:/Users/student/Desktop/project_5/project_5.srcs/sim_1/new/test.v
update_compile_order -fileset sim_1
set_property file_type SystemVerilog [get_files  C:/Users/student/Desktop/project_5/project_5.srcs/sources_1/new/hello.v]
set_property file_type SystemVerilog [get_files  C:/Users/student/Desktop/project_5/project_5.srcs/sim_1/new/test.v]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source test.tcl
close_sim
current_sim simulation_5
close_sim
close_sim
