Release 13.2 ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Command Line: G:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s250etq144-4 -nt timestamp -bm system.bmm
G:/Sandboxes/Xilinx/calculator/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "G:/Sandboxes/Xilinx/calculator/implementation/system.ngc" ...
Loading design module
"G:/Sandboxes/Xilinx/calculator/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"G:/Sandboxes/Xilinx/calculator/implementation/mb_plb_wrapper.ngc"...
Loading design module
"G:/Sandboxes/Xilinx/calculator/implementation/ilmb_wrapper.ngc"...
Loading design module
"G:/Sandboxes/Xilinx/calculator/implementation/dlmb_wrapper.ngc"...
Loading design module
"G:/Sandboxes/Xilinx/calculator/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"G:/Sandboxes/Xilinx/calculator/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"G:/Sandboxes/Xilinx/calculator/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"G:/Sandboxes/Xilinx/calculator/implementation/leds_displays_wrapper.ngc"...
Loading design module
"G:/Sandboxes/Xilinx/calculator/implementation/switches_buttons_wrapper.ngc"...
Loading design module
"G:/Sandboxes/Xilinx/calculator/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"G:/Sandboxes/Xilinx/calculator/implementation/mdm_0_wrapper.ngc"...
Loading design module
"G:/Sandboxes/Xilinx/calculator/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"G:/Sandboxes/Xilinx/calculator/implementation/xps_ps2_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX" TS_sys_clk_pin *
   3.125 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Total memory usage is 174680 kilobytes

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  31 sec
Total CPU time to NGDBUILD completion:   30 sec

Writing NGDBUILD log file "system.bld"...
