// Seed: 3627910413
module module_0 (
    input wand id_0
);
  wire id_2;
  wire id_3;
  module_2 modCall_1 ();
  assign id_3 = this[1&1];
  wire id_4, id_5;
  wire id_6;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    output supply1 id_4
);
  assign id_0 = id_3 == id_1;
  module_0 modCall_1 (id_3);
  initial id_0 <= 1;
  wire id_6, id_7, id_8;
endmodule
macromodule module_2;
  wand id_1;
  assign id_1 = 1;
endmodule
