/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* HighF_FSKOut */
#define HighF_FSKOut__0__INTTYPE CYREG_PICU1_INTTYPE6
#define HighF_FSKOut__0__MASK 0x40u
#define HighF_FSKOut__0__PC CYREG_PRT1_PC6
#define HighF_FSKOut__0__PORT 1u
#define HighF_FSKOut__0__SHIFT 6u
#define HighF_FSKOut__AG CYREG_PRT1_AG
#define HighF_FSKOut__AMUX CYREG_PRT1_AMUX
#define HighF_FSKOut__BIE CYREG_PRT1_BIE
#define HighF_FSKOut__BIT_MASK CYREG_PRT1_BIT_MASK
#define HighF_FSKOut__BYP CYREG_PRT1_BYP
#define HighF_FSKOut__CTL CYREG_PRT1_CTL
#define HighF_FSKOut__DM0 CYREG_PRT1_DM0
#define HighF_FSKOut__DM1 CYREG_PRT1_DM1
#define HighF_FSKOut__DM2 CYREG_PRT1_DM2
#define HighF_FSKOut__DR CYREG_PRT1_DR
#define HighF_FSKOut__INP_DIS CYREG_PRT1_INP_DIS
#define HighF_FSKOut__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define HighF_FSKOut__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define HighF_FSKOut__LCD_EN CYREG_PRT1_LCD_EN
#define HighF_FSKOut__MASK 0x40u
#define HighF_FSKOut__PORT 1u
#define HighF_FSKOut__PRT CYREG_PRT1_PRT
#define HighF_FSKOut__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define HighF_FSKOut__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define HighF_FSKOut__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define HighF_FSKOut__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define HighF_FSKOut__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define HighF_FSKOut__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define HighF_FSKOut__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define HighF_FSKOut__PS CYREG_PRT1_PS
#define HighF_FSKOut__SHIFT 6u
#define HighF_FSKOut__SLW CYREG_PRT1_SLW

/* HighF_MuxSelIn */
#define HighF_MuxSelIn__0__INTTYPE CYREG_PICU0_INTTYPE4
#define HighF_MuxSelIn__0__MASK 0x10u
#define HighF_MuxSelIn__0__PC CYREG_PRT0_PC4
#define HighF_MuxSelIn__0__PORT 0u
#define HighF_MuxSelIn__0__SHIFT 4u
#define HighF_MuxSelIn__AG CYREG_PRT0_AG
#define HighF_MuxSelIn__AMUX CYREG_PRT0_AMUX
#define HighF_MuxSelIn__BIE CYREG_PRT0_BIE
#define HighF_MuxSelIn__BIT_MASK CYREG_PRT0_BIT_MASK
#define HighF_MuxSelIn__BYP CYREG_PRT0_BYP
#define HighF_MuxSelIn__CTL CYREG_PRT0_CTL
#define HighF_MuxSelIn__DM0 CYREG_PRT0_DM0
#define HighF_MuxSelIn__DM1 CYREG_PRT0_DM1
#define HighF_MuxSelIn__DM2 CYREG_PRT0_DM2
#define HighF_MuxSelIn__DR CYREG_PRT0_DR
#define HighF_MuxSelIn__INP_DIS CYREG_PRT0_INP_DIS
#define HighF_MuxSelIn__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define HighF_MuxSelIn__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define HighF_MuxSelIn__LCD_EN CYREG_PRT0_LCD_EN
#define HighF_MuxSelIn__MASK 0x10u
#define HighF_MuxSelIn__PORT 0u
#define HighF_MuxSelIn__PRT CYREG_PRT0_PRT
#define HighF_MuxSelIn__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define HighF_MuxSelIn__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define HighF_MuxSelIn__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define HighF_MuxSelIn__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define HighF_MuxSelIn__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define HighF_MuxSelIn__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define HighF_MuxSelIn__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define HighF_MuxSelIn__PS CYREG_PRT0_PS
#define HighF_MuxSelIn__SHIFT 4u
#define HighF_MuxSelIn__SLW CYREG_PRT0_SLW

/* HighF_MuxSelOut */
#define HighF_MuxSelOut__0__INTTYPE CYREG_PICU0_INTTYPE3
#define HighF_MuxSelOut__0__MASK 0x08u
#define HighF_MuxSelOut__0__PC CYREG_PRT0_PC3
#define HighF_MuxSelOut__0__PORT 0u
#define HighF_MuxSelOut__0__SHIFT 3u
#define HighF_MuxSelOut__AG CYREG_PRT0_AG
#define HighF_MuxSelOut__AMUX CYREG_PRT0_AMUX
#define HighF_MuxSelOut__BIE CYREG_PRT0_BIE
#define HighF_MuxSelOut__BIT_MASK CYREG_PRT0_BIT_MASK
#define HighF_MuxSelOut__BYP CYREG_PRT0_BYP
#define HighF_MuxSelOut__CTL CYREG_PRT0_CTL
#define HighF_MuxSelOut__DM0 CYREG_PRT0_DM0
#define HighF_MuxSelOut__DM1 CYREG_PRT0_DM1
#define HighF_MuxSelOut__DM2 CYREG_PRT0_DM2
#define HighF_MuxSelOut__DR CYREG_PRT0_DR
#define HighF_MuxSelOut__INP_DIS CYREG_PRT0_INP_DIS
#define HighF_MuxSelOut__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define HighF_MuxSelOut__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define HighF_MuxSelOut__LCD_EN CYREG_PRT0_LCD_EN
#define HighF_MuxSelOut__MASK 0x08u
#define HighF_MuxSelOut__PORT 0u
#define HighF_MuxSelOut__PRT CYREG_PRT0_PRT
#define HighF_MuxSelOut__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define HighF_MuxSelOut__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define HighF_MuxSelOut__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define HighF_MuxSelOut__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define HighF_MuxSelOut__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define HighF_MuxSelOut__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define HighF_MuxSelOut__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define HighF_MuxSelOut__PS CYREG_PRT0_PS
#define HighF_MuxSelOut__SHIFT 3u
#define HighF_MuxSelOut__SLW CYREG_PRT0_SLW

/* HighF_OneCLK */
#define HighF_OneCLK__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define HighF_OneCLK__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define HighF_OneCLK__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define HighF_OneCLK__CFG2_SRC_SEL_MASK 0x07u
#define HighF_OneCLK__INDEX 0x00u
#define HighF_OneCLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define HighF_OneCLK__PM_ACT_MSK 0x01u
#define HighF_OneCLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define HighF_OneCLK__PM_STBY_MSK 0x01u

/* HighF_OneInt */
#define HighF_OneInt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define HighF_OneInt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define HighF_OneInt__INTC_MASK 0x01u
#define HighF_OneInt__INTC_NUMBER 0u
#define HighF_OneInt__INTC_PRIOR_NUM 7u
#define HighF_OneInt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define HighF_OneInt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define HighF_OneInt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* HighF_OnePWM */
#define HighF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define HighF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define HighF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define HighF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define HighF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define HighF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define HighF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define HighF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define HighF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define HighF_OnePWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define HighF_OnePWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define HighF_OnePWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define HighF_OnePWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define HighF_OnePWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define HighF_OnePWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define HighF_OnePWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define HighF_OnePWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define HighF_OnePWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define HighF_OnePWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define HighF_OnePWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define HighF_OnePWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define HighF_OnePWM_PWMUDB_genblk8_stsreg__0__POS 0
#define HighF_OnePWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define HighF_OnePWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define HighF_OnePWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define HighF_OnePWM_PWMUDB_genblk8_stsreg__2__POS 2
#define HighF_OnePWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define HighF_OnePWM_PWMUDB_genblk8_stsreg__3__POS 3
#define HighF_OnePWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define HighF_OnePWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define HighF_OnePWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define HighF_OnePWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define HighF_OnePWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define HighF_OnePWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define HighF_OnePWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define HighF_OnePWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB05_ST
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB04_A0
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB04_A1
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB04_D0
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB04_D1
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB04_F0
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB04_F1
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB05_A0
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB05_A1
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB05_D0
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB05_D1
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB05_F0
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB05_F1
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* HighF_ZeroCLK */
#define HighF_ZeroCLK__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define HighF_ZeroCLK__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define HighF_ZeroCLK__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define HighF_ZeroCLK__CFG2_SRC_SEL_MASK 0x07u
#define HighF_ZeroCLK__INDEX 0x02u
#define HighF_ZeroCLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define HighF_ZeroCLK__PM_ACT_MSK 0x04u
#define HighF_ZeroCLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define HighF_ZeroCLK__PM_STBY_MSK 0x04u

/* HighF_ZeroInt */
#define HighF_ZeroInt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define HighF_ZeroInt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define HighF_ZeroInt__INTC_MASK 0x02u
#define HighF_ZeroInt__INTC_NUMBER 1u
#define HighF_ZeroInt__INTC_PRIOR_NUM 7u
#define HighF_ZeroInt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define HighF_ZeroInt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define HighF_ZeroInt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* HighF_ZeroPWM */
#define HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define HighF_ZeroPWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define HighF_ZeroPWM_PWMUDB_genblk8_stsreg__0__POS 0
#define HighF_ZeroPWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define HighF_ZeroPWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define HighF_ZeroPWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define HighF_ZeroPWM_PWMUDB_genblk8_stsreg__2__POS 2
#define HighF_ZeroPWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define HighF_ZeroPWM_PWMUDB_genblk8_stsreg__3__POS 3
#define HighF_ZeroPWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define HighF_ZeroPWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define HighF_ZeroPWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define HighF_ZeroPWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define HighF_ZeroPWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define HighF_ZeroPWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define HighF_ZeroPWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define HighF_ZeroPWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB07_ST
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB07_A0
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB07_A1
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB07_D0
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB07_D1
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB07_F0
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB07_F1
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL

/* LEDTest */
#define LEDTest__0__INTTYPE CYREG_PICU0_INTTYPE5
#define LEDTest__0__MASK 0x20u
#define LEDTest__0__PC CYREG_PRT0_PC5
#define LEDTest__0__PORT 0u
#define LEDTest__0__SHIFT 5u
#define LEDTest__AG CYREG_PRT0_AG
#define LEDTest__AMUX CYREG_PRT0_AMUX
#define LEDTest__BIE CYREG_PRT0_BIE
#define LEDTest__BIT_MASK CYREG_PRT0_BIT_MASK
#define LEDTest__BYP CYREG_PRT0_BYP
#define LEDTest__CTL CYREG_PRT0_CTL
#define LEDTest__DM0 CYREG_PRT0_DM0
#define LEDTest__DM1 CYREG_PRT0_DM1
#define LEDTest__DM2 CYREG_PRT0_DM2
#define LEDTest__DR CYREG_PRT0_DR
#define LEDTest__INP_DIS CYREG_PRT0_INP_DIS
#define LEDTest__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LEDTest__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LEDTest__LCD_EN CYREG_PRT0_LCD_EN
#define LEDTest__MASK 0x20u
#define LEDTest__PORT 0u
#define LEDTest__PRT CYREG_PRT0_PRT
#define LEDTest__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LEDTest__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LEDTest__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LEDTest__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LEDTest__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LEDTest__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LEDTest__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LEDTest__PS CYREG_PRT0_PS
#define LEDTest__SHIFT 5u
#define LEDTest__SLW CYREG_PRT0_SLW

/* LowF_FSK_Out */
#define LowF_FSK_Out__0__INTTYPE CYREG_PICU1_INTTYPE2
#define LowF_FSK_Out__0__MASK 0x04u
#define LowF_FSK_Out__0__PC CYREG_PRT1_PC2
#define LowF_FSK_Out__0__PORT 1u
#define LowF_FSK_Out__0__SHIFT 2u
#define LowF_FSK_Out__AG CYREG_PRT1_AG
#define LowF_FSK_Out__AMUX CYREG_PRT1_AMUX
#define LowF_FSK_Out__BIE CYREG_PRT1_BIE
#define LowF_FSK_Out__BIT_MASK CYREG_PRT1_BIT_MASK
#define LowF_FSK_Out__BYP CYREG_PRT1_BYP
#define LowF_FSK_Out__CTL CYREG_PRT1_CTL
#define LowF_FSK_Out__DM0 CYREG_PRT1_DM0
#define LowF_FSK_Out__DM1 CYREG_PRT1_DM1
#define LowF_FSK_Out__DM2 CYREG_PRT1_DM2
#define LowF_FSK_Out__DR CYREG_PRT1_DR
#define LowF_FSK_Out__INP_DIS CYREG_PRT1_INP_DIS
#define LowF_FSK_Out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define LowF_FSK_Out__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LowF_FSK_Out__LCD_EN CYREG_PRT1_LCD_EN
#define LowF_FSK_Out__MASK 0x04u
#define LowF_FSK_Out__PORT 1u
#define LowF_FSK_Out__PRT CYREG_PRT1_PRT
#define LowF_FSK_Out__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LowF_FSK_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LowF_FSK_Out__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LowF_FSK_Out__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LowF_FSK_Out__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LowF_FSK_Out__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LowF_FSK_Out__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LowF_FSK_Out__PS CYREG_PRT1_PS
#define LowF_FSK_Out__SHIFT 2u
#define LowF_FSK_Out__SLW CYREG_PRT1_SLW

/* LowF_MuxSelIn */
#define LowF_MuxSelIn__0__INTTYPE CYREG_PICU0_INTTYPE0
#define LowF_MuxSelIn__0__MASK 0x01u
#define LowF_MuxSelIn__0__PC CYREG_PRT0_PC0
#define LowF_MuxSelIn__0__PORT 0u
#define LowF_MuxSelIn__0__SHIFT 0u
#define LowF_MuxSelIn__AG CYREG_PRT0_AG
#define LowF_MuxSelIn__AMUX CYREG_PRT0_AMUX
#define LowF_MuxSelIn__BIE CYREG_PRT0_BIE
#define LowF_MuxSelIn__BIT_MASK CYREG_PRT0_BIT_MASK
#define LowF_MuxSelIn__BYP CYREG_PRT0_BYP
#define LowF_MuxSelIn__CTL CYREG_PRT0_CTL
#define LowF_MuxSelIn__DM0 CYREG_PRT0_DM0
#define LowF_MuxSelIn__DM1 CYREG_PRT0_DM1
#define LowF_MuxSelIn__DM2 CYREG_PRT0_DM2
#define LowF_MuxSelIn__DR CYREG_PRT0_DR
#define LowF_MuxSelIn__INP_DIS CYREG_PRT0_INP_DIS
#define LowF_MuxSelIn__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LowF_MuxSelIn__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LowF_MuxSelIn__LCD_EN CYREG_PRT0_LCD_EN
#define LowF_MuxSelIn__MASK 0x01u
#define LowF_MuxSelIn__PORT 0u
#define LowF_MuxSelIn__PRT CYREG_PRT0_PRT
#define LowF_MuxSelIn__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LowF_MuxSelIn__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LowF_MuxSelIn__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LowF_MuxSelIn__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LowF_MuxSelIn__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LowF_MuxSelIn__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LowF_MuxSelIn__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LowF_MuxSelIn__PS CYREG_PRT0_PS
#define LowF_MuxSelIn__SHIFT 0u
#define LowF_MuxSelIn__SLW CYREG_PRT0_SLW

/* LowF_MuxSelOut */
#define LowF_MuxSelOut__0__INTTYPE CYREG_PICU0_INTTYPE1
#define LowF_MuxSelOut__0__MASK 0x02u
#define LowF_MuxSelOut__0__PC CYREG_PRT0_PC1
#define LowF_MuxSelOut__0__PORT 0u
#define LowF_MuxSelOut__0__SHIFT 1u
#define LowF_MuxSelOut__AG CYREG_PRT0_AG
#define LowF_MuxSelOut__AMUX CYREG_PRT0_AMUX
#define LowF_MuxSelOut__BIE CYREG_PRT0_BIE
#define LowF_MuxSelOut__BIT_MASK CYREG_PRT0_BIT_MASK
#define LowF_MuxSelOut__BYP CYREG_PRT0_BYP
#define LowF_MuxSelOut__CTL CYREG_PRT0_CTL
#define LowF_MuxSelOut__DM0 CYREG_PRT0_DM0
#define LowF_MuxSelOut__DM1 CYREG_PRT0_DM1
#define LowF_MuxSelOut__DM2 CYREG_PRT0_DM2
#define LowF_MuxSelOut__DR CYREG_PRT0_DR
#define LowF_MuxSelOut__INP_DIS CYREG_PRT0_INP_DIS
#define LowF_MuxSelOut__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LowF_MuxSelOut__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LowF_MuxSelOut__LCD_EN CYREG_PRT0_LCD_EN
#define LowF_MuxSelOut__MASK 0x02u
#define LowF_MuxSelOut__PORT 0u
#define LowF_MuxSelOut__PRT CYREG_PRT0_PRT
#define LowF_MuxSelOut__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LowF_MuxSelOut__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LowF_MuxSelOut__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LowF_MuxSelOut__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LowF_MuxSelOut__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LowF_MuxSelOut__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LowF_MuxSelOut__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LowF_MuxSelOut__PS CYREG_PRT0_PS
#define LowF_MuxSelOut__SHIFT 1u
#define LowF_MuxSelOut__SLW CYREG_PRT0_SLW

/* LowF_OneCLK */
#define LowF_OneCLK__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define LowF_OneCLK__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define LowF_OneCLK__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define LowF_OneCLK__CFG2_SRC_SEL_MASK 0x07u
#define LowF_OneCLK__INDEX 0x01u
#define LowF_OneCLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define LowF_OneCLK__PM_ACT_MSK 0x02u
#define LowF_OneCLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define LowF_OneCLK__PM_STBY_MSK 0x02u

/* LowF_OneInt */
#define LowF_OneInt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define LowF_OneInt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define LowF_OneInt__INTC_MASK 0x04u
#define LowF_OneInt__INTC_NUMBER 2u
#define LowF_OneInt__INTC_PRIOR_NUM 7u
#define LowF_OneInt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define LowF_OneInt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define LowF_OneInt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LowF_OnePWM */
#define LowF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define LowF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define LowF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define LowF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define LowF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define LowF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define LowF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define LowF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define LowF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define LowF_OnePWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define LowF_OnePWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define LowF_OnePWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define LowF_OnePWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define LowF_OnePWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define LowF_OnePWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define LowF_OnePWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define LowF_OnePWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define LowF_OnePWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define LowF_OnePWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define LowF_OnePWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define LowF_OnePWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define LowF_OnePWM_PWMUDB_genblk8_stsreg__0__POS 0
#define LowF_OnePWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define LowF_OnePWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define LowF_OnePWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define LowF_OnePWM_PWMUDB_genblk8_stsreg__2__POS 2
#define LowF_OnePWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define LowF_OnePWM_PWMUDB_genblk8_stsreg__3__POS 3
#define LowF_OnePWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define LowF_OnePWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define LowF_OnePWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define LowF_OnePWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define LowF_OnePWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define LowF_OnePWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define LowF_OnePWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define LowF_OnePWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB05_ST
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB04_A0
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB04_A1
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB04_D0
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB04_D1
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB04_F0
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB04_F1
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB05_A0
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB05_A1
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB05_D0
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB05_D1
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB05_F0
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB05_F1
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL

/* LowF_ZeroCLK */
#define LowF_ZeroCLK__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define LowF_ZeroCLK__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define LowF_ZeroCLK__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define LowF_ZeroCLK__CFG2_SRC_SEL_MASK 0x07u
#define LowF_ZeroCLK__INDEX 0x03u
#define LowF_ZeroCLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define LowF_ZeroCLK__PM_ACT_MSK 0x08u
#define LowF_ZeroCLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define LowF_ZeroCLK__PM_STBY_MSK 0x08u

/* LowF_ZeroInt */
#define LowF_ZeroInt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define LowF_ZeroInt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define LowF_ZeroInt__INTC_MASK 0x08u
#define LowF_ZeroInt__INTC_NUMBER 3u
#define LowF_ZeroInt__INTC_PRIOR_NUM 7u
#define LowF_ZeroInt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define LowF_ZeroInt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define LowF_ZeroInt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LowF_ZeroPWM */
#define LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define LowF_ZeroPWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define LowF_ZeroPWM_PWMUDB_genblk8_stsreg__0__POS 0
#define LowF_ZeroPWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define LowF_ZeroPWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define LowF_ZeroPWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define LowF_ZeroPWM_PWMUDB_genblk8_stsreg__2__POS 2
#define LowF_ZeroPWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define LowF_ZeroPWM_PWMUDB_genblk8_stsreg__3__POS 3
#define LowF_ZeroPWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define LowF_ZeroPWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define LowF_ZeroPWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define LowF_ZeroPWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define LowF_ZeroPWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define LowF_ZeroPWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define LowF_ZeroPWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define LowF_ZeroPWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB06_A0
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB06_A1
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB06_D0
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB06_D1
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB06_F0
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB06_F1
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB07_A0
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB07_A1
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB07_D0
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB07_D1
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB07_F0
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB07_F1
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* currentBit */
#define currentBit__0__INTTYPE CYREG_PICU0_INTTYPE2
#define currentBit__0__MASK 0x04u
#define currentBit__0__PC CYREG_PRT0_PC2
#define currentBit__0__PORT 0u
#define currentBit__0__SHIFT 2u
#define currentBit__AG CYREG_PRT0_AG
#define currentBit__AMUX CYREG_PRT0_AMUX
#define currentBit__BIE CYREG_PRT0_BIE
#define currentBit__BIT_MASK CYREG_PRT0_BIT_MASK
#define currentBit__BYP CYREG_PRT0_BYP
#define currentBit__CTL CYREG_PRT0_CTL
#define currentBit__DM0 CYREG_PRT0_DM0
#define currentBit__DM1 CYREG_PRT0_DM1
#define currentBit__DM2 CYREG_PRT0_DM2
#define currentBit__DR CYREG_PRT0_DR
#define currentBit__INP_DIS CYREG_PRT0_INP_DIS
#define currentBit__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define currentBit__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define currentBit__LCD_EN CYREG_PRT0_LCD_EN
#define currentBit__MASK 0x04u
#define currentBit__PORT 0u
#define currentBit__PRT CYREG_PRT0_PRT
#define currentBit__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define currentBit__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define currentBit__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define currentBit__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define currentBit__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define currentBit__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define currentBit__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define currentBit__PS CYREG_PRT0_PS
#define currentBit__SHIFT 2u
#define currentBit__SLW CYREG_PRT0_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "FSKTx"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000000Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
