--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ControllerTest_TOP.twx ControllerTest_TOP.ncd -o
ControllerTest_TOP.twr ControllerTest_TOP.pcf -ucf ControllerTest_TOP.ucf

Design file:              ControllerTest_TOP.ncd
Physical constraint file: ControllerTest_TOP.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ps2_clk     |    1.634(R)|      SLOW  |   -0.701(R)|      FAST  |clk_BUFGP         |   0.000|
ps2_data    |    1.423(R)|      SLOW  |   -0.534(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    4.268(R)|      SLOW  |   -1.528(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
lcd_db<0>   |         7.994(R)|      SLOW  |         4.200(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_db<1>   |         8.012(R)|      SLOW  |         4.206(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_db<2>   |         8.044(R)|      SLOW  |         4.216(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_db<3>   |         8.150(R)|      SLOW  |         4.314(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_db<4>   |         8.303(R)|      SLOW  |         4.398(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_db<5>   |         8.485(R)|      SLOW  |         4.491(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_db<6>   |         8.286(R)|      SLOW  |         4.353(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_db<7>   |         8.465(R)|      SLOW  |         4.500(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_e       |         8.396(R)|      SLOW  |         4.397(R)|      FAST  |clk_BUFGP         |   0.000|
lcd_rs      |         7.846(R)|      SLOW  |         4.078(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.283|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec 16 02:13:18 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4573 MB



