$comment
	File created using the following command:
		vcd file full_adder4.msim.vcd -direction
$end
$date
	Tue Mar 21 20:51:36 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module full_adder4_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var reg 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % sum [3] $end
$var wire 1 & sum [2] $end
$var wire 1 ' sum [1] $end
$var wire 1 ( sum [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / sum[0]~output_o $end
$var wire 1 0 sum[1]~output_o $end
$var wire 1 1 sum[2]~output_o $end
$var wire 1 2 sum[3]~output_o $end
$var wire 1 3 cout~output_o $end
$var wire 1 4 a[0]~input_o $end
$var wire 1 5 b[0]~input_o $end
$var wire 1 6 cin~input_o $end
$var wire 1 7 Add0~1_cout $end
$var wire 1 8 Add0~2_combout $end
$var wire 1 9 b[1]~input_o $end
$var wire 1 : a[1]~input_o $end
$var wire 1 ; Add0~3 $end
$var wire 1 < Add0~4_combout $end
$var wire 1 = b[2]~input_o $end
$var wire 1 > a[2]~input_o $end
$var wire 1 ? Add0~5 $end
$var wire 1 @ Add0~6_combout $end
$var wire 1 A b[3]~input_o $end
$var wire 1 B a[3]~input_o $end
$var wire 1 C Add0~7 $end
$var wire 1 D Add0~8_combout $end
$var wire 1 E Add0~9 $end
$var wire 1 F Add0~10_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0$
0(
0'
0&
0%
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
04
05
06
07
08
09
0:
1;
0<
0=
0>
0?
0@
0A
0B
1C
0D
0E
0F
$end
#10000
b1 !
b1 "
15
14
0;
1<
10
1'
#20000
b101 !
b11 "
b100 !
b10 "
05
19
04
1>
1;
1?
0<
1@
11
00
0?
0C
0'
1&
1<
0@
01
10
1C
1'
0&
1@
1D
12
11
1&
1%
0D
02
0%
#30000
b0 !
b0 "
09
0>
0<
0@
01
00
0'
0&
#1000000
