<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32650 Peripheral Driver API: spi_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32650 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32650</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('spi__regs_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">spi_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="spi__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Copyright (C) 2022-2023 Maxim Integrated Products, Inc. (now owned by </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Analog Devices, Inc.),</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Copyright (C) 2023-2024 Analog Devices, Inc.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * limitations under the License.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifndef LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32650_INCLUDE_SPI_REGS_H_</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32650_INCLUDE_SPI_REGS_H_</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__spi__registers.html">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a34ffaa2a4eeed4455af3a5e90085b623">   78</a></span>&#160;        __IO uint32_t <a class="code" href="group__spi__registers.html#a34ffaa2a4eeed4455af3a5e90085b623">fifo32</a>;           </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a2111734d9cad2c32f9f0a899ae9077f0">   79</a></span>&#160;        __IO uint16_t fifo16[2];        </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a68b9185f3a676fec2f7152e4198cc087">   80</a></span>&#160;        __IO uint8_t  fifo8[4];         </div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    };</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a01beaa79871f6d4fa5ac69f6e29ab45d">   82</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#a01beaa79871f6d4fa5ac69f6e29ab45d">ctrl0</a>;                </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__spi__registers.html#adef50da3520f7ff420a0ef7fdaa17256">   83</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#adef50da3520f7ff420a0ef7fdaa17256">ctrl1</a>;                </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__spi__registers.html#af8524d8c395fc8a6799a944d793f6245">   84</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#af8524d8c395fc8a6799a944d793f6245">ctrl2</a>;                </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a86e747d72e3f115caa508519dc0a79ea">   85</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#a86e747d72e3f115caa508519dc0a79ea">ss_time</a>;              </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__spi__registers.html#ae27e4f404d38ab2c3785c0ae3c30578a">   86</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#ae27e4f404d38ab2c3785c0ae3c30578a">clk_cfg</a>;              </div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    __R  uint32_t rsv_0x18;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__spi__registers.html#aab1cd293f21e42b2e6b96937ad70f02a">   88</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#aab1cd293f21e42b2e6b96937ad70f02a">dma</a>;                  </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a082142366c4b8762be50630a277cafd1">   89</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#a082142366c4b8762be50630a277cafd1">int_fl</a>;               </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a3e6d001d1e0e8d1e47c89262c1acc0f2">   90</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#a3e6d001d1e0e8d1e47c89262c1acc0f2">int_en</a>;               </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a39d55c109f2708c78b74ca86d9666cfe">   91</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#a39d55c109f2708c78b74ca86d9666cfe">wake_fl</a>;              </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__spi__registers.html#affedcd0310ea8b53fcecb4538a47b550">   92</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#affedcd0310ea8b53fcecb4538a47b550">wake_en</a>;              </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a165ffa7e0db53fbc622c375b63a436d7">   93</a></span>&#160;    __I  uint32_t <a class="code" href="group__spi__registers.html#a165ffa7e0db53fbc622c375b63a436d7">stat</a>;                 </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;} <a class="code" href="group__spi__registers.html#structmxc__spi__regs__t">mxc_spi_regs_t</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* Register offsets for module SPI */</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#gafeb31bcb53449c1a32d532de964ee079">  103</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_FIFO32                   ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga97871470fb36fc64ea6c6177b1ef903b">  104</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_FIFO16                   ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#gab69fd8f810e66933ca94799710d36121">  105</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_FIFO8                    ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga641c59f0e3272606a3a203d499d36b40">  106</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_CTRL0                    ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga32eab8b2c077980c486b8730cc7d5f7c">  107</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_CTRL1                    ((uint32_t)0x00000008UL) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga57842f84571a797399516d58e1580fc2">  108</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_CTRL2                    ((uint32_t)0x0000000CUL) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga354b352e759102cfe05b45a3a54e2b1a">  109</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_SS_TIME                  ((uint32_t)0x00000010UL) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga94019e6bb45a1b8e9e347be8c7d17da3">  110</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_CLK_CFG                  ((uint32_t)0x00000014UL) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga507e42880beb10495d120d0a6008a3b8">  111</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_DMA                      ((uint32_t)0x0000001CUL) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#gadfdcd06c0aa50e33a5fa75a0129b4d57">  112</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_INT_FL                   ((uint32_t)0x00000020UL) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga6b9c5496ae195ad5b3971733377e281d">  113</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_INT_EN                   ((uint32_t)0x00000024UL) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga2dcc4547223469afe451974ad3ba3b12">  114</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_WAKE_FL                  ((uint32_t)0x00000028UL) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga252472585643b1684569d3f42b377a20">  115</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_WAKE_EN                  ((uint32_t)0x0000002CUL) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga5c72fb9f8da384e7b8e8b38ad18dc734">  116</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_STAT                     ((uint32_t)0x00000030UL) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_p_i___f_i_f_o32.html#ga36839eeb9e82abea0615fbaf517bb384">  125</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_FIFO32_DATA_POS                      0 </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_p_i___f_i_f_o32.html#gab5f6b05060d000abb4557d9d4c6150e3">  126</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_FIFO32_DATA                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_SPI_FIFO32_DATA_POS)) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_p_i___f_i_f_o16.html#gaf3790548a2996eea55f6a9e5f2f8f5d9">  136</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_FIFO16_DATA_POS                      0 </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_p_i___f_i_f_o16.html#ga86d0f558e9a3fb20d5fad7284e0a981b">  137</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_FIFO16_DATA                          ((uint16_t)(0xFFFFUL &lt;&lt; MXC_F_SPI_FIFO16_DATA_POS)) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_p_i___f_i_f_o8.html#ga1e6ecd6d56f6b1857fe5b076486654e7">  147</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_FIFO8_DATA_POS                       0 </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_p_i___f_i_f_o8.html#gaa39b45f795f7ac882acc54035bdd1db1">  148</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_FIFO8_DATA                           ((uint8_t)(0xFFUL &lt;&lt; MXC_F_SPI_FIFO8_DATA_POS)) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga1e15ff58bb5fba48f7b2fe93e236ddb7">  158</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL0_SPI_EN_POS                     0 </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga2b530efd6a1d181a298d7a395f7a0303">  159</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL0_SPI_EN                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_CTRL0_SPI_EN_POS)) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga7f8b0f38b5308d11c150de5dfbe6001a">  160</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL0_SPI_EN_DIS                     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga344a44e505682cde5ef4e6674e9a8b53">  161</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL0_SPI_EN_DIS                     (MXC_V_SPI_CTRL0_SPI_EN_DIS &lt;&lt; MXC_F_SPI_CTRL0_SPI_EN_POS) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gafbc8e9a5dde15fc47ed1819e609ce21e">  162</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL0_SPI_EN_EN                      ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga382fd18c570b036f5039b4180d28255f">  163</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL0_SPI_EN_EN                      (MXC_V_SPI_CTRL0_SPI_EN_EN &lt;&lt; MXC_F_SPI_CTRL0_SPI_EN_POS) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga4eeb980083ce7d2589a358a47ecccfbe">  165</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL0_MM_EN_POS                      1 </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga009122e0308fcdd2b439684a9367e305">  166</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL0_MM_EN                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_CTRL0_MM_EN_POS)) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga6bd8920c7d331c6fcffa32295ae2ce5a">  167</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL0_MM_EN_DIS                      ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga1dad0c8a6a8264e504b8267b300ace43">  168</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL0_MM_EN_DIS                      (MXC_V_SPI_CTRL0_MM_EN_DIS &lt;&lt; MXC_F_SPI_CTRL0_MM_EN_POS) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gaddea7ff5f2406054ffdf7d648d574364">  169</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL0_MM_EN_EN                       ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gabb9648562f7878718fa3c5f1e4d21271">  170</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL0_MM_EN_EN                       (MXC_V_SPI_CTRL0_MM_EN_EN &lt;&lt; MXC_F_SPI_CTRL0_MM_EN_POS) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gaf8d3e6e11a4460d3f38ee0e065f5751c">  172</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL0_SS_IO_POS                      4 </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga9bb83e67406a217ee453c2e3aaa5c0bf">  173</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL0_SS_IO                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_CTRL0_SS_IO_POS)) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gaaf20f2b5fae26d4f1fdb769105b3a841">  174</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL0_SS_IO_OUTPUT                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gad703603a894e7d68bef046f86f23ae32">  175</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL0_SS_IO_OUTPUT                   (MXC_V_SPI_CTRL0_SS_IO_OUTPUT &lt;&lt; MXC_F_SPI_CTRL0_SS_IO_POS) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gadbccf49567f2df82d91be2607fd56201">  176</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL0_SS_IO_INPUT                    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gaeb0b0cfe2a426f6f7a04b8c31ef7c7d2">  177</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL0_SS_IO_INPUT                    (MXC_V_SPI_CTRL0_SS_IO_INPUT &lt;&lt; MXC_F_SPI_CTRL0_SS_IO_POS) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga1b9b23ecabd0b115cb1123b3f1d04b92">  179</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL0_START_POS                      5 </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga861d3a0a054395803b8e0bffd7a0fbdc">  180</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL0_START                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_CTRL0_START_POS)) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga102a9b0254e18da505ff2b3caba23d15">  181</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL0_START_START                    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga44a53a3417805d51c6c276bae76827f8">  182</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL0_START_START                    (MXC_V_SPI_CTRL0_START_START &lt;&lt; MXC_F_SPI_CTRL0_START_POS) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga131c84504fdd3669cdcecde436d3afed">  184</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL0_SS_CTRL_POS                    8 </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gaa83f6c7aca6a1ffc47dd725947b46e79">  185</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL0_SS_CTRL                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_CTRL0_SS_CTRL_POS)) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gae4d08d25e41383b407cb5824f86d7f2a">  186</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL0_SS_CTRL_DEASSERT               ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gaa05347f3cc467025b5ef642c5e20721e">  187</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL0_SS_CTRL_DEASSERT               (MXC_V_SPI_CTRL0_SS_CTRL_DEASSERT &lt;&lt; MXC_F_SPI_CTRL0_SS_CTRL_POS) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga7c87bf15a328cb2ef02c7a27cefbff9b">  188</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL0_SS_CTRL_ASSERT                 ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gaeaa576a4a9abacd8ba38be143c5f0b1f">  189</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL0_SS_CTRL_ASSERT                 (MXC_V_SPI_CTRL0_SS_CTRL_ASSERT &lt;&lt; MXC_F_SPI_CTRL0_SS_CTRL_POS) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gaea2efc2de87b2a21bceb59fb68bcae78">  191</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL0_SS_SEL_POS                     16 </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gac6c56f49d5fbb18b6163480efe6fc749">  192</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL0_SS_SEL                         ((uint32_t)(0xFUL &lt;&lt; MXC_F_SPI_CTRL0_SS_SEL_POS)) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gaae59f13d7684ac1509198f1f947d89fb">  193</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL0_SS_SEL_SS0                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga85a55a630b79a8b8fb8d7088876b1bbc">  194</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL0_SS_SEL_SS0                     (MXC_V_SPI_CTRL0_SS_SEL_SS0 &lt;&lt; MXC_F_SPI_CTRL0_SS_SEL_POS) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gaec6e0c1e9d1d70188fa7fd216369c494">  195</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL0_SS_SEL_SS1                     ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga0841a10c931da4424090ae37b9036ed1">  196</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL0_SS_SEL_SS1                     (MXC_V_SPI_CTRL0_SS_SEL_SS1 &lt;&lt; MXC_F_SPI_CTRL0_SS_SEL_POS) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gac36f30a773206fc6286be1d1921aee5b">  197</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL0_SS_SEL_SS2                     ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga345bd03d8b2ae72927b0f0d2f0ae2e45">  198</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL0_SS_SEL_SS2                     (MXC_V_SPI_CTRL0_SS_SEL_SS2 &lt;&lt; MXC_F_SPI_CTRL0_SS_SEL_POS) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga1670c99de4b458bd227f1427b8b3e8d1">  199</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL0_SS_SEL_SS3                     ((uint32_t)0x8UL) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gad3e2391e1d6a213f5e79ab4cafccde2f">  200</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL0_SS_SEL_SS3                     (MXC_V_SPI_CTRL0_SS_SEL_SS3 &lt;&lt; MXC_F_SPI_CTRL0_SS_SEL_POS) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l1.html#gafc5c2c02f8c3d58aa2a3162a4ec24d3d">  210</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL1_TX_NUM_CHAR_POS                0 </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l1.html#ga2eebd7967c4ea5e56c557162158b5fe3">  211</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL1_TX_NUM_CHAR                    ((uint32_t)(0xFFFFUL &lt;&lt; MXC_F_SPI_CTRL1_TX_NUM_CHAR_POS)) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l1.html#ga160ead5c97d1ef4fbc6c8fdf6683c8fd">  213</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL1_RX_NUM_CHAR_POS                16 </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l1.html#ga8eff285c0db49d7ad5791090eb1fb4ee">  214</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL1_RX_NUM_CHAR                    ((uint32_t)(0xFFFFUL &lt;&lt; MXC_F_SPI_CTRL1_RX_NUM_CHAR_POS)) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga8f801044c8e6bd8cc17b55918600ff10">  224</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL2_CLK_PHA_POS                    0 </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gadbee92dc2c9a52f6828108da1f897e23">  225</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL2_CLK_PHA                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_CTRL2_CLK_PHA_POS)) </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gac8221b366539318a3677414a825b11cd">  226</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_CLK_PHA_RISINGEDGE             ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga8aa4d0b9bf44e282075559ce594177cb">  227</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_CLK_PHA_RISINGEDGE             (MXC_V_SPI_CTRL2_CLK_PHA_RISINGEDGE &lt;&lt; MXC_F_SPI_CTRL2_CLK_PHA_POS) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga406e615df5f9e41b79957ddb4f6ab052">  228</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_CLK_PHA_FALLINGEDGE            ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga19e8632c31217fa1e1c9d8cf12a9fa87">  229</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_CLK_PHA_FALLINGEDGE            (MXC_V_SPI_CTRL2_CLK_PHA_FALLINGEDGE &lt;&lt; MXC_F_SPI_CTRL2_CLK_PHA_POS) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga2bb3b41d290d8952b2b831db94554b83">  231</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL2_CLK_POL_POS                    1 </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga6bd0dede4c9f2296a0e7020f8dd237d9">  232</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL2_CLK_POL                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_CTRL2_CLK_POL_POS)) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga0a426d226fa0cbda6674f1aa931a4d33">  233</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_CLK_POL_NORMAL                 ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga89513d98f2871385e036d22bdde11be2">  234</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_CLK_POL_NORMAL                 (MXC_V_SPI_CTRL2_CLK_POL_NORMAL &lt;&lt; MXC_F_SPI_CTRL2_CLK_POL_POS) </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga0e95e134a60a4f857c6671fe62ea2884">  235</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_CLK_POL_INVERTED               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga37f91cad9995fb0d1e3fe15f48c5af41">  236</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_CLK_POL_INVERTED               (MXC_V_SPI_CTRL2_CLK_POL_INVERTED &lt;&lt; MXC_F_SPI_CTRL2_CLK_POL_POS) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga63140a473c43cf51721cf8a624e6ab2f">  238</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL2_NUM_BITS_POS                   8 </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga5f1d328ab61090afe0b65df5cb4e6b13">  239</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL2_NUM_BITS                       ((uint32_t)(0xFUL &lt;&lt; MXC_F_SPI_CTRL2_NUM_BITS_POS)) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gabd47f10190d71050081ee7040cc00e61">  240</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_NUM_BITS_16BITS                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gabb9d646e9c19062e02c063406fb00b26">  241</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_NUM_BITS_16BITS                (MXC_V_SPI_CTRL2_NUM_BITS_16BITS &lt;&lt; MXC_F_SPI_CTRL2_NUM_BITS_POS) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gadda99d14026a97c1c24fd304e2635eda">  242</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_NUM_BITS_1BITS                 ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gae16a2891bd4d2ac5665241b3a43793d2">  243</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_NUM_BITS_1BITS                 (MXC_V_SPI_CTRL2_NUM_BITS_1BITS &lt;&lt; MXC_F_SPI_CTRL2_NUM_BITS_POS) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gac87a5d0ca47439983303bb0e458ee4ad">  244</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_NUM_BITS_2BITS                 ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga202c2614af38879ada1b469f825bbece">  245</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_NUM_BITS_2BITS                 (MXC_V_SPI_CTRL2_NUM_BITS_2BITS &lt;&lt; MXC_F_SPI_CTRL2_NUM_BITS_POS) </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gabde184fb96d530bf270a60ab2336a143">  246</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_NUM_BITS_3BITS                 ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga8d5696ee983b334b292b84fd7e214aca">  247</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_NUM_BITS_3BITS                 (MXC_V_SPI_CTRL2_NUM_BITS_3BITS &lt;&lt; MXC_F_SPI_CTRL2_NUM_BITS_POS) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga79793daef24344165edf9b5d38794b13">  248</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_NUM_BITS_4BITS                 ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga773c241548cd28dcda90445e17cfc08e">  249</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_NUM_BITS_4BITS                 (MXC_V_SPI_CTRL2_NUM_BITS_4BITS &lt;&lt; MXC_F_SPI_CTRL2_NUM_BITS_POS) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga4146397bbb4f4c520bd9788652ab454f">  250</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_NUM_BITS_5BITS                 ((uint32_t)0x5UL) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gad4f4f7e56c84eb8285aade0879d38526">  251</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_NUM_BITS_5BITS                 (MXC_V_SPI_CTRL2_NUM_BITS_5BITS &lt;&lt; MXC_F_SPI_CTRL2_NUM_BITS_POS) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga99aed481e6741a8449e7e5c3fa602be8">  252</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_NUM_BITS_6BITS                 ((uint32_t)0x6UL) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga91873da9e93e5404257d7501d27e9c6a">  253</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_NUM_BITS_6BITS                 (MXC_V_SPI_CTRL2_NUM_BITS_6BITS &lt;&lt; MXC_F_SPI_CTRL2_NUM_BITS_POS) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga6309497b029e7fab30bf9f72d422db8c">  254</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_NUM_BITS_7BITS                 ((uint32_t)0x7UL) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga1ef5921f53d3a9b63add96e36b088c9c">  255</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_NUM_BITS_7BITS                 (MXC_V_SPI_CTRL2_NUM_BITS_7BITS &lt;&lt; MXC_F_SPI_CTRL2_NUM_BITS_POS) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gae169d3cf3f09f0a117ac1d9d958b6ad1">  256</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_NUM_BITS_8BITS                 ((uint32_t)0x8UL) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gaa3cc417563770feff9caabb798d9bebe">  257</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_NUM_BITS_8BITS                 (MXC_V_SPI_CTRL2_NUM_BITS_8BITS &lt;&lt; MXC_F_SPI_CTRL2_NUM_BITS_POS) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga67b2c7eaa588b686f426027df7ac9604">  258</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_NUM_BITS_9BITS                 ((uint32_t)0x9UL) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gaeebcec96684280b4ed3cb2424df7588a">  259</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_NUM_BITS_9BITS                 (MXC_V_SPI_CTRL2_NUM_BITS_9BITS &lt;&lt; MXC_F_SPI_CTRL2_NUM_BITS_POS) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga1a75698fb809f6aceb20d1e33ef7d862">  260</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_NUM_BITS_10BITS                ((uint32_t)0xAUL) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gaf82de159e0a78138e440edd19c9acb49">  261</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_NUM_BITS_10BITS                (MXC_V_SPI_CTRL2_NUM_BITS_10BITS &lt;&lt; MXC_F_SPI_CTRL2_NUM_BITS_POS) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga12e60a6c159c51e4d844dad4b9a726f5">  262</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_NUM_BITS_11BITS                ((uint32_t)0xBUL) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gaede06c439e81219fc5525fa7ae8454e3">  263</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_NUM_BITS_11BITS                (MXC_V_SPI_CTRL2_NUM_BITS_11BITS &lt;&lt; MXC_F_SPI_CTRL2_NUM_BITS_POS) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gab3e70c991bb5aa952efffdbb2b7389cf">  264</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_NUM_BITS_12BITS                ((uint32_t)0xCUL) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga39c82ba0f10980905dfdebcd3ee2854b">  265</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_NUM_BITS_12BITS                (MXC_V_SPI_CTRL2_NUM_BITS_12BITS &lt;&lt; MXC_F_SPI_CTRL2_NUM_BITS_POS) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga36e17f4775edbbf5b2ab03941ec929e0">  266</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_NUM_BITS_13BITS                ((uint32_t)0xDUL) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga6a9f63e37f3a8ee7e5889397dd88737f">  267</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_NUM_BITS_13BITS                (MXC_V_SPI_CTRL2_NUM_BITS_13BITS &lt;&lt; MXC_F_SPI_CTRL2_NUM_BITS_POS) </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gab7f7108bb39f6558ba75ef6c351f9e00">  268</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_NUM_BITS_14BITS                ((uint32_t)0xEUL) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gab15b2bd3332cde4ee98e1ab6296ba9bf">  269</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_NUM_BITS_14BITS                (MXC_V_SPI_CTRL2_NUM_BITS_14BITS &lt;&lt; MXC_F_SPI_CTRL2_NUM_BITS_POS) </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga10f6b960468d0a7c612a3f029eed15e1">  270</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_NUM_BITS_15BITS                ((uint32_t)0xFUL) </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gae8c18cde530b8236176b36bd9c875612">  271</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_NUM_BITS_15BITS                (MXC_V_SPI_CTRL2_NUM_BITS_15BITS &lt;&lt; MXC_F_SPI_CTRL2_NUM_BITS_POS) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gaf2bcb508d2f1ec047cd58c86c7602c20">  273</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL2_BUS_WIDTH_POS                  12 </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga7980f84332d31d08da1488a34e7f2fb9">  274</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL2_BUS_WIDTH                      ((uint32_t)(0x3UL &lt;&lt; MXC_F_SPI_CTRL2_BUS_WIDTH_POS)) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga52fbf22263f00b607ad14c64a4c3b961">  275</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_BUS_WIDTH_MONO                 ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga3e73871bd8c720c6738e49b805da874a">  276</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_BUS_WIDTH_MONO                 (MXC_V_SPI_CTRL2_BUS_WIDTH_MONO &lt;&lt; MXC_F_SPI_CTRL2_BUS_WIDTH_POS) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gafe60e0d8097b509ce4f42a13889784c1">  277</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_BUS_WIDTH_DUAL                 ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga2d32f8091c9248f9d6d3836c1238ec6a">  278</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_BUS_WIDTH_DUAL                 (MXC_V_SPI_CTRL2_BUS_WIDTH_DUAL &lt;&lt; MXC_F_SPI_CTRL2_BUS_WIDTH_POS) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gaf2791caf016364eccd186eb1904d601f">  279</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_BUS_WIDTH_QUAD                 ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga82a5a8b701affe303e1af12937b3c532">  280</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_BUS_WIDTH_QUAD                 (MXC_V_SPI_CTRL2_BUS_WIDTH_QUAD &lt;&lt; MXC_F_SPI_CTRL2_BUS_WIDTH_POS) </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga5b53eba87ff280d4e12a6e9fc0ab9a78">  282</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL2_THREE_WIRE_POS                 15 </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gad280c370145d015c10dd21e7951f1e52">  283</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL2_THREE_WIRE                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_CTRL2_THREE_WIRE_POS)) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga0de71cc83a90db7246381606d70a5fc4">  284</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_THREE_WIRE_4WIRE               ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gab40d7f9bf39bd536bf34292cc14ff89b">  285</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_THREE_WIRE_4WIRE               (MXC_V_SPI_CTRL2_THREE_WIRE_4WIRE &lt;&lt; MXC_F_SPI_CTRL2_THREE_WIRE_POS) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga89e0bdcd72b192bdbb38ae5e069fe479">  286</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_THREE_WIRE_3WIRE               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga10da11fc570e874319efb685d6037c3a">  287</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_THREE_WIRE_3WIRE               (MXC_V_SPI_CTRL2_THREE_WIRE_3WIRE &lt;&lt; MXC_F_SPI_CTRL2_THREE_WIRE_POS) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga37a0d00b3dfec83ff9d291e4b971afaf">  289</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL2_SS_POL_POS                     16 </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga7b4c7edd9c2e57aac0a8b412b97a9b23">  290</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL2_SS_POL                         ((uint32_t)(0xFFUL &lt;&lt; MXC_F_SPI_CTRL2_SS_POL_POS)) </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga4deae4f167954b4294577157abf7de86">  291</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_SS_POL_SS0_HIGH                ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gaf1899b7b388c8be172840cb406ff00c4">  292</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_SS_POL_SS0_HIGH                (MXC_V_SPI_CTRL2_SS_POL_SS0_HIGH &lt;&lt; MXC_F_SPI_CTRL2_SS_POL_POS) </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga1e976374f53d08b2cf27c8e92aa37832">  293</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_SS_POL_SS1_HIGH                ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga82b0e61ffaa569cf7b8aca06b24ce2bf">  294</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_SS_POL_SS1_HIGH                (MXC_V_SPI_CTRL2_SS_POL_SS1_HIGH &lt;&lt; MXC_F_SPI_CTRL2_SS_POL_POS) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gadba13dcac2969b8ca86f007bf1fc8525">  295</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_SS_POL_SS2_HIGH                ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga8a4a21561123fd3d71912fdfecc388e4">  296</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_SS_POL_SS2_HIGH                (MXC_V_SPI_CTRL2_SS_POL_SS2_HIGH &lt;&lt; MXC_F_SPI_CTRL2_SS_POL_POS) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga9b241e81a7e729300b9e7b1d0f968dab">  297</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_SS_POL_SS3_HIGH                ((uint32_t)0x8UL) </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga81f9eb28f7ec0eafea5d79805a031d39">  298</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_SS_POL_SS3_HIGH                (MXC_V_SPI_CTRL2_SS_POL_SS3_HIGH &lt;&lt; MXC_F_SPI_CTRL2_SS_POL_POS) </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#ga9d4faeca39ba8c1b44e902faf75d6482">  308</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_SS_TIME_SSACT1_POS                   0 </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#ga3c444bf53e9dea6cd66e50476e5577ed">  309</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_SS_TIME_SSACT1                       ((uint32_t)(0xFFUL &lt;&lt; MXC_F_SPI_SS_TIME_SSACT1_POS)) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#gaadf2b0f2b848396aef385164cc41fca6">  310</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_SS_TIME_SSACT1_256                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#gad522d85f6e5bb4c6bbe2405b89c80c8d">  311</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_SS_TIME_SSACT1_256                   (MXC_V_SPI_SS_TIME_SSACT1_256 &lt;&lt; MXC_F_SPI_SS_TIME_SSACT1_POS) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#ga358e4416da48651931ce0302f00dfeb9">  313</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_SS_TIME_SSACT2_POS                   8 </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#gae898ca2444b745c4a7ba1144d23488c9">  314</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_SS_TIME_SSACT2                       ((uint32_t)(0xFFUL &lt;&lt; MXC_F_SPI_SS_TIME_SSACT2_POS)) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#gaa679be4cd524f9b49579272ad8a03198">  315</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_SS_TIME_SSACT2_256                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#ga2730acba4c7cecb2ff167aebb71cb5b7">  316</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_SS_TIME_SSACT2_256                   (MXC_V_SPI_SS_TIME_SSACT2_256 &lt;&lt; MXC_F_SPI_SS_TIME_SSACT2_POS) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#ga8b56d0884166d0ca14dc200ffc708980">  318</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_SS_TIME_SSINACT_POS                  16 </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#ga4ee5de5fa8b32eaf68c8d11a41269004">  319</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_SS_TIME_SSINACT                      ((uint32_t)(0xFFUL &lt;&lt; MXC_F_SPI_SS_TIME_SSINACT_POS)) </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#ga73e338098ba6d34843331d85a5467c1a">  320</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_SS_TIME_SSINACT_256                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#ga36a5fb903030ded1bb7d6483985ef54e">  321</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_SS_TIME_SSINACT_256                  (MXC_V_SPI_SS_TIME_SSINACT_256 &lt;&lt; MXC_F_SPI_SS_TIME_SSINACT_POS) </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#gab5de6a6cf8ebb1f9cf147c69d046d88c">  331</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CLK_CFG_LO_POS                       0 </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#gabf42a3d711ae87dfe156e644a6b0de33">  332</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CLK_CFG_LO                           ((uint32_t)(0xFFUL &lt;&lt; MXC_F_SPI_CLK_CFG_LO_POS)) </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#ga3fd5f3ffaab652e8d1dbb87df561eace">  334</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CLK_CFG_HI_POS                       8 </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#gae9ae9b0c629655ee8f90609db99d5776">  335</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CLK_CFG_HI                           ((uint32_t)(0xFFUL &lt;&lt; MXC_F_SPI_CLK_CFG_HI_POS)) </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#ga915052c5536e577c93bd42bf8062b5d5">  337</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CLK_CFG_SCALE_POS                    16 </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#ga625c06de56340d1d3222bbb0970d29dc">  338</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CLK_CFG_SCALE                        ((uint32_t)(0xFUL &lt;&lt; MXC_F_SPI_CLK_CFG_SCALE_POS)) </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#ga3de5a3ccfd8bb159a5b0d6aee86329bd">  339</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CLK_CFG_SCALE_DIV1                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#ga1fcfca52e4887fa72abf6aac3da39854">  340</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CLK_CFG_SCALE_DIV1                   (MXC_V_SPI_CLK_CFG_SCALE_DIV1 &lt;&lt; MXC_F_SPI_CLK_CFG_SCALE_POS) </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#ga06a6470362f56376610f2aab7be7e761">  341</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CLK_CFG_SCALE_DIV2                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#ga3bad67755cb4d14f9925c1359c632806">  342</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CLK_CFG_SCALE_DIV2                   (MXC_V_SPI_CLK_CFG_SCALE_DIV2 &lt;&lt; MXC_F_SPI_CLK_CFG_SCALE_POS) </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#ga1f04bba97201925cb4a925d24ac22cfa">  343</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CLK_CFG_SCALE_DIV4                   ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#gad64602651fe1e0536313c4ec6d4fe79b">  344</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CLK_CFG_SCALE_DIV4                   (MXC_V_SPI_CLK_CFG_SCALE_DIV4 &lt;&lt; MXC_F_SPI_CLK_CFG_SCALE_POS) </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#ga7cfec4b75ff091ba3387a96c580b8efe">  345</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CLK_CFG_SCALE_DIV8                   ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#gac428662c1b6147797fcfeda25bc44958">  346</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CLK_CFG_SCALE_DIV8                   (MXC_V_SPI_CLK_CFG_SCALE_DIV8 &lt;&lt; MXC_F_SPI_CLK_CFG_SCALE_POS) </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#ga9a45fdc1c8df1dac3a60584a01514788">  347</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CLK_CFG_SCALE_DIV16                  ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#gaab066495edbbdea4d0f857b24b1ba57b">  348</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CLK_CFG_SCALE_DIV16                  (MXC_V_SPI_CLK_CFG_SCALE_DIV16 &lt;&lt; MXC_F_SPI_CLK_CFG_SCALE_POS) </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#ga7fca027d30b0fe61f24ab70c0974ed79">  349</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CLK_CFG_SCALE_DIV32                  ((uint32_t)0x5UL) </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#gace1cac712135954d7b0f33a037dc7578">  350</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CLK_CFG_SCALE_DIV32                  (MXC_V_SPI_CLK_CFG_SCALE_DIV32 &lt;&lt; MXC_F_SPI_CLK_CFG_SCALE_POS) </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#ga6e38097469173dcabaf89e96c9a10c59">  351</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CLK_CFG_SCALE_DIV64                  ((uint32_t)0x6UL) </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#gab693817359dee53264cce7cc696f2e8d">  352</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CLK_CFG_SCALE_DIV64                  (MXC_V_SPI_CLK_CFG_SCALE_DIV64 &lt;&lt; MXC_F_SPI_CLK_CFG_SCALE_POS) </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#gaa79b91066ac6e304cb71b0a13452f7fe">  353</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CLK_CFG_SCALE_DIV128                 ((uint32_t)0x7UL) </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#ga5254a3a01bde868c281a3c8f7ff2c7ff">  354</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CLK_CFG_SCALE_DIV128                 (MXC_V_SPI_CLK_CFG_SCALE_DIV128 &lt;&lt; MXC_F_SPI_CLK_CFG_SCALE_POS) </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#ga5f24b7235fa647cf13c290fd5423695a">  355</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CLK_CFG_SCALE_DIV256                 ((uint32_t)0x8UL) </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#ga0c4117742437fafc7ad61e385dbd97d1">  356</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CLK_CFG_SCALE_DIV256                 (MXC_V_SPI_CLK_CFG_SCALE_DIV256 &lt;&lt; MXC_F_SPI_CLK_CFG_SCALE_POS) </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga59a81f1b3c3e3261c15522fb16c6a979">  366</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_FIFO_LEVEL_POS                0 </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga21b589a9e125769346fe2e5e9a658f6c">  367</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_FIFO_LEVEL                    ((uint32_t)(0x1FUL &lt;&lt; MXC_F_SPI_DMA_TX_FIFO_LEVEL_POS)) </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga6cae04f6c62b6a2573948eac26f0168f">  369</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_FIFO_EN_POS                   6 </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#gaf2bb6fed8b27b16e6fdfd5268925c0a0">  370</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_FIFO_EN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_DMA_TX_FIFO_EN_POS)) </span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#gab69fa4138790a64d2816623c0de99997">  371</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_DMA_TX_FIFO_EN_DIS                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga6789621c5e3af3bb3d7455f977dc8431">  372</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_DMA_TX_FIFO_EN_DIS                   (MXC_V_SPI_DMA_TX_FIFO_EN_DIS &lt;&lt; MXC_F_SPI_DMA_TX_FIFO_EN_POS) </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga6dfbebe637311b2ab9bd321dc8a7e93d">  373</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_DMA_TX_FIFO_EN_EN                    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga9d86c8918f1d17fd04811701561699e0">  374</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_DMA_TX_FIFO_EN_EN                    (MXC_V_SPI_DMA_TX_FIFO_EN_EN &lt;&lt; MXC_F_SPI_DMA_TX_FIFO_EN_POS) </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga2f5dc1d8fde8455c4443042be98836be">  376</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_FIFO_CLEAR_POS                7 </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga97480050dbe16697196f2aff558ae8b3">  377</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_FIFO_CLEAR                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_DMA_TX_FIFO_CLEAR_POS)) </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga7a21430721da342c702040b603a824eb">  378</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_DMA_TX_FIFO_CLEAR_CLEAR              ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga97ac0894ae3aab6bbfbd9b6b37f508b4">  379</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_DMA_TX_FIFO_CLEAR_CLEAR              (MXC_V_SPI_DMA_TX_FIFO_CLEAR_CLEAR &lt;&lt; MXC_F_SPI_DMA_TX_FIFO_CLEAR_POS) </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga91b0f26d58b78c105fab98a6251ce870">  381</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_FIFO_CNT_POS                  8 </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga2eeaf188fa3cd3e810837265d3161255">  382</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_FIFO_CNT                      ((uint32_t)(0x3FUL &lt;&lt; MXC_F_SPI_DMA_TX_FIFO_CNT_POS)) </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga94f7773e564146aada79ee7b3a96de77">  384</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_DMA_EN_POS                    15 </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#gad0cf27c75d618042901b92d9bfa0dd31">  385</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_DMA_EN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_DMA_TX_DMA_EN_POS)) </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga459f060db317a83b460706c5b172ccf0">  386</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_DMA_TX_DMA_EN_DIS                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga8cbe5a1f0a0b6e4fd7ad112721b09f95">  387</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_DMA_TX_DMA_EN_DIS                    (MXC_V_SPI_DMA_TX_DMA_EN_DIS &lt;&lt; MXC_F_SPI_DMA_TX_DMA_EN_POS) </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#gaf1f940e46aea078bf4156fbbbfa34a17">  388</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_DMA_TX_DMA_EN_EN                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga65720a9a646b08ee0e599b14099dc2fc">  389</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_DMA_TX_DMA_EN_EN                     (MXC_V_SPI_DMA_TX_DMA_EN_EN &lt;&lt; MXC_F_SPI_DMA_TX_DMA_EN_POS) </span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga80781f0ca435ff0455ad507bc889ab2b">  391</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_FIFO_LEVEL_POS                16 </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga11f398c1721379d1dc7b9e9649a4b5e1">  392</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_FIFO_LEVEL                    ((uint32_t)(0x1FUL &lt;&lt; MXC_F_SPI_DMA_RX_FIFO_LEVEL_POS)) </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga8aef8be7ab432554d3ac02865549753d">  394</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_FIFO_EN_POS                   22 </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#gaba21515d0b431624845fef1b92fecdc7">  395</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_FIFO_EN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_DMA_RX_FIFO_EN_POS)) </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga25f957be734dbc896f48fe598b698d7d">  396</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_DMA_RX_FIFO_EN_DIS                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#gaac36d2b7b0fd730fcda7b57f31f8d100">  397</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_DMA_RX_FIFO_EN_DIS                   (MXC_V_SPI_DMA_RX_FIFO_EN_DIS &lt;&lt; MXC_F_SPI_DMA_RX_FIFO_EN_POS) </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga7b0391fb801b1ebb6cfd9ae97979ab2f">  398</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_DMA_RX_FIFO_EN_EN                    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga8d48cb1d0af00f324f359cae3e8c4a4c">  399</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_DMA_RX_FIFO_EN_EN                    (MXC_V_SPI_DMA_RX_FIFO_EN_EN &lt;&lt; MXC_F_SPI_DMA_RX_FIFO_EN_POS) </span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga5b315c8670f0b9a3f8d3772ef115410f">  401</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_FIFO_CLEAR_POS                23 </span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#gae77ba9fec4a259dc04dc83a536324884">  402</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_FIFO_CLEAR                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_DMA_RX_FIFO_CLEAR_POS)) </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#gaad855deadfb8e82fd928632a747667b0">  403</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_DMA_RX_FIFO_CLEAR_CLEAR              ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga26ebbe96ee6117645f4f2c95f755459e">  404</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_DMA_RX_FIFO_CLEAR_CLEAR              (MXC_V_SPI_DMA_RX_FIFO_CLEAR_CLEAR &lt;&lt; MXC_F_SPI_DMA_RX_FIFO_CLEAR_POS) </span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#gab25d38e74df1fa44bd14371c049449ce">  406</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_FIFO_CNT_POS                  24 </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga9772cb47b1c546bf774174ee1c596acd">  407</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_FIFO_CNT                      ((uint32_t)(0x3FUL &lt;&lt; MXC_F_SPI_DMA_RX_FIFO_CNT_POS)) </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga5ca08aa9708bc238e0ccca8ec28a933a">  409</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_DMA_EN_POS                    31 </span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga340d971626a7adf866dd18aab46db62f">  410</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_DMA_EN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_DMA_RX_DMA_EN_POS)) </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga7a337166368c269398cf0bcc9623b900">  411</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_DMA_RX_DMA_EN_DIS                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#gae04f7e8336f5f04d8961df7ef9850244">  412</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_DMA_RX_DMA_EN_DIS                    (MXC_V_SPI_DMA_RX_DMA_EN_DIS &lt;&lt; MXC_F_SPI_DMA_RX_DMA_EN_POS) </span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga6838b3ec9779d147773953af6b53aa5c">  413</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_DMA_RX_DMA_EN_EN                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#gaaadd5cab4ec86109cb66781fe09e4ac0">  414</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_DMA_RX_DMA_EN_EN                     (MXC_V_SPI_DMA_RX_DMA_EN_EN &lt;&lt; MXC_F_SPI_DMA_RX_DMA_EN_POS) </span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga35a0708359b741f573a16fb40676bdba">  425</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_TX_LEVEL_POS                  0 </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga76619ebf012c704a83dc8e13a47dd13c">  426</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_TX_LEVEL                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_TX_LEVEL_POS)) </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga432a0bee3bd3d6f32af5d080ee8c9faa">  427</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_FL_TX_LEVEL_CLEAR                ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga2e57e9cd582b6c226406867b9b96aa4e">  428</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_FL_TX_LEVEL_CLEAR                (MXC_V_SPI_INT_FL_TX_LEVEL_CLEAR &lt;&lt; MXC_F_SPI_INT_FL_TX_LEVEL_POS) </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga9e7f1da79e9c5be0811492fa1cbe8dbb">  430</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_TX_EMPTY_POS                  1 </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gac3773bc9880121e9eee324c4bedcadbe">  431</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_TX_EMPTY                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_TX_EMPTY_POS)) </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga5d4f391e4a45e75e6b41ad33ec024a3b">  432</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_FL_TX_EMPTY_CLEAR                ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gabe4ba539124f6ea50a685a14650c1593">  433</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_FL_TX_EMPTY_CLEAR                (MXC_V_SPI_INT_FL_TX_EMPTY_CLEAR &lt;&lt; MXC_F_SPI_INT_FL_TX_EMPTY_POS) </span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gac16dbed35d7db5ed8dfa013adca535c0">  435</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_RX_LEVEL_POS                  2 </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga108ad8d7158b6ba9cf111fa5f9087a1f">  436</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_RX_LEVEL                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_RX_LEVEL_POS)) </span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga918e73f9b7570a4b46c6d937606e7ba6">  437</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_FL_RX_LEVEL_CLEAR                ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gac2fe2a3e1c87b587cd1db3a798f5470c">  438</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_FL_RX_LEVEL_CLEAR                (MXC_V_SPI_INT_FL_RX_LEVEL_CLEAR &lt;&lt; MXC_F_SPI_INT_FL_RX_LEVEL_POS) </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga6a61a512a937a704eb0a72d8e7885917">  440</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_RX_FULL_POS                   3 </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga25ff3c4798af9e220ec745420a92fd9d">  441</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_RX_FULL                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_RX_FULL_POS)) </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga1811dc5137d5bfc769d0f7e8b0691002">  442</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_FL_RX_FULL_CLEAR                 ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga2783ea4cfdd5aea2bf73ac9d134c7948">  443</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_FL_RX_FULL_CLEAR                 (MXC_V_SPI_INT_FL_RX_FULL_CLEAR &lt;&lt; MXC_F_SPI_INT_FL_RX_FULL_POS) </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga55ed8879ffc01bf4057e2836784f611f">  445</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_SSA_POS                       4 </span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga767da7f6eb38661a377be7c7af2eba9d">  446</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_SSA                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_SSA_POS)) </span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga41b5685d951c6b4deec81a384ee0105d">  447</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_FL_SSA_CLEAR                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gaf2035f6447a80370fd85488c39a09282">  448</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_FL_SSA_CLEAR                     (MXC_V_SPI_INT_FL_SSA_CLEAR &lt;&lt; MXC_F_SPI_INT_FL_SSA_POS) </span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gaca5d967d724ea2bf36d5c589a68b76e4">  450</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_SSD_POS                       5 </span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gab2abd0e5ac57e84f0e470b27d3dc9882">  451</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_SSD                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_SSD_POS)) </span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga9b4eaa219a3bfbfa6630a4a2ef7d76d6">  452</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_FL_SSD_CLEAR                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gaf101bfcaf20bb77a72750a28f6a79d9d">  453</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_FL_SSD_CLEAR                     (MXC_V_SPI_INT_FL_SSD_CLEAR &lt;&lt; MXC_F_SPI_INT_FL_SSD_POS) </span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga0abdc68076f03cecb75073a8da3a5398">  455</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_FAULT_POS                     8 </span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gab517e9e809218a37094cd0bfa62594a0">  456</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_FAULT                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_FAULT_POS)) </span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga1790098c9fd1808cb7cb8881f40f8470">  457</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_FL_FAULT_CLEAR                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga6fd86f0ab3608b9f45253f693aa24470">  458</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_FL_FAULT_CLEAR                   (MXC_V_SPI_INT_FL_FAULT_CLEAR &lt;&lt; MXC_F_SPI_INT_FL_FAULT_POS) </span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga6cb9061bc97de16f84202e2efa4f9596">  460</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_ABORT_POS                     9 </span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga5e9fd45544d266fc6c25ae9d947c5e78">  461</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_ABORT                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_ABORT_POS)) </span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga7ea0b0e290f629ea73e4c59ff08699bf">  462</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_FL_ABORT_CLEAR                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga51b2ca2fb5cd2f86cf09370b36c24034">  463</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_FL_ABORT_CLEAR                   (MXC_V_SPI_INT_FL_ABORT_CLEAR &lt;&lt; MXC_F_SPI_INT_FL_ABORT_POS) </span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga6fb70600f5e8799fdcd8e06706dd15be">  465</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_M_DONE_POS                    11 </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga016ceb1acce45380e971490ce96a3ca5">  466</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_M_DONE                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_M_DONE_POS)) </span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gab913cbd3d4bd1f8fcea0bfc8267746e6">  467</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_FL_M_DONE_CLEAR                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gaefa6b23c0510f7ff976fafb3a9685c20">  468</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_FL_M_DONE_CLEAR                  (MXC_V_SPI_INT_FL_M_DONE_CLEAR &lt;&lt; MXC_F_SPI_INT_FL_M_DONE_POS) </span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gadcda8f5cfab1f194c77ab87d990bc221">  470</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_TX_OVR_POS                    12 </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga7c16a21f64bde1830b89d634cbf52411">  471</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_TX_OVR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_TX_OVR_POS)) </span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gac0142d734eddc3abf82faa6b5310f4d0">  472</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_FL_TX_OVR_CLEAR                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gaec216df01e51432803da64984820e843">  473</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_FL_TX_OVR_CLEAR                  (MXC_V_SPI_INT_FL_TX_OVR_CLEAR &lt;&lt; MXC_F_SPI_INT_FL_TX_OVR_POS) </span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gafdc047d1cc307e3ba2d312df166a9e99">  475</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_TX_UND_POS                    13 </span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gad6bdcd1ad0fb108c77eb9bb5adf046bc">  476</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_TX_UND                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_TX_UND_POS)) </span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gac9b1027c12cb47811736282273cdb2ea">  477</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_FL_TX_UND_CLEAR                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gaec4e507d9047683baa756ce33e2d28ca">  478</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_FL_TX_UND_CLEAR                  (MXC_V_SPI_INT_FL_TX_UND_CLEAR &lt;&lt; MXC_F_SPI_INT_FL_TX_UND_POS) </span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga9fdbd89896b93f485839b2ee42070cfb">  480</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_RX_OVR_POS                    14 </span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga8453e97405a91d632bd4d68e1643b9f2">  481</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_RX_OVR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_RX_OVR_POS)) </span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga254afa62fc622a98539ade233e5a0b8d">  482</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_FL_RX_OVR_CLEAR                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga485f543761f1f0e98f5a88971183d9ef">  483</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_FL_RX_OVR_CLEAR                  (MXC_V_SPI_INT_FL_RX_OVR_CLEAR &lt;&lt; MXC_F_SPI_INT_FL_RX_OVR_POS) </span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gaab6cb9cbb11ced44a61af77ad24efc74">  485</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_RX_UND_POS                    15 </span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga54ea6a0eb9c1e2b0d44fb207ba47e1d6">  486</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_RX_UND                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_RX_UND_POS)) </span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga66a4e44b6b1416b6445f569b2efb26c7">  487</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_FL_RX_UND_CLEAR                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga2b84fa3ac60008b01a86fa69f888abcf">  488</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_FL_RX_UND_CLEAR                  (MXC_V_SPI_INT_FL_RX_UND_CLEAR &lt;&lt; MXC_F_SPI_INT_FL_RX_UND_POS) </span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gac9a65451060e8c8d513b196d49ecd395">  498</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_TX_LEVEL_POS                  0 </span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gaf58a21aa7b7032f12b711ec9adc672a3">  499</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_TX_LEVEL                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_TX_LEVEL_POS)) </span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gaa80a71bb3dc99f09fc8310a5d225a3e7">  500</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_TX_LEVEL_DIS                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga47b29d907abad6deb564c32f86e4adde">  501</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_TX_LEVEL_DIS                  (MXC_V_SPI_INT_EN_TX_LEVEL_DIS &lt;&lt; MXC_F_SPI_INT_EN_TX_LEVEL_POS) </span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga29db384b6fd958dd8a11fe354d42ee2f">  502</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_TX_LEVEL_EN                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gaa2825cdf4d555df21b5c792818e18fb9">  503</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_TX_LEVEL_EN                   (MXC_V_SPI_INT_EN_TX_LEVEL_EN &lt;&lt; MXC_F_SPI_INT_EN_TX_LEVEL_POS) </span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga485daa4a45b91a0e61c0bda14abc2c9b">  505</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_TX_EMPTY_POS                  1 </span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga54d337aa45764ceedfc8d8c05b5d2383">  506</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_TX_EMPTY                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_TX_EMPTY_POS)) </span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga89395b22a6e70b02d886a0d562ee958c">  507</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_TX_EMPTY_DIS                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga28a0a136a29c50622b7c2adf89d15003">  508</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_TX_EMPTY_DIS                  (MXC_V_SPI_INT_EN_TX_EMPTY_DIS &lt;&lt; MXC_F_SPI_INT_EN_TX_EMPTY_POS) </span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga1d43b109dfc7da6fe9427c74b26a58a0">  509</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_TX_EMPTY_EN                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga6a75af854724e6f5ec2b7bcaa8e42d7f">  510</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_TX_EMPTY_EN                   (MXC_V_SPI_INT_EN_TX_EMPTY_EN &lt;&lt; MXC_F_SPI_INT_EN_TX_EMPTY_POS) </span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gab440ac5223043abc930d94291e8f583c">  512</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_RX_LEVEL_POS                  2 </span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga2c0a62c03e6a21b7334cbf107eb6ebf7">  513</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_RX_LEVEL                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_RX_LEVEL_POS)) </span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gada9cf2c72bd6af24d89c5b43acc81681">  514</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_RX_LEVEL_DIS                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gac5bed372bbce3df53fc77d03c1576ef5">  515</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_RX_LEVEL_DIS                  (MXC_V_SPI_INT_EN_RX_LEVEL_DIS &lt;&lt; MXC_F_SPI_INT_EN_RX_LEVEL_POS) </span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gae4822b80f84554763a294e14b282f155">  516</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_RX_LEVEL_EN                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gab00767ec53924b8e043a6779b3899797">  517</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_RX_LEVEL_EN                   (MXC_V_SPI_INT_EN_RX_LEVEL_EN &lt;&lt; MXC_F_SPI_INT_EN_RX_LEVEL_POS) </span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gac264565a5bba574eabd265c66fc5c3fb">  519</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_RX_FULL_POS                   3 </span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga17574d646c8951833a98f878452732cc">  520</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_RX_FULL                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_RX_FULL_POS)) </span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga3c1adef11283cc1d33c173efa3c9f652">  521</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_RX_FULL_DIS                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gaaa388997ef5e387944b50606748cf0cd">  522</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_RX_FULL_DIS                   (MXC_V_SPI_INT_EN_RX_FULL_DIS &lt;&lt; MXC_F_SPI_INT_EN_RX_FULL_POS) </span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga6977e29af9dd99b8b39461479717c161">  523</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_RX_FULL_EN                    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga5330175c9422d96ecc63de45b977aefe">  524</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_RX_FULL_EN                    (MXC_V_SPI_INT_EN_RX_FULL_EN &lt;&lt; MXC_F_SPI_INT_EN_RX_FULL_POS) </span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga1f103fda5900bc808169612befece718">  526</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_SSA_POS                       4 </span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga0fdafb8cc6209c67f781938205199ee1">  527</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_SSA                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_SSA_POS)) </span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gac137bf8ef1e04b1c78776430cbaf4efd">  528</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_SSA_DIS                       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga78604822e5cf7718be1b3d07a91223dc">  529</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_SSA_DIS                       (MXC_V_SPI_INT_EN_SSA_DIS &lt;&lt; MXC_F_SPI_INT_EN_SSA_POS) </span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga212d6fce10d92ce072545f21f03f2bc2">  530</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_SSA_EN                        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gaf3a74b1435a716d8fe24c246a051568d">  531</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_SSA_EN                        (MXC_V_SPI_INT_EN_SSA_EN &lt;&lt; MXC_F_SPI_INT_EN_SSA_POS) </span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga7cc59a2e882217ee72f6103430a11a82">  533</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_SSD_POS                       5 </span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gae4f2800c8936de7512e0a283a9854088">  534</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_SSD                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_SSD_POS)) </span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gad646628edcbced7588731225c2aa502b">  535</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_SSD_DIS                       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gaa5fc165de501fd4bae7e29854940e2f0">  536</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_SSD_DIS                       (MXC_V_SPI_INT_EN_SSD_DIS &lt;&lt; MXC_F_SPI_INT_EN_SSD_POS) </span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gabe1a01f4859e4e312270621cd8103ce6">  537</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_SSD_EN                        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga47cd2f15fa0f7576d5b012335693e978">  538</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_SSD_EN                        (MXC_V_SPI_INT_EN_SSD_EN &lt;&lt; MXC_F_SPI_INT_EN_SSD_POS) </span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga19e49e2932960597104553610380d164">  540</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_FAULT_POS                     8 </span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gaba4058880723ae87a2f15c06672c9713">  541</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_FAULT                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_FAULT_POS)) </span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga573ad319ffc6726d7f8d617c9af4f381">  542</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_FAULT_DIS                     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gad9748b28243822861a38d0ea10aedabd">  543</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_FAULT_DIS                     (MXC_V_SPI_INT_EN_FAULT_DIS &lt;&lt; MXC_F_SPI_INT_EN_FAULT_POS) </span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga495305d754a97b1719698e57f24da0ce">  544</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_FAULT_EN                      ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga0ad7107ac3507dc343b6c9551f3fec51">  545</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_FAULT_EN                      (MXC_V_SPI_INT_EN_FAULT_EN &lt;&lt; MXC_F_SPI_INT_EN_FAULT_POS) </span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga293f46e9431a11c499f7587e0969065d">  547</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_ABORT_POS                     9 </span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga18f262c3f79799ad1c5f90666512cf43">  548</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_ABORT                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_ABORT_POS)) </span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga2362ff0251c5bac822b5fe73f829247d">  549</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_ABORT_DIS                     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga68840e8ecce93aa40d8192a9d03ee785">  550</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_ABORT_DIS                     (MXC_V_SPI_INT_EN_ABORT_DIS &lt;&lt; MXC_F_SPI_INT_EN_ABORT_POS) </span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gacf39050c0b5c6766b036410941cbec69">  551</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_ABORT_EN                      ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga3cbe44f35475de1d108189f78b54b1e4">  552</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_ABORT_EN                      (MXC_V_SPI_INT_EN_ABORT_EN &lt;&lt; MXC_F_SPI_INT_EN_ABORT_POS) </span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gae855f8d76a65014281031fe15d27d63d">  554</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_M_DONE_POS                    11 </span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gac2120c65ff2de362911e86d1389c00b7">  555</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_M_DONE                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_M_DONE_POS)) </span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gab0d262b3057e3e33bdc05eba28ffdecf">  556</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_M_DONE_DIS                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga6cf6f4cb4cbdf8920e63f6f2f324a264">  557</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_M_DONE_DIS                    (MXC_V_SPI_INT_EN_M_DONE_DIS &lt;&lt; MXC_F_SPI_INT_EN_M_DONE_POS) </span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga0ec4e6b73fc816c8b65cea1645047a1d">  558</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_M_DONE_EN                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga82c83a584c8daa39c853189d89d9cdde">  559</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_M_DONE_EN                     (MXC_V_SPI_INT_EN_M_DONE_EN &lt;&lt; MXC_F_SPI_INT_EN_M_DONE_POS) </span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gaba16069f66e55643a185949cb3b8d275">  561</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_TX_OVR_POS                    12 </span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gace91b0bcbbbe19d8e4881b98f7e34c00">  562</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_TX_OVR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_TX_OVR_POS)) </span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gaa47a1ce4f4305969d40fc82827cba81b">  563</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_TX_OVR_DIS                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga0515bee568290e1d254b9116095b955d">  564</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_TX_OVR_DIS                    (MXC_V_SPI_INT_EN_TX_OVR_DIS &lt;&lt; MXC_F_SPI_INT_EN_TX_OVR_POS) </span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gaa501f95c674df2aa64ce8ce836697873">  565</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_TX_OVR_EN                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gadc21e7518e12c163f5567bcedf9a5987">  566</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_TX_OVR_EN                     (MXC_V_SPI_INT_EN_TX_OVR_EN &lt;&lt; MXC_F_SPI_INT_EN_TX_OVR_POS) </span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga37053957509891dbd71378decdc7e94e">  568</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_TX_UND_POS                    13 </span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gaa16a1515fd17ee6ebeefe99da9be5398">  569</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_TX_UND                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_TX_UND_POS)) </span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga24aabc4d7351216681696dc7927e5fc1">  570</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_TX_UND_DIS                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga3f76c5c6ad7f0e56bc85cda0695eed01">  571</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_TX_UND_DIS                    (MXC_V_SPI_INT_EN_TX_UND_DIS &lt;&lt; MXC_F_SPI_INT_EN_TX_UND_POS) </span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga82da0d2eecb66eabf922c14877d636ed">  572</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_TX_UND_EN                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga1591b9651a55af13051e1dd333bd0101">  573</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_TX_UND_EN                     (MXC_V_SPI_INT_EN_TX_UND_EN &lt;&lt; MXC_F_SPI_INT_EN_TX_UND_POS) </span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga12842cfd541b3cf32bb758ee7feb0c35">  575</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_RX_OVR_POS                    14 </span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga34faba45560a1276cede6d25dfb46e01">  576</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_RX_OVR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_RX_OVR_POS)) </span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga8fcadec2c78e1c14fca6d5484aa396fd">  577</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_RX_OVR_DIS                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga80533e52530656d88bbd0c949ebe410b">  578</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_RX_OVR_DIS                    (MXC_V_SPI_INT_EN_RX_OVR_DIS &lt;&lt; MXC_F_SPI_INT_EN_RX_OVR_POS) </span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gaff5883fb6fbb2d6cb64d38fcbacd79cf">  579</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_RX_OVR_EN                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gaea524055fc30f2dec98034bd894802c0">  580</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_RX_OVR_EN                     (MXC_V_SPI_INT_EN_RX_OVR_EN &lt;&lt; MXC_F_SPI_INT_EN_RX_OVR_POS) </span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga70a9360eb332f7252c92f86aa77d8b78">  582</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_RX_UND_POS                    15 </span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gade6a0273bcd6ad9a4e9857fcac44aa62">  583</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_RX_UND                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_RX_UND_POS)) </span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga1ea7f1b7e85b8733885d32df0d502680">  584</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_RX_UND_DIS                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga510e1289aa004da5218c9902386d7d20">  585</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_RX_UND_DIS                    (MXC_V_SPI_INT_EN_RX_UND_DIS &lt;&lt; MXC_F_SPI_INT_EN_RX_UND_POS) </span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gab60a4bfbcced09e9dc691c4a74ff2fe1">  586</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_INT_EN_RX_UND_EN                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga0a366b15ae25514af423f24b918d6d6f">  587</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_INT_EN_RX_UND_EN                     (MXC_V_SPI_INT_EN_RX_UND_EN &lt;&lt; MXC_F_SPI_INT_EN_RX_UND_POS) </span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#ga70469b4caebb8c862afc9178fcd4748f">  597</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_FL_TX_LEVEL_POS                 0 </span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#ga4d9cebd7efa143a722083e294e13afb0">  598</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_FL_TX_LEVEL                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_WAKE_FL_TX_LEVEL_POS)) </span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#gaf6ac32e2f29585cdcbf67b483f57c0ca">  599</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_WAKE_FL_TX_LEVEL_CLEAR               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#ga2a62e61be8eedafecc3fcd47455bb9a3">  600</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_WAKE_FL_TX_LEVEL_CLEAR               (MXC_V_SPI_WAKE_FL_TX_LEVEL_CLEAR &lt;&lt; MXC_F_SPI_WAKE_FL_TX_LEVEL_POS) </span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#ga2ee3e3c8f69b2d6d2f5761690ea58499">  602</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_FL_TX_EMPTY_POS                 1 </span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#ga9609d51f6bd95407d1c6805131347940">  603</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_FL_TX_EMPTY                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_WAKE_FL_TX_EMPTY_POS)) </span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#ga8873f40baf4a7e7403aea7d6fdfe1316">  604</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_WAKE_FL_TX_EMPTY_CLEAR               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#ga658b2bb769e34f503dac2e7c84cf0b4e">  605</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_WAKE_FL_TX_EMPTY_CLEAR               (MXC_V_SPI_WAKE_FL_TX_EMPTY_CLEAR &lt;&lt; MXC_F_SPI_WAKE_FL_TX_EMPTY_POS) </span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#gaf9e25c0c992dc221b1016b5c499087eb">  607</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_FL_RX_LEVEL_POS                 2 </span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#gafc02cac7e7fbaf741394bc3993677a1d">  608</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_FL_RX_LEVEL                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_WAKE_FL_RX_LEVEL_POS)) </span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#gadb2fd5175c3bd98b04323e681d992c83">  609</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_WAKE_FL_RX_LEVEL_CLEAR               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#ga8e067354e78651413c725972c5b8afb1">  610</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_WAKE_FL_RX_LEVEL_CLEAR               (MXC_V_SPI_WAKE_FL_RX_LEVEL_CLEAR &lt;&lt; MXC_F_SPI_WAKE_FL_RX_LEVEL_POS) </span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#ga0808f568d0647b9d5e8a80f35ad89e8e">  612</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_FL_RX_FULL_POS                  3 </span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#ga54a1949b3398c504807b6b87b79ad731">  613</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_FL_RX_FULL                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_WAKE_FL_RX_FULL_POS)) </span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#gad122a393ae2754b21db437415998dcea">  614</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_WAKE_FL_RX_FULL_CLEAR                ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#ga11c048111b4a2de9ba497d2d3ce259b3">  615</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_WAKE_FL_RX_FULL_CLEAR                (MXC_V_SPI_WAKE_FL_RX_FULL_CLEAR &lt;&lt; MXC_F_SPI_WAKE_FL_RX_FULL_POS) </span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga5a6cd446bb26c13926943cfdb4e09671">  625</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_EN_TX_LEVEL_POS                 0 </span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga3747460b5ac7c07cdcb037d5442f81b3">  626</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_EN_TX_LEVEL                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_WAKE_EN_TX_LEVEL_POS)) </span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga74e9e1edd8b21bca6db2ca211c909621">  627</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_WAKE_EN_TX_LEVEL_DIS                 ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#gaa4832654b8c97a81ec9f89a84b63f586">  628</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_WAKE_EN_TX_LEVEL_DIS                 (MXC_V_SPI_WAKE_EN_TX_LEVEL_DIS &lt;&lt; MXC_F_SPI_WAKE_EN_TX_LEVEL_POS) </span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#gac3633836056588331ac07e901a125819">  629</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_WAKE_EN_TX_LEVEL_EN                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#gab8e5e9e3cda346e09b60b9ca3abf9e8a">  630</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_WAKE_EN_TX_LEVEL_EN                  (MXC_V_SPI_WAKE_EN_TX_LEVEL_EN &lt;&lt; MXC_F_SPI_WAKE_EN_TX_LEVEL_POS) </span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga7b78fdee0a91533f8af75af888cf8d73">  632</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_EN_TX_EMPTY_POS                 1 </span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga6b3c50508a84a9d8a63bd81ddd0fb9d1">  633</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_EN_TX_EMPTY                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_WAKE_EN_TX_EMPTY_POS)) </span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#gadcc949755d8ba0ff5b98630a7192bb7d">  634</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_WAKE_EN_TX_EMPTY_DIS                 ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga4074f555c753c7346ce45279ad5f9387">  635</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_WAKE_EN_TX_EMPTY_DIS                 (MXC_V_SPI_WAKE_EN_TX_EMPTY_DIS &lt;&lt; MXC_F_SPI_WAKE_EN_TX_EMPTY_POS) </span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga8dc29203d8cf4358abafa4ca84600dba">  636</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_WAKE_EN_TX_EMPTY_EN                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga9f070228479b4444800b1ef14e374f49">  637</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_WAKE_EN_TX_EMPTY_EN                  (MXC_V_SPI_WAKE_EN_TX_EMPTY_EN &lt;&lt; MXC_F_SPI_WAKE_EN_TX_EMPTY_POS) </span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#gaa6bc90379487b592b08a67d6c99bff1a">  639</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_EN_RX_LEVEL_POS                 2 </span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga9cf60755a0d00297d9366ee81dc9fdf5">  640</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_EN_RX_LEVEL                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_WAKE_EN_RX_LEVEL_POS)) </span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga231e0ccd7128273dc12045bd2e3d9255">  641</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_WAKE_EN_RX_LEVEL_DIS                 ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga5b464c86aa2708bfb6ee5b8b3a73aef3">  642</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_WAKE_EN_RX_LEVEL_DIS                 (MXC_V_SPI_WAKE_EN_RX_LEVEL_DIS &lt;&lt; MXC_F_SPI_WAKE_EN_RX_LEVEL_POS) </span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#gab1e29a2e1b8319babcb2631d4616bf3f">  643</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_WAKE_EN_RX_LEVEL_EN                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#gab2ef593152a278db96f12a9657029649">  644</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_WAKE_EN_RX_LEVEL_EN                  (MXC_V_SPI_WAKE_EN_RX_LEVEL_EN &lt;&lt; MXC_F_SPI_WAKE_EN_RX_LEVEL_POS) </span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga8c722282952836c5acfa196a2da27073">  646</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_EN_RX_FULL_POS                  3 </span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga0fad27be23dc0f324d5b560b0d7bbcf0">  647</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_EN_RX_FULL                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_WAKE_EN_RX_FULL_POS)) </span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#gac2df8bf14062159c176e6288fe0f5ea8">  648</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_WAKE_EN_RX_FULL_DIS                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga2c3ab4cd44f7124489e4d0c91d1dfa92">  649</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_WAKE_EN_RX_FULL_DIS                  (MXC_V_SPI_WAKE_EN_RX_FULL_DIS &lt;&lt; MXC_F_SPI_WAKE_EN_RX_FULL_POS) </span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga214e82e1f3bd7dab1b98d37e5168db5d">  650</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_WAKE_EN_RX_FULL_EN                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga0d72fd99aa2cb4b9217559732549cf20">  651</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_WAKE_EN_RX_FULL_EN                   (MXC_V_SPI_WAKE_EN_RX_FULL_EN &lt;&lt; MXC_F_SPI_WAKE_EN_RX_FULL_POS) </span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t.html#gaaeab1eab3c309f7662452a57db4f19eb">  661</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_STAT_BUSY_POS                        0 </span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t.html#ga3db3abbf9ff337378e5efa30301efb3e">  662</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_STAT_BUSY                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_STAT_BUSY_POS)) </span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t.html#ga7b52176c1a6dd07ffde4cac9a462b188">  663</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_STAT_BUSY_NOTACTIVE                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t.html#gab1246223ea191d535c7f344d8b0a5999">  664</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_STAT_BUSY_NOTACTIVE                  (MXC_V_SPI_STAT_BUSY_NOTACTIVE &lt;&lt; MXC_F_SPI_STAT_BUSY_POS) </span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t.html#ga2ccdf0b242e822cfba1d064d564a72da">  665</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_STAT_BUSY_ACTIVE                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t.html#gaf160d1f5b11315dbe138df2e1821562c">  666</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_STAT_BUSY_ACTIVE                     (MXC_V_SPI_STAT_BUSY_ACTIVE &lt;&lt; MXC_F_SPI_STAT_BUSY_POS) </span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;}</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#endif // LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32650_INCLUDE_SPI_REGS_H_</span></div><div class="ttc" id="group__spi__registers_html_a165ffa7e0db53fbc622c375b63a436d7"><div class="ttname"><a href="group__spi__registers.html#a165ffa7e0db53fbc622c375b63a436d7">mxc_spi_regs_t::stat</a></div><div class="ttdeci">__I uint32_t stat</div><div class="ttdef"><b>Definition:</b> spi_regs.h:93</div></div>
<div class="ttc" id="group__spi__registers_html_a3e6d001d1e0e8d1e47c89262c1acc0f2"><div class="ttname"><a href="group__spi__registers.html#a3e6d001d1e0e8d1e47c89262c1acc0f2">mxc_spi_regs_t::int_en</a></div><div class="ttdeci">__IO uint32_t int_en</div><div class="ttdef"><b>Definition:</b> spi_regs.h:90</div></div>
<div class="ttc" id="group__spi__registers_html_structmxc__spi__regs__t"><div class="ttname"><a href="group__spi__registers.html#structmxc__spi__regs__t">mxc_spi_regs_t</a></div><div class="ttdef"><b>Definition:</b> spi_regs.h:76</div></div>
<div class="ttc" id="group__spi__registers_html_ae27e4f404d38ab2c3785c0ae3c30578a"><div class="ttname"><a href="group__spi__registers.html#ae27e4f404d38ab2c3785c0ae3c30578a">mxc_spi_regs_t::clk_cfg</a></div><div class="ttdeci">__IO uint32_t clk_cfg</div><div class="ttdef"><b>Definition:</b> spi_regs.h:86</div></div>
<div class="ttc" id="group__spi__registers_html_a86e747d72e3f115caa508519dc0a79ea"><div class="ttname"><a href="group__spi__registers.html#a86e747d72e3f115caa508519dc0a79ea">mxc_spi_regs_t::ss_time</a></div><div class="ttdeci">__IO uint32_t ss_time</div><div class="ttdef"><b>Definition:</b> spi_regs.h:85</div></div>
<div class="ttc" id="group__spi__registers_html_a082142366c4b8762be50630a277cafd1"><div class="ttname"><a href="group__spi__registers.html#a082142366c4b8762be50630a277cafd1">mxc_spi_regs_t::int_fl</a></div><div class="ttdeci">__IO uint32_t int_fl</div><div class="ttdef"><b>Definition:</b> spi_regs.h:89</div></div>
<div class="ttc" id="group__spi__registers_html_aab1cd293f21e42b2e6b96937ad70f02a"><div class="ttname"><a href="group__spi__registers.html#aab1cd293f21e42b2e6b96937ad70f02a">mxc_spi_regs_t::dma</a></div><div class="ttdeci">__IO uint32_t dma</div><div class="ttdef"><b>Definition:</b> spi_regs.h:88</div></div>
<div class="ttc" id="group__spi__registers_html_a34ffaa2a4eeed4455af3a5e90085b623"><div class="ttname"><a href="group__spi__registers.html#a34ffaa2a4eeed4455af3a5e90085b623">mxc_spi_regs_t::fifo32</a></div><div class="ttdeci">__IO uint32_t fifo32</div><div class="ttdef"><b>Definition:</b> spi_regs.h:78</div></div>
<div class="ttc" id="group__spi__registers_html_af8524d8c395fc8a6799a944d793f6245"><div class="ttname"><a href="group__spi__registers.html#af8524d8c395fc8a6799a944d793f6245">mxc_spi_regs_t::ctrl2</a></div><div class="ttdeci">__IO uint32_t ctrl2</div><div class="ttdef"><b>Definition:</b> spi_regs.h:84</div></div>
<div class="ttc" id="group__spi__registers_html_a01beaa79871f6d4fa5ac69f6e29ab45d"><div class="ttname"><a href="group__spi__registers.html#a01beaa79871f6d4fa5ac69f6e29ab45d">mxc_spi_regs_t::ctrl0</a></div><div class="ttdeci">__IO uint32_t ctrl0</div><div class="ttdef"><b>Definition:</b> spi_regs.h:82</div></div>
<div class="ttc" id="group__spi__registers_html_a39d55c109f2708c78b74ca86d9666cfe"><div class="ttname"><a href="group__spi__registers.html#a39d55c109f2708c78b74ca86d9666cfe">mxc_spi_regs_t::wake_fl</a></div><div class="ttdeci">__IO uint32_t wake_fl</div><div class="ttdef"><b>Definition:</b> spi_regs.h:91</div></div>
<div class="ttc" id="group__spi__registers_html_affedcd0310ea8b53fcecb4538a47b550"><div class="ttname"><a href="group__spi__registers.html#affedcd0310ea8b53fcecb4538a47b550">mxc_spi_regs_t::wake_en</a></div><div class="ttdeci">__IO uint32_t wake_en</div><div class="ttdef"><b>Definition:</b> spi_regs.h:92</div></div>
<div class="ttc" id="group__spi__registers_html_adef50da3520f7ff420a0ef7fdaa17256"><div class="ttname"><a href="group__spi__registers.html#adef50da3520f7ff420a0ef7fdaa17256">mxc_spi_regs_t::ctrl1</a></div><div class="ttdeci">__IO uint32_t ctrl1</div><div class="ttdef"><b>Definition:</b> spi_regs.h:83</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_74a1ad929b9bc221910eda5e657bf53e.html">Device</a></li><li class="navelem"><a class="el" href="dir_2735d35371771e96c24dd0c1d026f345.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_e2bdd9dc7b9a352f3f4a533908e5e3e0.html">MAX32650</a></li><li class="navelem"><a class="el" href="dir_e851be3a3e5719b09cf5e3a2932ccf9c.html">Include</a></li><li class="navelem"><a class="el" href="spi__regs_8h.html">spi_regs.h</a></li>
    <li class="footer">Generated on Wed Oct 16 2024 14:46:54 for MAX32650 Peripheral Driver API by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
