#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d19506da90 .scope module, "phaseFreqDet" "phaseFreqDet" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ref_clk";
    .port_info 1 /INPUT 1 "vco_clk";
    .port_info 2 /INPUT 1 "high1";
    .port_info 3 /INPUT 1 "high2";
    .port_info 4 /OUTPUT 1 "out_p";
    .port_info 5 /OUTPUT 1 "out_n";
v000001d194fd4000_0 .net "and_out", 0 0, L_000001d194f86960;  1 drivers
o000001d194f89108 .functor BUFZ 1, C4<z>; HiZ drive
v000001d194fd3d80_0 .net "high1", 0 0, o000001d194f89108;  0 drivers
o000001d194f89258 .functor BUFZ 1, C4<z>; HiZ drive
v000001d194fd4500_0 .net "high2", 0 0, o000001d194f89258;  0 drivers
RS_000001d194f88fe8 .resolv tri, v000001d194f52ff0_0, v000001d194f84df0_0;
v000001d194fd4780_0 .net8 "out_n", 0 0, RS_000001d194f88fe8;  2 drivers
RS_000001d194f88fb8 .resolv tri, v000001d194f53090_0, v000001d194f84e90_0;
v000001d194fd3880_0 .net8 "out_p", 0 0, RS_000001d194f88fb8;  2 drivers
o000001d194f890d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d194fd4320_0 .net "ref_clk", 0 0, o000001d194f890d8;  0 drivers
o000001d194f89228 .functor BUFZ 1, C4<z>; HiZ drive
v000001d194fd3ce0_0 .net "vco_clk", 0 0, o000001d194f89228;  0 drivers
S_000001d19506dc20 .scope module, "and1" "andGate" 2 19, 3 1 0, S_000001d19506da90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001d194f86960 .functor AND 1, RS_000001d194f88fb8, RS_000001d194f88fe8, C4<1>, C4<1>;
v000001d194f88c40_0 .net8 "a", 0 0, RS_000001d194f88fb8;  alias, 2 drivers
v000001d19506ddb0_0 .net8 "b", 0 0, RS_000001d194f88fe8;  alias, 2 drivers
v000001d19506de50_0 .net "out", 0 0, L_000001d194f86960;  alias, 1 drivers
S_000001d194f52d20 .scope module, "dffwr1" "dFlipFlopWR" 2 17, 4 1 0, S_000001d19506da90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "not_out";
v000001d194f52eb0_0 .net "clk", 0 0, o000001d194f890d8;  alias, 0 drivers
v000001d194f52f50_0 .net "in", 0 0, o000001d194f89108;  alias, 0 drivers
v000001d194f52ff0_0 .var "not_out", 0 0;
v000001d194f53090_0 .var "out", 0 0;
v000001d194f84a80_0 .net "rst", 0 0, L_000001d194f86960;  alias, 1 drivers
E_000001d195069d30 .event posedge, v000001d19506de50_0, v000001d194f52eb0_0;
S_000001d194f84b20 .scope module, "dffwr2" "dFlipFlopWR" 2 18, 4 1 0, S_000001d19506da90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /OUTPUT 1 "not_out";
v000001d194f84cb0_0 .net "clk", 0 0, o000001d194f89228;  alias, 0 drivers
v000001d194f84d50_0 .net "in", 0 0, o000001d194f89258;  alias, 0 drivers
v000001d194f84df0_0 .var "not_out", 0 0;
v000001d194f84e90_0 .var "out", 0 0;
v000001d194fd4280_0 .net "rst", 0 0, L_000001d194f86960;  alias, 1 drivers
E_000001d195069f30 .event posedge, v000001d19506de50_0, v000001d194f84cb0_0;
    .scope S_000001d194f52d20;
T_0 ;
    %wait E_000001d195069d30;
    %load/vec4 v000001d194f84a80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d194f53090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d194f52ff0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d194f52f50_0;
    %assign/vec4 v000001d194f53090_0, 0;
    %load/vec4 v000001d194f52f50_0;
    %inv;
    %assign/vec4 v000001d194f52ff0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d194f84b20;
T_1 ;
    %wait E_000001d195069f30;
    %load/vec4 v000001d194fd4280_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d194f84e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d194f84df0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d194f84d50_0;
    %assign/vec4 v000001d194f84e90_0, 0;
    %load/vec4 v000001d194f84d50_0;
    %inv;
    %assign/vec4 v000001d194f84df0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "phaseFrequencyDetector";
    "./../buildingBlocks/and_gate.v";
    "./../buildingBlocks/d_flipflopwr.v";
