#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5c43bf01c7b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5c43bf01c940 .scope module, "tb" "tb" 3 46;
 .timescale -12 -12;
L_0x5c43bf032b90 .functor NOT 1, L_0x5c43bf0537e0, C4<0>, C4<0>, C4<0>;
L_0x5c43beffc340 .functor XOR 32, L_0x5c43bf0533b0, L_0x5c43bf053470, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c43beffc680 .functor XOR 32, L_0x5c43beffc340, L_0x5c43bf053630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5c43bf052790_0 .net *"_ivl_10", 31 0, L_0x5c43bf053630;  1 drivers
v0x5c43bf052890_0 .net *"_ivl_12", 31 0, L_0x5c43beffc680;  1 drivers
v0x5c43bf052970_0 .net *"_ivl_2", 31 0, L_0x5c43bf0532e0;  1 drivers
v0x5c43bf052a30_0 .net *"_ivl_4", 31 0, L_0x5c43bf0533b0;  1 drivers
v0x5c43bf052b10_0 .net *"_ivl_6", 31 0, L_0x5c43bf053470;  1 drivers
v0x5c43bf052c40_0 .net *"_ivl_8", 31 0, L_0x5c43beffc340;  1 drivers
v0x5c43bf052d20_0 .var "clk", 0 0;
v0x5c43bf052dc0_0 .net "q_dut", 31 0, v0x5c43bf052240_0;  1 drivers
v0x5c43bf052e80_0 .net "q_ref", 31 0, v0x5c43bf032dd0_0;  1 drivers
v0x5c43bf052f20_0 .net "reset", 0 0, v0x5c43bf051e00_0;  1 drivers
v0x5c43bf052fc0_0 .var/2u "stats1", 159 0;
v0x5c43bf053080_0 .var/2u "strobe", 0 0;
v0x5c43bf053140_0 .net "tb_match", 0 0, L_0x5c43bf0537e0;  1 drivers
v0x5c43bf053200_0 .net "tb_mismatch", 0 0, L_0x5c43bf032b90;  1 drivers
L_0x5c43bf0532e0 .concat [ 32 0 0 0], v0x5c43bf032dd0_0;
L_0x5c43bf0533b0 .concat [ 32 0 0 0], v0x5c43bf032dd0_0;
L_0x5c43bf053470 .concat [ 32 0 0 0], v0x5c43bf052240_0;
L_0x5c43bf053630 .concat [ 32 0 0 0], v0x5c43bf032dd0_0;
L_0x5c43bf0537e0 .cmp/eeq 32, L_0x5c43bf0532e0, L_0x5c43beffc680;
S_0x5c43bf01ea40 .scope module, "good1" "reference_module" 3 85, 3 4 0, S_0x5c43bf01c940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "q";
v0x5c43bf032d30_0 .net "clk", 0 0, v0x5c43bf052d20_0;  1 drivers
v0x5c43bf032dd0_0 .var "q", 31 0;
v0x5c43beffc4a0_0 .var "q_next", 31 0;
v0x5c43beffc780_0 .net "reset", 0 0, v0x5c43bf051e00_0;  alias, 1 drivers
E_0x5c43bf01a410 .event posedge, v0x5c43bf032d30_0;
E_0x5c43bf01a7e0 .event anyedge, v0x5c43bf032dd0_0;
S_0x5c43bf051bc0 .scope module, "stim1" "stimulus_gen" 3 81, 3 27 0, S_0x5c43bf01c940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x5c43beffcbf0_0 .net "clk", 0 0, v0x5c43bf052d20_0;  alias, 1 drivers
v0x5c43bf051e00_0 .var "reset", 0 0;
E_0x5c43beff6820/0 .event negedge, v0x5c43bf032d30_0;
E_0x5c43beff6820/1 .event posedge, v0x5c43bf032d30_0;
E_0x5c43beff6820 .event/or E_0x5c43beff6820/0, E_0x5c43beff6820/1;
S_0x5c43bf051ec0 .scope module, "top_module1" "top_module" 3 90, 4 1 0, S_0x5c43bf01c940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "q";
v0x5c43bf052130_0 .net "clk", 0 0, v0x5c43bf052d20_0;  alias, 1 drivers
v0x5c43bf052240_0 .var "q", 31 0;
v0x5c43bf052320_0 .var "q_next", 31 0;
v0x5c43bf0523e0_0 .net "reset", 0 0, v0x5c43bf051e00_0;  alias, 1 drivers
E_0x5c43bf032c60 .event anyedge, v0x5c43bf052240_0;
E_0x5c43bf032ca0 .event posedge, v0x5c43beffc780_0, v0x5c43bf032d30_0;
S_0x5c43bf052550 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x5c43bf01c940;
 .timescale -12 -12;
E_0x5c43bf052730 .event anyedge, v0x5c43bf053080_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5c43bf053080_0;
    %nor/r;
    %assign/vec4 v0x5c43bf053080_0, 0;
    %wait E_0x5c43bf052730;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5c43bf051bc0;
T_1 ;
    %pushi/vec4 400, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5c43beff6820;
    %vpi_func 3 35 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x5c43bf051e00_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %wait E_0x5c43bf01a410;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c43bf051e00_0, 0;
    %pushi/vec4 200000, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5c43bf01a410;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c43bf051e00_0, 0;
    %pushi/vec4 5, 0, 32;
T_1.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.5, 5;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5c43bf01a410;
    %jmp T_1.4;
T_1.5 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 41 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5c43bf01ea40;
T_2 ;
    %wait E_0x5c43bf01a7e0;
    %load/vec4 v0x5c43bf032dd0_0;
    %parti/s 31, 1, 2;
    %pad/u 32;
    %store/vec4 v0x5c43beffc4a0_0, 0, 32;
    %load/vec4 v0x5c43bf032dd0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43beffc4a0_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed ^= operand
    %load/vec4 v0x5c43beffc4a0_0;
    %pushi/vec4 21, 0, 32;
    %part/u 1;
    %load/vec4 v0x5c43bf032dd0_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43beffc4a0_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed ^= operand
    %load/vec4 v0x5c43beffc4a0_0;
    %pushi/vec4 1, 0, 32;
    %part/u 1;
    %load/vec4 v0x5c43bf032dd0_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43beffc4a0_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed ^= operand
    %load/vec4 v0x5c43beffc4a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 1;
    %load/vec4 v0x5c43bf032dd0_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43beffc4a0_0, 4, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5c43bf01ea40;
T_3 ;
    %wait E_0x5c43bf01a410;
    %load/vec4 v0x5c43beffc780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5c43bf032dd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5c43beffc4a0_0;
    %assign/vec4 v0x5c43bf032dd0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5c43bf051ec0;
T_4 ;
    %wait E_0x5c43bf032ca0;
    %load/vec4 v0x5c43bf0523e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5c43bf052240_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5c43bf052320_0;
    %assign/vec4 v0x5c43bf052240_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5c43bf051ec0;
T_5 ;
    %wait E_0x5c43bf032c60;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 21, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 22, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 23, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 24, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 25, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 26, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 27, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 28, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 29, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 30, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 16, 6;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 17, 6;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 18, 6;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 19, 6;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 21, 6;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 22, 6;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 23, 6;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 24, 6;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 25, 6;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 26, 6;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 27, 6;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 28, 6;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 29, 6;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0x5c43bf052240_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052320_0, 4, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5c43bf01c940;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c43bf052d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c43bf053080_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x5c43bf01c940;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x5c43bf052d20_0;
    %inv;
    %store/vec4 v0x5c43bf052d20_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0x5c43bf01c940;
T_8 ;
    %vpi_call/w 3 73 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 74 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5c43beffcbf0_0, v0x5c43bf053200_0, v0x5c43bf052d20_0, v0x5c43bf052f20_0, v0x5c43bf052e80_0, v0x5c43bf052dc0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5c43bf01c940;
T_9 ;
    %load/vec4 v0x5c43bf052fc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x5c43bf052fc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5c43bf052fc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_9.1 ;
    %load/vec4 v0x5c43bf052fc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5c43bf052fc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5c43bf052fc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5c43bf052fc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x5c43bf01c940;
T_10 ;
    %wait E_0x5c43beff6820;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c43bf052fc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052fc0_0, 4, 32;
    %load/vec4 v0x5c43bf053140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5c43bf052fc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052fc0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c43bf052fc0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052fc0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x5c43bf052e80_0;
    %load/vec4 v0x5c43bf052e80_0;
    %load/vec4 v0x5c43bf052dc0_0;
    %xor;
    %load/vec4 v0x5c43bf052e80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x5c43bf052fc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052fc0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x5c43bf052fc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c43bf052fc0_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/lfsr32/lfsr32_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates1_depth3/lfsr32/iter2/response0/top_module.sv";
