INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/yc3146/cs391r1-lab2/lab2.srcs/sources_1/new/light_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/yc3146/cs391r1-lab2/lab2.srcs/sim_1/new/light_controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_light_controller
