<module name="SYSC" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="SYSC_REVISION" acronym="SYSC_REVISION" offset="0x0" width="32" description="This register contains the IP revision code">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x-TI internal data" description="IP Revision" range="" rwaccess="R"/>
  </register>
  <register id="SYSC_SYSCONFIG" acronym="SYSC_SYSCONFIG" offset="0x8" width="32" description="This register allows controlling various parameters of the SYSC module">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved. write 0's for future compatibility reads return 0's" range="" rwaccess="RW"/>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="1" description="Internal auto-clock gating strategy0: Clock is free running1: Automatic clock gating strategy is applied" range="" rwaccess="RW"/>
  </register>
  <register id="SYSC_BUSERR" acronym="SYSC_BUSERR" offset="0x10" width="32" description="store bus error information">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="DISCERRL3" width="1" begin="3" end="3" resetval="0" description="OCP Disconnect Bus Error status of L3" range="" rwaccess="RW W1toClr"/>
    <bitfield id="DISCERRABE" width="1" begin="2" end="2" resetval="0" description="OCP Disconnect Bus Error status of ABE" range="" rwaccess="RW W1toClr"/>
    <bitfield id="DISCERRSL2" width="1" begin="1" end="1" resetval="0" description="OCP Disconnect Bus Error status of SL2" range="" rwaccess="RW W1toClr"/>
    <bitfield id="DISCERRCFG" width="1" begin="0" end="0" resetval="0" description="OCP Disconnect Bus Error status of CFG" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="SYSC_VBUSM2OCP" acronym="SYSC_VBUSM2OCP" offset="0x40" width="32" description="This register controls the VBUSM2OCP bridge.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAXBURSTSIZE" width="1" begin="24" end="24" resetval="0" description="V2O burst maximum size1: Burst maximum size is unknown.0: Burst maximum size is 8." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="14" end="10" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DMA_WNPEN" width="1" begin="8" end="8" resetval="0" description="DMA write nonposted enable0: DMA write access is write posted only.1: Enable convert write access to write nonposted." range="" rwaccess="RW"/>
    <bitfield id="WFCTIMEOUT" width="4" begin="7" end="4" resetval="0xF" description="VBUSM2OCP burst closing timeout:The value drives the number of cycles the bridge waits without any new requests coming in before it automatically closes a burst." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PAGEXINGEN" width="1" begin="1" end="1" resetval="0" description="MMU page crossing enable:0: Bursts are not allowed to cross 4kB page boundaries1: Bursts are allowed to cross 4kB page boundaries" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="SYSC_EDMA" acronym="SYSC_EDMA" offset="0x48" width="32" description="This register allows controlling various parameters of the SCRM and SCRP local interconnects">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="EDMA_CLK_AUTOGATING" width="3" begin="20" end="18" resetval="0x0" description="eDMA clock autogating[18] is for TPCC (no actual clock gating, same as IVA2.2). . 19] is for TPTC0. . [20] is for TPTC1. ." range="" rwaccess="RW">
      <bitenum value="0" token="EDMA_CLK_AUTOGATING_0" description="eDMA root clock is not autogated by hardware."/>
      <bitenum value="1" token="EDMA_CLK_AUTOGATING_1" description="eDMA root clock is autogated by hardware."/>
    </bitfield>
    <bitfield id="EDMA_CLKEN_CTRL" width="1" begin="17" end="17" resetval="0" description="eDMA clock control enable" range="" rwaccess="RW">
      <bitenum value="0" token="EDMA_CLKEN_CTRL_0" description="eDMA clock is controlled by hardware."/>
      <bitenum value="1" token="EDMA_CLKEN_CTRL_1" description="eDMA clock is controlled by [16] EDMA_CLKEN."/>
    </bitfield>
    <bitfield id="EDMA_CLKEN" width="1" begin="16" end="16" resetval="0" description="eDMA clock enableWhen SYSC_EDMA_CTRL[17] EDMA_CLKEN_CTRL = 1, then: . EDMA_CLKEN is for TPCC, TPTC0, and TPTC1. ." range="" rwaccess="RW">
      <bitenum value="0" token="EDMA_CLKEN_0" description="eDMA clock is disabled."/>
      <bitenum value="1" token="EDMA_CLKEN_1" description="eDMA clock is enabled."/>
    </bitfield>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0x000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="APINTERVAL" width="5" begin="4" end="0" resetval="0x00" description="Control of the Aged Priority (priority inversion) for DMA accesses:When set to 0x0, the aged priority is disabled when set to another value. This controls how often the priority is adjusted: every APInterval cycle, the priority of the port is decreased until the associated request is accepted or the priority of the port equals 0. The priority of the port is reinitialized to the transaction priority each time a new VBUS command is generated, that is, the last one has been accepted." range="" rwaccess="RW">
      <bitenum value="0" token="APINTERVAL_0" description="Aged Priority Disabled: There is no aged priority in SCR. DMA transaction keeps the fixed priority defined internally, and has to wait for the bus to be freed by higher priority initiatorsAged Priority Disabled:"/>
    </bitfield>
  </register>
  <register id="SYSC_CORE" acronym="SYSC_CORE" offset="0x4C" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="INT_CLKENCTRL" width="1" begin="3" end="3" resetval="0" description="DSP core local clock-gating control" range="" rwaccess="RW">
      <bitenum value="0" token="INT_CLKENCTRL_0" description="DSP core root clock is controlled by hardware."/>
      <bitenum value="1" token="INT_CLKENCTRL_1" description="DSP core root clock is controlled by[2] INT_CLKEN."/>
    </bitfield>
    <bitfield id="INT_CLKEN" width="1" begin="2" end="2" resetval="0" description="DSP core local clock gate enabledWhen[3] INT_CLKENCTRL = 1, then: ." range="" rwaccess="RW">
      <bitenum value="0" token="INT_CLKEN_0" description="DSP core clock is disabled."/>
      <bitenum value="1" token="INT_CLKEN_1" description="DSP core clock is enabled."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="SYSC_DSP_ICTRL" acronym="SYSC_DSP_ICTRL" offset="0x50" width="32" description="This register allows controlling local to DSP subsystem clock gating">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="DMACGDIS" width="1" begin="5" end="5" resetval="0" description="DMA local clock gating disable bit (only applicable when LOCALCG=1):0: DMA clock can be stopped locally1: DMA clock can not be stopped locally" range="" rwaccess="RW"/>
    <bitfield id="GEMCGDIS" width="1" begin="4" end="4" resetval="0" description="GEM local clock gating disable bit (only applicable when LOCALCG=1):0: GEM clock can be stopped locally1: GEM clock can not be stopped locally" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="LOCALCG" width="1" begin="0" end="0" resetval="0" description="Internal auto-clock gating strategy0: Global DSP power management (DMA and GEM clocks are not stopped independently but very low power state can be reached)1: Local DSP power management (DMA and GEM clocks can be stopped independently but very low power state cannot be reached)" range="" rwaccess="RW"/>
  </register>
  <register id="SYSC_BOOTADDR" acronym="SYSC_BOOTADDR" offset="0x100" width="32" description="This register defines the physical address of the DSP boot loader.This is a copy of the CONTROL_DSP_BOOTADDR when the DSP is released from reset.">
    <bitfield id="BOOTLOADADDR" width="22" begin="31" end="10" resetval="0x20000" description="Physical address of the DSP boot loader:This is the read-only copy of the CONTROL_DSP_BOOTADDR when the DSP is released from reset." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x000" description="Reads return 0s." range="" rwaccess="R"/>
  </register>
  <register id="SYSC_IDLEDLY" acronym="SYSC_IDLEDLY" offset="0xF08" width="32" description="configurable idle delay counter">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="IDLEDELAYCNT" width="6" begin="6" end="1" resetval="0x10" description="Idle Delay Counter" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Reserved." range="" rwaccess="R"/>
  </register>
</module>
