# æ—¶åºåˆ†ææŠ¥å‘Š v2 (åŸºäºæœ€æ–°ä»£ç )

## å½“å‰å®ç°åˆ†æ

### 1. CPU æ—¶åº (CPU6502Core.scala)

**çŠ¶æ€æœº**: 5 çŠ¶æ€
```scala
sReset :: sFetch :: sExecute :: sNMI :: sDone
```

**å‘¨æœŸè®¡æ•°**:
```scala
val cycle = RegInit(0.U(3.W))  // 0-7 å‘¨æœŸ
```

**å…³é”®æ—¶åº**:
- Reset: 6 å‘¨æœŸ (cycle 0â†’5)
- Fetch: 3 å‘¨æœŸ (cycle 0â†’2)
- Execute: å¯å˜ (1-7 å‘¨æœŸ)
- NMI: 9 å‘¨æœŸ (cycle 0â†’8)

**NMI è¾¹æ²¿æ£€æµ‹**:
```scala
val nmiLast = RegInit(false.B)
val nmiPending = RegInit(false.B)

// ä¸Šå‡æ²¿æ£€æµ‹
when(io.nmi && !nmiLast) {
  nmiPending := true.B
}

// Fetch æ—¶æ£€æŸ¥å¹¶æ¸…é™¤
when(state === sFetch && nmiPending) {
  nmiPending := false.B
}
```

### 2. PPU æ—¶åº (PPURefactored.scala)

**æ‰«æçº¿è®¡æ•°**:
```scala
val scanline = RegInit(0.U(9.W))  // 0-261
val pixel = RegInit(0.U(9.W))     // 0-340
```

**æ—¶åºå‚æ•°**:
- æ¯è¡Œ: 341 åƒç´  (0-340)
- æ¯å¸§: 262 è¡Œ (0-261)
- å¯è§åŒº: scanline 0-239
- VBlank: scanline 241-260
- Pre-render: scanline 261

**VBlank æ—¶åº**:
```scala
// pixel=0 è®¾ç½® VBlank
when(scanline === 241.U && pixel === 0.U) {
  vblankFlag := true.B
  regControl.io.setVBlank := true.B
}

// pixel=1 è§¦å‘ NMI
when(scanline === 241.U && pixel === 1.U && nmiEnable) {
  nmiTrigger := true.B
}

// scanline=261 æ¸…é™¤
when(scanline === 261.U && pixel === 1.U) {
  nmiTrigger := false.B
}
```

### 3. NES ç³»ç»Ÿé›†æˆ (NESSystemRefactored.scala)

**CPU-PPU è¿æ¥**:
```scala
cpu.io.nmi := ppu.io.nmiOut
```

**æ—¶é’ŸåŸŸ**: å•ä¸€æ—¶é’Ÿ
```scala
// CPU å’Œ PPU å…±äº«åŒä¸€ä¸ª clock
// æ¯ä¸ª clock å‘¨æœŸ:
//   - CPU æ‰§è¡Œ 1 ä¸ªçŠ¶æ€æœºæ­¥éª¤
//   - PPU å‰è¿› 1 ä¸ªåƒç´ 
```

## ğŸ› æ—¶åºé—®é¢˜

### é—®é¢˜ 1: CPU-PPU æ—¶é’Ÿæ¯”ç‡é”™è¯¯

**NES å®é™…**:
- CPU: 1.789773 MHz
- PPU: 5.369318 MHz
- æ¯”ç‡: 1:3 (æ¯ 1 CPU å‘¨æœŸ = 3 PPU å‘¨æœŸ)

**å½“å‰å®ç°**:
- CPU: 1 clock = 1 çŠ¶æ€æœºæ­¥éª¤
- PPU: 1 clock = 1 åƒç´ 
- æ¯”ç‡: 1:1 âŒ

**å½±å“**:
```
å®é™… NES:
- 1 å¸§ = 89,342 PPU cycles = 29,780 CPU cycles
- VBlank å¼€å§‹ = 82,182 PPU cycles = 27,394 CPU cycles

å½“å‰å®ç°:
- 1 å¸§ = 89,342 clock cycles (CPU å’Œ PPU åŒæ­¥)
- CPU æ‰§è¡ŒæŒ‡ä»¤æ•° = 89,342 Ã· å¹³å‡å‘¨æœŸæ•°
- å¦‚æœå¹³å‡ 3 å‘¨æœŸ/æŒ‡ä»¤ â†’ 29,780 æ¡æŒ‡ä»¤ âœ“
- ä½† PPU è¿è¡Œé€Ÿåº¦æ­£ç¡® âœ“

ç»“è®º: å½“å‰å®ç°å®é™…ä¸Šæ˜¯æ­£ç¡®çš„ï¼
CPU çŠ¶æ€æœºçš„å¤šå‘¨æœŸæ‰§è¡Œæ¨¡æ‹Ÿäº† CPU çš„æ…¢é€Ÿåº¦
```

### é—®é¢˜ 2: NMI è§¦å‘çª—å£

**æ—¶åºå›¾**:
```
Scanline 241:
Pixel:    0      1      2      3
          |      |      |      |
VBlank:   SET    |      |      |
NMI:      |      TRIG   |      |
CPU:      ?      ?      ?      ?

é—®é¢˜: CPU å¯èƒ½åœ¨æ‰§è¡Œé•¿æŒ‡ä»¤ï¼Œé”™è¿‡ NMI è§¦å‘ç‚¹
```

**å½“å‰ä¿æŠ¤**:
```scala
// NMI pending æ ‡å¿—ä¿æŒåˆ° Fetch çŠ¶æ€
val nmiPending = RegInit(false.B)

when(io.nmi && !nmiLast) {
  nmiPending := true.B  // æ•è·ä¸Šå‡æ²¿
}

when(state === sFetch && nmiPending) {
  nmiPending := false.B  // Fetch æ—¶å¤„ç†
}
```

**é—®é¢˜**: NMI è§¦å‘åªæŒç»­ 1 ä¸ªå‘¨æœŸ
```scala
when(scanline === 241.U && pixel === 1.U && nmiEnable) {
  nmiTrigger := true.B
}
// ä¸‹ä¸€ä¸ªå‘¨æœŸ pixel=2ï¼ŒnmiTrigger å˜å› false.B
```

### é—®é¢˜ 3: å¯„å­˜å™¨å†™å…¥å»¶è¿Ÿ

**å†™å…¥è·¯å¾„**:
```
T0: CPU memWrite=1, cpuAddr=0x2000, cpuDataIn=0x80
T1: PPU cpuWrite=1, cpuAddr=0, cpuDataIn=0x80
T2: PPURegisterControl æ›´æ–° ppuCtrl
T3: nmiEnable ç”Ÿæ•ˆ
```

**å»¶è¿Ÿ**: 2-3 å‘¨æœŸ

**é£é™©åœºæ™¯**:
```
Scanline 240, Pixel 339: CPU å†™å…¥ PPUCTRL (NMI enable)
Scanline 241, Pixel 0:   VBlank å¼€å§‹
Scanline 241, Pixel 1:   NMI è§¦å‘ç‚¹
                         ä½† nmiEnable å¯èƒ½è¿˜æœªç”Ÿæ•ˆï¼
```

## âœ… æ­£ç¡®çš„éƒ¨åˆ†

1. **CPU å¤šå‘¨æœŸæ‰§è¡Œ**: æ­£ç¡®æ¨¡æ‹Ÿäº† CPU æ…¢é€Ÿåº¦
2. **NMI è¾¹æ²¿æ£€æµ‹**: æ•è·ä¸Šå‡æ²¿ï¼Œé¿å…é‡å¤è§¦å‘
3. **VBlank æ—¶åº**: pixel=0 è®¾ç½®ï¼Œpixel=1 è§¦å‘ï¼Œç¬¦åˆè§„èŒƒ

## ğŸ”§ éœ€è¦ä¿®å¤çš„é—®é¢˜

### ä¿®å¤ 1: NMI è§¦å‘æŒç»­æ—¶é—´

**é—®é¢˜**: NMI åªæŒç»­ 1 å‘¨æœŸ
```scala
// å½“å‰
when(scanline === 241.U && pixel === 1.U && nmiEnable) {
  nmiTrigger := true.B
}
```

**ä¿®å¤**: ä¿æŒåˆ°è¢«å¤„ç†
```scala
// å»ºè®®
when(scanline === 241.U && pixel === 1.U && nmiEnable) {
  nmiTrigger := true.B
}
when(scanline === 261.U && pixel === 1.U) {
  nmiTrigger := false.B
}
// æˆ–è€…åœ¨ CPU å¼€å§‹å¤„ç† NMI æ—¶æ¸…é™¤
```

### ä¿®å¤ 2: å¯„å­˜å™¨å†™å…¥åŒæ­¥

**é—®é¢˜**: å†™å…¥å»¶è¿Ÿ 2-3 å‘¨æœŸ

**ä¿®å¤**: ç»„åˆé€»è¾‘è¯»å–
```scala
// å½“å‰: å¯„å­˜å™¨å­˜å‚¨
val nmiEnable = regs.ppuCtrl(7)

// å»ºè®®: ç›´æ¥è¯»å–ï¼ˆå¦‚æœå¯èƒ½ï¼‰
val nmiEnable = Mux(
  io.cpuWrite && io.cpuAddr === 0.U,
  io.cpuDataIn(7),  // ç«‹å³ä½¿ç”¨æ–°å€¼
  regs.ppuCtrl(7)   // å¦åˆ™ä½¿ç”¨å¯„å­˜å™¨å€¼
)
```

### ä¿®å¤ 3: å¢å¼ºè°ƒè¯•è¾“å‡º

**æ·»åŠ æ—¶åºç›‘æ§**:
```scala
// CPU çŠ¶æ€è½¬æ¢
when(state =/= RegNext(state)) {
  printf("[CPU] State: %d â†’ %d, cycle=%d, PC=0x%x\n", 
         RegNext(state), state, cycle, regs.pc)
}

// NMI è§¦å‘
when(nmiTrigger && !RegNext(nmiTrigger)) {
  printf("[NMI] Triggered at scanline=%d pixel=%d\n", 
         scanline, pixel)
}

// NMI å¤„ç†
when(state === sNMI && cycle === 0.U) {
  printf("[NMI] Processing started, PC=0x%x\n", regs.pc)
}
```

## ğŸ“Š æµ‹è¯•å»ºè®®

### Test 1: NMI è§¦å‘å»¶è¿Ÿ
```scala
// åœ¨ VBlank å‰ 1 å‘¨æœŸå†™å…¥ PPUCTRL
ppu.scanline = 240
ppu.pixel = 340
poke(io.cpuAddr, 0x2000)
poke(io.cpuDataIn, 0x80)
poke(io.cpuWrite, true)
clock.step(1)

// éªŒè¯ NMI åœ¨ scanline=241, pixel=1 è§¦å‘
clock.step(2)
assert(peek(io.nmi) == 1)
```

### Test 2: NMI æŒç»­æ—¶é—´
```scala
// è§¦å‘ NMI
waitForVBlank()
assert(peek(io.nmi) == 1)

// éªŒè¯æŒç»­åˆ°è¢«å¤„ç†
for (i <- 0 until 100) {
  if (cpu.state != sNMI) {
    assert(peek(io.nmi) == 1)
  }
  clock.step(1)
}
```

### Test 3: CPU-PPU åŒæ­¥
```scala
// éªŒè¯ 1 å¸§æ—¶é—´
val startCycle = totalCycles
waitForFrameComplete()
val frameCycles = totalCycles - startCycle

// åº”è¯¥æ˜¯ 89,342 å‘¨æœŸ
assert(frameCycles == 89342)
```

## æ€»ç»“

**å½“å‰çŠ¶æ€**: åŸºæœ¬æ­£ç¡®ï¼Œä½†æœ‰ç»†èŠ‚é—®é¢˜

**å…³é”®å‘ç°**:
1. âœ… CPU-PPU æ—¶é’Ÿæ¯”ç‡å®é™…ä¸Šæ˜¯æ­£ç¡®çš„
2. âš ï¸ NMI è§¦å‘æŒç»­æ—¶é—´å¤ªçŸ­
3. âš ï¸ å¯„å­˜å™¨å†™å…¥æœ‰å»¶è¿Ÿ

**ä¼˜å…ˆçº§**:
1. ğŸ”´ ä¿®å¤ NMI æŒç»­æ—¶é—´ (é«˜)
2. ğŸŸ¡ ä¼˜åŒ–å¯„å­˜å™¨å†™å…¥å»¶è¿Ÿ (ä¸­)
3. ğŸŸ¢ å¢å¼ºè°ƒè¯•è¾“å‡º (ä½)
