Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 06b398842b0c49b8ae420d3cdfd4cf6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_contprim_behav xil_defaultlib.TB_contprim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.cont4bits [cont4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.primo [primo_default]
Compiling architecture behavioral of entity xil_defaultlib.ContPrim [contprim_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_contprim
Built simulation snapshot TB_contprim_behav
