fiji_copy_bytes_to_smc	,	F_5
UCODE_ID_RLC_G_MASK	,	V_110
fiji_smu_get_mask_for_fw_type	,	F_29
UCODE_ID_CP_ME_MASK	,	V_114
smu_load	,	V_105
AMDGPU_UCODE_ID_CP_PFP	,	V_61
upper_32_bits	,	F_25
byte_count	,	V_13
fiji_smu_upload_firmware_image	,	F_20
"Interrupt is not enabled by firmware\n"	,	L_17
fiji_smu_request_load_fw	,	F_27
"SMU firmware initialization failed\n"	,	L_22
meta_data_addr_low	,	V_88
"[FM]start smu in nonprotection mode\n"	,	L_26
"Failed to get firmware entry for SDMA1\n"	,	L_14
AMDGPU_UCODE_ID_CP_ME	,	V_63
amdgpu_ucode_print_smc_hdr	,	F_21
WREG32_SMC	,	F_28
ixFIRMWARE_FLAGS	,	V_127
UCODE_ID_CP_CE	,	V_58
jt_offset	,	V_81
version	,	V_83
ucode_start_addr	,	V_49
"Failed to send previous message\n"	,	L_1
PPSMC_MSG_DRV_DRAM_ADDR_LO	,	V_108
AUTO_INCREMENT_IND_0	,	V_10
adev	,	V_2
uint8_t	,	T_2
GFP_KERNEL	,	V_147
"Failed to get firmware entry for PFP\n"	,	L_8
"ucode type is out of range!\n"	,	L_5
fiji_send_msg_to_smc_offset	,	F_14
SMU_DRAMData_TOC	,	V_95
smu_internal_buffer_size	,	V_140
"Failed to reserve the SMU internal buffer\n"	,	L_33
RREG32	,	F_3
result	,	V_17
UCODE_ID_CP_MEC_MASK	,	V_116
fiji_smu_init	,	F_35
RREG32_SMC	,	F_10
extra_shift	,	V_18
ucode_size	,	V_39
"[FM]smu initialized\n"	,	L_23
"Failed to allocate memory for SMU internal buffer\n"	,	L_29
smc_address	,	V_3
UCODE_ID_CP_MEC_JT2	,	V_66
UCODE_ID_CP_MEC_JT1	,	V_65
image_size	,	V_139
"Failed to get firmware entry for RLC\n"	,	L_6
fiji_send_msg_to_smc	,	F_16
uint32_t	,	T_1
i	,	V_27
supports_sr_iov	,	V_44
fw_to_load	,	V_97
SMC_SYSCON_CLOCK_CNTL_0	,	V_24
data_size_byte	,	V_89
amdgpu_bo_unreserve	,	F_42
"Failed to get firmware entry for SDMA0\n"	,	L_13
amdgpu_bo_reserve	,	F_39
num_entries	,	V_103
mmSMC_MESSAGE_0	,	V_33
image_addr_high	,	V_85
fiji_is_smc_ram_running	,	F_9
ucode_version	,	V_47
SMU_FIRMWARE	,	V_137
fiji_send_msg_to_smc_with_parameter	,	F_18
SMU_STATUS	,	V_131
AUTO_START	,	V_126
amdgpu_firmware_info	,	V_74
"Failed to map the SMU internal buffer\n"	,	L_35
amdgpu_bo	,	V_141
priv	,	V_94
ixSMC_SYSCON_RESET_CNTL	,	V_120
ret	,	V_146
mc_addr	,	V_80
AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED	,	V_152
ixRCU_UC_EVENTS	,	V_128
spin_unlock_irqrestore	,	F_7
AMDGPU_GEM_DOMAIN_VRAM	,	V_151
FIRMWARE_FLAGS	,	V_134
DRM_ERROR	,	F_15
amdgpu_bo_pin	,	F_41
"Failed to get firmware entry for MEC_JT2\n"	,	L_12
UCODE_ID_CP_PFP	,	V_60
smumgr_funcs	,	V_153
private	,	V_92
fw_buf	,	V_155
"[FM]try triger smu start\n"	,	L_18
WREG32	,	F_2
gpu_addr	,	V_78
AMDGPU_UCODE_ID_RLC_G	,	V_69
mmSMC_IND_ACCESS_CNTL	,	V_8
smu_buffer_addr_high	,	V_100
fiji_smumgr_funcs	,	V_154
fw	,	V_42
smc_start_address	,	V_11
mmSMC_IND_DATA_0	,	V_22
smc_idx_lock	,	V_20
kzalloc	,	F_36
le32_to_cpu	,	F_22
"Failed to reserve the TOC buffer\n"	,	L_30
"Failed to get firmware entry for MEC_JT1\n"	,	L_11
fiji_convert_fw_type	,	F_23
SMU_INPUT_DATA	,	V_125
mmSMC_IND_INDEX_0	,	V_7
AMDGPU_UCODE_ID_MAXIMUM	,	V_70
"check firmware loading failed\n"	,	L_16
PPSMC_Msg	,	T_3
UCODE_ID_CP_CE_MASK	,	V_113
ixSMU_STATUS	,	V_123
SMC_RESP_0	,	V_30
AMDGPU_UCODE_ID_CP_CE	,	V_59
ixSOFT_REGISTERS_TABLE_28	,	V_98
RCU_UC_EVENTS	,	V_129
hdr	,	V_38
ixSMU_FIRMWARE	,	V_136
mmSMC_MSG_ARG_0	,	V_32
header_addr_high	,	V_107
ENOMEM	,	V_148
gfx_firmware_header_v1_0	,	V_77
uint64_t	,	T_4
"Failed to map the TOC buffer\n"	,	L_32
PPSMC_MSG_Test	,	V_34
"[FM]smu started\n"	,	L_21
id	,	V_73
wait_smu_response	,	F_12
val	,	V_5
data_size	,	V_79
header_addr_low	,	V_109
fiji_smu_start_in_non_protection_mode	,	F_33
num_register_entries	,	V_90
boot_seq_done	,	V_135
fw_flags	,	V_149
smu_buffer_addr_low	,	V_102
SMU_Entry	,	V_71
fiji_smu_populate_single_firmware_entry	,	F_24
UCODE_ID_SDMA0	,	V_54
SMU_PASS	,	V_133
toc_buf_ptr	,	V_144
PAGE_SIZE	,	V_150
UCODE_ID_SDMA1	,	V_56
ck_disable	,	V_25
DRM_INFO	,	F_32
"SMU Firmware start failed\n"	,	L_20
usec_timeout	,	V_28
kfree	,	F_45
flags	,	V_19
toc	,	V_96
smc_firmware_header_v1_0	,	V_37
PPSMC_MSG_SMU_DRAM_ADDR_LO	,	V_101
fiji_smu_check_fw_load_finish	,	F_30
out	,	V_21
mmSMC_RESP_0	,	V_29
FIJI_SMC_SIZE	,	V_51
ucode_array_offset_bytes	,	V_50
ixSMC_PC_C	,	V_26
smu_buf_ptr	,	V_145
amdgpu_bo_kmap	,	F_43
UCODE_ID_CP_MEC	,	V_64
smu	,	V_93
UCODE_ID_RLC_G	,	V_68
UCODE_ID_SDMA0_MASK	,	V_111
firmware	,	V_76
REG_GET_FIELD	,	F_11
"Failed to get firmware entry for ME\n"	,	L_9
jt_size	,	V_82
UCODE_ID_CP_ME	,	V_62
AMDGPU_UCODE_ID_CP_MEC2	,	V_118
orig_data	,	V_16
AMDGPU_UCODE_ID_CP_MEC1	,	V_67
structure_version	,	V_104
meta_data_addr_high	,	V_87
EINVAL	,	V_6
"Failed to pin the TOC buffer\n"	,	L_31
udelay	,	F_13
PPSMC_MSG_LoadUcodes	,	V_117
ucode	,	V_75
msg	,	V_35
data	,	V_15
smu_buf	,	V_143
AMDGPU_UCODE_ID_SDMA0	,	V_55
SMU_MODE	,	V_138
lower_32_bits	,	F_26
SMC_IND_ACCESS_CNTL	,	V_9
amdgpu_bo_create	,	F_38
limit	,	V_4
AMDGPU_UCODE_ID_SDMA1	,	V_57
SMC_SYSCON_RESET_CNTL	,	V_121
REG_SET_FIELD	,	F_4
fw_mask	,	V_119
toc_buf	,	V_142
virtualization	,	V_43
image_addr_low	,	V_86
fiji_smu_start_in_protection_mode	,	F_31
"SMC ucode is not 4 bytes aligned\n"	,	L_3
SMU_DONE	,	V_132
"Timeout for SMU start\n"	,	L_19
entry	,	V_72
"[FM]start smu in protection mode\n"	,	L_27
uint16_t	,	V_84
"SMC boot sequence is not completed\n"	,	L_24
spin_lock_irqsave	,	F_6
PPSMC_MSG_DRV_DRAM_ADDR_HI	,	V_106
"Fail to request SMU load ucode\n"	,	L_15
ixSMU_INPUT_DATA	,	V_124
amdgpu_ucode_fini_bo	,	F_46
header	,	V_45
fiji_send_msg_to_smc_with_parameter_without_waiting	,	F_19
fiji_send_msg_to_smc_without_waiting	,	F_17
"Failed to send message\n"	,	L_2
PPSMC_MSG_SMU_DRAM_ADDR_HI	,	V_99
"SMC address is beyond the SMC RAM area\n"	,	L_4
amdgpu_ucode_init_bo	,	F_37
"Timeout for SMC firmware initialization\n"	,	L_25
ucode_start_address	,	V_40
SMC_RESP	,	V_31
AMDGPU_UCODE_ID	,	V_52
fw_type	,	V_53
amdgpu_bo_unref	,	F_40
parameter	,	V_36
INTERRUPTS_ENABLED	,	V_130
"Failed to get firmware entry for MEC\n"	,	L_10
addr	,	V_14
amdgpu_device	,	V_1
fiji_set_smc_sram_address	,	F_1
src	,	V_12
UCODE_ID_CP_PFP_MASK	,	V_115
ucode_size_bytes	,	V_48
"Failed to allocate memory for TOC buffer\n"	,	L_28
"Failed to pin the SMU internal buffer\n"	,	L_34
UCODE_ID_SDMA1_MASK	,	V_112
fiji_smu_private_data	,	V_91
fiji_smu_start	,	F_34
fiji_smu_fini	,	F_44
ixSMC_SYSCON_CLOCK_CNTL_0	,	V_23
rst_reg	,	V_122
fiji_program_jump_on_start	,	F_8
pm	,	V_41
fw_version	,	V_46
"Failed to get firmware entry for CE\n"	,	L_7
