Block Name			X	Y		#Block ID
---------------------------
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0		5	0		#I0
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg0		6	9		#r10
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		7	0		#I5
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		3	0		#i1
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg1		6	1		#r11
io1in_reset		1	0		#i2
op_hcompute_hw_output_stencil$inner_compute$bitxor_266_268_269_i140545484477392_i140545658698336		9	10		#p8
op_hcompute_hw_output_stencil$inner_compute$eq_hw_input_global_wrapper_stencil_1_265_266_i140545484374800_i140545670791328		9	6		#p6
op_hcompute_hw_output_stencil$inner_compute$i140545484376624_i140545484376720_i140545681176944		11	12		#p4
op_hcompute_hw_output_stencil$inner_compute$i140545484479120i140545672801824_i140545484479120i140545672801536_i140545685990752		9	8		#p7
op_hcompute_hw_output_stencil$inner_compute$mux_269_270_271_i140545484375952_i140545674044464		11	10		#p9
op_hcompute_hw_output_stencil_port_controller_garnet		7	2		#m3
