{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576770155677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576770155677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 23:42:35 2019 " "Processing started: Thu Dec 19 23:42:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576770155677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576770155677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576770155677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1576770156491 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "VGA VGA.v(4) " "Verilog Module Declaration warning at VGA.v(4): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"VGA\"" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 4 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576770156565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 2 2 " "Found 2 design units, including 2 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576770156568 ""} { "Info" "ISGN_ENTITY_NAME" "2 DT " "Found entity 2: DT" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576770156568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576770156568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_SYNC_N VGA.v(36) " "Verilog HDL Implicit Net warning at VGA.v(36): created implicit net for \"VGA_SYNC_N\"" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576770156568 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576770156633 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_SYNC_N VGA.v(36) " "Verilog HDL or VHDL warning at VGA.v(36): object \"VGA_SYNC_N\" assigned a value but never read" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1576770156634 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA.v(60) " "Verilog HDL assignment warning at VGA.v(60): truncated value with size 32 to match size of target (13)" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576770156635 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA.v(81) " "Verilog HDL assignment warning at VGA.v(81): truncated value with size 32 to match size of target (13)" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576770156636 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA.v(98) " "Verilog HDL assignment warning at VGA.v(98): truncated value with size 32 to match size of target (1)" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576770156636 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA.v(103) " "Verilog HDL assignment warning at VGA.v(103): truncated value with size 32 to match size of target (1)" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576770156636 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 10 VGA.v(106) " "Verilog HDL assignment warning at VGA.v(106): truncated value with size 13 to match size of target (10)" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576770156637 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 10 VGA.v(107) " "Verilog HDL assignment warning at VGA.v(107): truncated value with size 13 to match size of target (10)" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576770156637 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(148) " "Verilog HDL assignment warning at VGA.v(148): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576770156638 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(151) " "Verilog HDL assignment warning at VGA.v(151): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576770156638 "|VGA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "computing_DQ\[15..8\] 0 VGA.v(92) " "Net \"computing_DQ\[15..8\]\" at VGA.v(92) has no driver or initial value, using a default initial value '0'" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 92 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1576770156641 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DT DT:DT_U " "Elaborating entity \"DT\" for hierarchy \"DT:DT_U\"" {  } { { "VGA.v" "DT_U" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576770156673 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comp_ VGA.v(184) " "Verilog HDL or VHDL warning at VGA.v(184): object \"comp_\" assigned a value but never read" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1576770156674 "|VGA|DT:DT_U"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isComp VGA.v(186) " "Verilog HDL or VHDL warning at VGA.v(186): object \"isComp\" assigned a value but never read" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1576770156674 "|VGA|DT:DT_U"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(224) " "Verilog HDL assignment warning at VGA.v(224): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576770156675 "|VGA|DT:DT_U"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(225) " "Verilog HDL assignment warning at VGA.v(225): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576770156675 "|VGA|DT:DT_U"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(227) " "Verilog HDL assignment warning at VGA.v(227): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576770156675 "|VGA|DT:DT_U"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(228) " "Verilog HDL assignment warning at VGA.v(228): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576770156675 "|VGA|DT:DT_U"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(232) " "Verilog HDL assignment warning at VGA.v(232): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576770156675 "|VGA|DT:DT_U"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(233) " "Verilog HDL assignment warning at VGA.v(233): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576770156676 "|VGA|DT:DT_U"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(234) " "Verilog HDL assignment warning at VGA.v(234): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576770156676 "|VGA|DT:DT_U"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA.v(249) " "Verilog HDL assignment warning at VGA.v(249): truncated value with size 32 to match size of target (8)" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576770156676 "|VGA|DT:DT_U"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA.v(258) " "Verilog HDL assignment warning at VGA.v(258): truncated value with size 32 to match size of target (3)" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576770156676 "|VGA|DT:DT_U"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(274) " "Verilog HDL assignment warning at VGA.v(274): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576770156677 "|VGA|DT:DT_U"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(275) " "Verilog HDL assignment warning at VGA.v(275): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576770156677 "|VGA|DT:DT_U"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA.v(276) " "Verilog HDL assignment warning at VGA.v(276): truncated value with size 32 to match size of target (8)" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576770156677 "|VGA|DT:DT_U"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(278) " "Verilog HDL assignment warning at VGA.v(278): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576770156677 "|VGA|DT:DT_U"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(279) " "Verilog HDL assignment warning at VGA.v(279): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576770156677 "|VGA|DT:DT_U"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "VGA.v" "Mult0" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 139 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576770157126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "VGA.v" "Mult1" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 139 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576770157126 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1576770157126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 139 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576770157187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576770157187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576770157187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576770157187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576770157187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576770157187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576770157187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576770157187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576770157187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576770157187 ""}  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 139 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576770157187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5t " "Found entity 1: mult_p5t" {  } { { "db/mult_p5t.tdf" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/db/mult_p5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576770157271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576770157271 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 210 -1 0 } } { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 175 -1 0 } } { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 87 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1576770157588 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1576770157588 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UE_N VCC " "Pin \"SRAM_UE_N\" is stuck at VCC" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576770157774 "|VGA|SRAM_UE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LE_N GND " "Pin \"SRAM_LE_N\" is stuck at GND" {  } { { "VGA.v" "" { Text "D:/Code/school/Sophomore/verilog2/20191219/Vag_DT/VGA.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576770157774 "|VGA|SRAM_LE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1576770157774 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1576770157906 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1576770158231 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576770158425 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576770158425 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "479 " "Implemented 479 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576770158530 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576770158530 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1576770158530 ""} { "Info" "ICUT_CUT_TM_LCELLS" "402 " "Implemented 402 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576770158530 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1576770158530 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576770158530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576770158572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 23:42:38 2019 " "Processing ended: Thu Dec 19 23:42:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576770158572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576770158572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576770158572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576770158572 ""}
