Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Wed May 16 16:21:22 2018
| Host         : ug238 running 64-bit Debian GNU/Linux 9.4 (stretch)
| Command      : report_methodology -file shellTop_methodology_drc_routed.rpt -pb shellTop_methodology_drc_routed.pb -rpx shellTop_methodology_drc_routed.rpx
| Design       : shellTop
| Device       : xcku115-flva1517-2-e
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1043
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                           | 25         |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain        | 1          |
| TIMING-3  | Warning  | Invalid primary clock on Clock Modifying Block         | 2          |
| TIMING-6  | Warning  | No common primary clock between related clocks         | 4          |
| TIMING-7  | Warning  | No common node between related clocks                  | 5          |
| TIMING-8  | Warning  | No common period between related clocks                | 1          |
| TIMING-9  | Warning  | Unknown CDC Logic                                      | 1          |
| TIMING-16 | Warning  | Large setup violation                                  | 1000       |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-4    | Warning  | User Clock constraint overwritten with the same name   | 1          |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
| XDCC-8    | Warning  | User Clock constraint overwritten on the same source   | 1          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0, with 2 or more inputs, drives asynchronous reset pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/bufg_gt_userclk_i_2, with 2 or more inputs, drives asynchronous reset pin(s) shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/shell_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2, with 2 or more inputs, drives asynchronous reset pin(s) shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_data_valid_o_reg/CLR, shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/tph_tbl_inst/reg_cfg_tph_stt_read_enable_i_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_lnk_up_i_1, with 2 or more inputs, drives asynchronous reset pin(s) shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_lnk_up_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_i_1, with 2 or more inputs, drives asynchronous reset pin(s) shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/PRE, shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_cdc/arststages_ff_reg[0]/PRE, shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_cdc/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell shell_i/mb_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2, with 2 or more inputs, drives asynchronous reset pin(s) shell_i/mb_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell shell_i/mb_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous reset pin(s) shell_i/mb_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER_i_1, with 2 or more inputs, drives asynchronous reset pin(s) shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER/RST, shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER/RST, shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell shell_i/mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_awpop_fifo.dw_fifogen_awpop_i_1, with 2 or more inputs, drives asynchronous reset pin(s) shell_i/mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, shell_i/mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, shell_i/mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, shell_i/mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, shell_i/mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, shell_i/mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, shell_i/mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, shell_i/mem_interface/mem_interconnect/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0, with 2 or more inputs, drives asynchronous reset pin(s) shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR (the first 15 of 30 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ram_empty_fb_i_i_2, with 2 or more inputs, drives asynchronous reset pin(s) shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR (the first 15 of 30 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_3, with 2 or more inputs, drives asynchronous reset pin(s) shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]/CLR, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/CLR, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[2]/CLR, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/CLR, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/CLR, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/CLR, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]/CLR, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/CLR, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/CLR, shell_i/mem_interface/mem_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell shell_i/network/axi_10g_ethernet_0/inst/xmac/inst/bd_01e2_xmac_0_core/reset_gen/int_rx_rst_async, with 2 or more inputs, drives asynchronous reset pin(s) shell_i/network/axi_10g_ethernet_0/inst/xmac/inst/bd_01e2_xmac_0_core/reset_gen/sync_rx_rst/reset_async0_reg/PRE, shell_i/network/axi_10g_ethernet_0/inst/xmac/inst/bd_01e2_xmac_0_core/reset_gen/sync_rx_rst/reset_async1_reg/PRE, shell_i/network/axi_10g_ethernet_0/inst/xmac/inst/bd_01e2_xmac_0_core/reset_gen/sync_rx_rst/reset_async2_reg/PRE, shell_i/network/axi_10g_ethernet_0/inst/xmac/inst/bd_01e2_xmac_0_core/reset_gen/sync_rx_rst/reset_async3_reg/PRE, shell_i/network/axi_10g_ethernet_0/inst/xmac/inst/bd_01e2_xmac_0_core/reset_gen/sync_rx_rst/reset_async4_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell shell_i/network/axi_10g_ethernet_0/inst/xmac/inst/bd_01e2_xmac_0_core/reset_gen/int_tx_rst_async, with 2 or more inputs, drives asynchronous reset pin(s) shell_i/network/axi_10g_ethernet_0/inst/xmac/inst/bd_01e2_xmac_0_core/reset_gen/sync_tx_rst/reset_async0_reg/PRE, shell_i/network/axi_10g_ethernet_0/inst/xmac/inst/bd_01e2_xmac_0_core/reset_gen/sync_tx_rst/reset_async1_reg/PRE, shell_i/network/axi_10g_ethernet_0/inst/xmac/inst/bd_01e2_xmac_0_core/reset_gen/sync_tx_rst/reset_async2_reg/PRE, shell_i/network/axi_10g_ethernet_0/inst/xmac/inst/bd_01e2_xmac_0_core/reset_gen/sync_tx_rst/reset_async3_reg/PRE, shell_i/network/axi_10g_ethernet_0/inst/xmac/inst/bd_01e2_xmac_0_core/reset_gen/sync_tx_rst/reset_async4_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst/gen_gtwizard_gthe3_top.bd_01e2_xpcs_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_i_1__1, with 2 or more inputs, drives asynchronous reset pin(s) shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst/gen_gtwizard_gthe3_top.bd_01e2_xpcs_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_meta_reg/PRE, shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst/gen_gtwizard_gthe3_top.bd_01e2_xpcs_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_out_reg/PRE, shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst/gen_gtwizard_gthe3_top.bd_01e2_xpcs_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync1_reg/PRE, shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst/gen_gtwizard_gthe3_top.bd_01e2_xpcs_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync2_reg/PRE, shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst/gen_gtwizard_gthe3_top.bd_01e2_xpcs_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst/gen_gtwizard_gthe3_top.bd_01e2_xpcs_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3, with 2 or more inputs, drives asynchronous reset pin(s) shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst/gen_gtwizard_gthe3_top.bd_01e2_xpcs_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE, shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst/gen_gtwizard_gthe3_top.bd_01e2_xpcs_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE, shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst/gen_gtwizard_gthe3_top.bd_01e2_xpcs_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE, shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst/gen_gtwizard_gthe3_top.bd_01e2_xpcs_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE, shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst/gen_gtwizard_gthe3_top.bd_01e2_xpcs_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst/gen_gtwizard_gthe3_top.bd_01e2_xpcs_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1, with 2 or more inputs, drives asynchronous reset pin(s) shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst/gen_gtwizard_gthe3_top.bd_01e2_xpcs_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE, shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst/gen_gtwizard_gthe3_top.bd_01e2_xpcs_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE, shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst/gen_gtwizard_gthe3_top.bd_01e2_xpcs_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE, shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst/gen_gtwizard_gthe3_top.bd_01e2_xpcs_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE, shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_gt_i/inst/gen_gtwizard_gthe3_top.bd_01e2_xpcs_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[0]/PRE, shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[1]/PRE, shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[2]/PRE, shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[3]/PRE, shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[0]/PRE, shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[1]/PRE, shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[2]/PRE, shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[3]/PRE, shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/dclk_reset_rx_tmp, with 2 or more inputs, drives asynchronous reset pin(s) shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/dclk_reset_rx_sync_i/sync1_r_reg[0]/PRE, shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/dclk_reset_rx_sync_i/sync1_r_reg[1]/PRE, shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/dclk_reset_rx_sync_i/sync1_r_reg[2]/PRE, shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/dclk_reset_rx_sync_i/sync1_r_reg[3]/PRE, shell_i/network/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/bd_01e2_xpcs_0_local_clock_reset_block/dclk_reset_rx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell shell_i/util_vector_logic_2/Res[0]_INST_0, with 2 or more inputs, drives asynchronous reset pin(s) shell_i/mem_interface/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/PRE, shell_i/mem_interface/ddr4_0/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2] in site SLICE_X133Y186 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-3#1 Warning
Invalid primary clock on Clock Modifying Block  
A primary clock shell_i/PCIe/util_ds_buf/U0/IBUF_DS_ODIV2[0] is created on the output pin or net shell_i/PCIe/util_ds_buf/U0/IBUF_DS_ODIV2[0] of a Clock Modifying Block
Related violations: <none>

TIMING-3#2 Warning
Invalid primary clock on Clock Modifying Block  
A primary clock shell_i/PCIe/util_ds_buf/U0/IBUF_OUT[0] is created on the output pin or net shell_i/PCIe/util_ds_buf/U0/IBUF_OUT[0] of a Clock Modifying Block
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks PCIe_axi_aclk and CLK_DATA are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks PCIe_axi_aclk] -to [get_clocks CLK_DATA]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks PCIe_axi_aclk and clk_out1_shell_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks PCIe_axi_aclk] -to [get_clocks clk_out1_shell_clk_wiz_0_0]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks mmcm_clkout0 and PCIe_axi_aclk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks mmcm_clkout0] -to [get_clocks PCIe_axi_aclk]
Related violations: <none>

TIMING-6#4 Warning
No common primary clock between related clocks  
The clocks refclk_p and clk_out1_shell_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks refclk_p] -to [get_clocks clk_out1_shell_clk_wiz_0_0]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks PCIe_axi_aclk and CLK_DATA are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks PCIe_axi_aclk] -to [get_clocks CLK_DATA]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks PCIe_axi_aclk and clk_out1_shell_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks PCIe_axi_aclk] -to [get_clocks clk_out1_shell_clk_wiz_0_0]
Related violations: <none>

TIMING-7#3 Warning
No common node between related clocks  
The clocks mmcm_clkout0 and PCIe_axi_aclk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks mmcm_clkout0] -to [get_clocks PCIe_axi_aclk]
Related violations: <none>

TIMING-7#4 Warning
No common node between related clocks  
The clocks refclk_p and CLK_DATA are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks refclk_p] -to [get_clocks CLK_DATA]
Related violations: <none>

TIMING-7#5 Warning
No common node between related clocks  
The clocks refclk_p and clk_out1_shell_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks refclk_p] -to [get_clocks clk_out1_shell_clk_wiz_0_0]
Related violations: <none>

TIMING-8#1 Warning
No common period between related clocks  
The clocks mmcm_clkout0 and PCIe_axi_aclk are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -4.194 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[354]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -4.201 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[14]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -4.212 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[336]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -4.212 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[338]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -4.212 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[339]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -4.212 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[343]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -4.221 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[337]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -4.221 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[340]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -4.221 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[341]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -4.221 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[342]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -4.255 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[53]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -4.255 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[54]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -4.261 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[47]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -4.261 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[52]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -4.261 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[58]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -4.309 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[101]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -4.309 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[102]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -4.313 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[13]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -4.313 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[4]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -4.329 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[356]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -4.329 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[357]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -4.329 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[359]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -4.331 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[331]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -4.331 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[332]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -4.331 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[334]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -4.336 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[352]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -4.338 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[328]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -4.338 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[353]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -4.338 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[355]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -4.338 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[358]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -4.340 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[329]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -4.340 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[333]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -4.340 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[335]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -4.346 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[25]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -4.346 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[27]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -4.346 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -4.348 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[4]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -4.353 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_od_reg[21]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -4.355 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[360]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -4.355 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[21]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -4.357 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[362]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -4.357 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[364]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -4.357 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[365]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -4.366 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[474]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -4.366 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[475]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -4.368 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[265]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -4.368 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[266]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -4.368 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[269]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -4.368 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[270]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -4.373 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[11]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -4.373 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[14]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -4.373 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[24]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -4.374 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[477]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -4.374 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[479]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -4.375 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[312]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -4.376 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[489]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -4.376 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[493]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -4.377 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[314]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -4.377 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[316]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -4.377 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[318]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -4.382 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[26]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -4.382 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[29]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -4.388 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[473]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -4.396 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[10]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -4.396 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[12]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -4.402 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[392]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -4.404 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[395]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -4.404 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[398]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -4.404 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[399]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -4.413 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[112]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -4.413 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[113]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -4.414 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[161]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -4.414 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[163]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -4.414 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[167]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -4.415 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[3]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -4.415 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[4]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -4.421 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[160]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -4.423 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[162]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -4.423 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[164]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -4.423 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[165]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -4.424 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[345]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -4.424 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[348]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -4.426 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[264]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -4.426 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[271]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -4.431 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[379]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -4.431 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[380]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -4.431 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[382]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -4.431 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[383]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -4.433 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[376]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -4.433 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[377]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -4.433 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[378]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -4.433 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[381]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -4.433 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[481]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -4.433 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[483]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -4.435 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[267]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -4.435 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[268]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -4.437 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[16]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -4.439 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[20]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -4.439 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[22]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -4.450 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[166]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -4.452 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[18]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -4.454 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[11]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -4.454 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[13]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -4.454 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[289]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -4.454 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[291]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -4.454 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[295]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -4.457 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[48]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -4.457 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[50]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -4.457 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[51]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -4.459 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[129]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -4.459 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[130]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -4.459 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[133]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -4.459 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[134]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -4.461 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[305]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -4.461 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[307]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -4.461 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[309]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -4.462 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[176]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -4.462 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[10]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -4.463 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[49]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -4.463 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[55]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -4.463 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[57]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -4.463 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[59]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -4.463 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[284]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -4.463 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[285]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -4.467 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[152]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -4.469 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[153]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -4.469 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[158]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -4.471 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[44]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -4.471 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[361]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -4.471 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[366]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -4.471 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[62]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -4.471 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[37]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -4.471 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[39]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -4.480 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[363]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -4.480 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[367]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -4.482 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[369]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -4.482 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[370]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -4.482 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[476]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -4.482 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[478]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -4.489 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[33]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -4.489 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[35]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -4.489 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[36]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -4.489 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[37]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -4.491 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[482]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -4.491 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[484]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -4.492 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[299]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -4.492 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[302]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -4.492 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[303]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -4.495 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[480]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -4.495 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[488]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -4.495 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[492]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -4.497 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[2]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -4.497 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[485]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -4.497 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[486]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -4.497 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[487]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -4.497 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[23]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -4.497 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[25]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -4.497 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -4.497 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[43]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -4.498 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[122]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -4.500 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[46]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -4.501 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[385]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -4.501 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[389]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -4.501 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[490]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -4.501 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[491]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -4.501 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[494]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -4.501 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[495]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -4.501 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[297]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -4.501 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[300]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -4.501 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[301]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -4.501 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[10]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -4.501 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -4.501 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[15]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -4.501 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -4.504 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[296]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -4.506 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[298]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -4.507 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[135]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -4.507 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[276]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -4.507 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[278]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -4.507 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/FSM_onehot_rstate_reg[2]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -4.513 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[504]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -4.513 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[507]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -4.513 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[508]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -4.513 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[510]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -4.514 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[128]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -4.515 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[280]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -4.515 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[282]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -4.515 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[287]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -4.516 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[24]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -4.516 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[131]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -4.516 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[132]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -4.517 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[273]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -4.517 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[277]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -4.518 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_auto_restart_reg/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -4.519 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[258]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -4.520 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[368]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -4.520 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[371]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -4.521 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[3]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -4.521 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[6]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -4.521 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -4.521 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[256]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -4.521 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[257]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -4.521 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[260]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -4.521 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[263]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -4.521 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[281]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -4.521 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[283]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -4.521 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[286]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -4.523 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[32]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -4.523 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[34]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -4.524 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[18]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -4.524 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[19]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -4.524 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[21]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -4.524 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -4.524 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[272]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -4.524 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[313]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -4.524 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[315]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -4.524 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[317]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -4.524 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[319]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -4.526 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[13]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -4.526 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[274]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -4.526 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[275]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -4.526 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[279]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -4.528 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[0]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -4.528 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[137]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -4.528 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[142]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -4.528 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[143]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -4.528 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[259]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -4.528 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[261]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -4.528 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[262]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -4.528 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[0]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -4.529 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[38]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -4.529 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -4.530 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -4.530 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[4]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -4.530 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[5]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -4.530 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[294]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -4.530 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[0]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -4.541 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ap_done_reg/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -4.554 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[13]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -4.554 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[3]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -4.554 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[6]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -4.559 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[387]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -4.559 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[391]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -4.562 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[48]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -4.562 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[50]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -4.562 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[52]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -4.562 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -4.563 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[17]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -4.565 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[178]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -4.565 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[180]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -4.565 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[182]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -4.565 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[183]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -4.568 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[49]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -4.568 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[51]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -4.568 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[53]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -4.568 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[54]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -4.568 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[73]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -4.568 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[75]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -4.568 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[78]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -4.569 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[505]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -4.569 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[506]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -4.569 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[509]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -4.569 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[511]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -4.572 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[320]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -4.572 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[323]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -4.572 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[326]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -4.575 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[9]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -4.575 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[14]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -4.578 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[38]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -4.578 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[39]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -4.578 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[40]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -4.578 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[43]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -4.578 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[321]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -4.578 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[322]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -4.578 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[325]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -4.578 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[327]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -4.578 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[499]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -4.581 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[9]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -4.582 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[11]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -4.582 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[12]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -4.582 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[16]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -4.582 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[34]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -4.583 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[107]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -4.583 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[110]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -4.583 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[8]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -4.585 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[89]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -4.585 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[90]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -4.585 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[91]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -4.585 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[92]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -4.587 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[154]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -4.587 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[156]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -4.587 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[157]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -4.588 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[384]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -4.589 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[121]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -4.589 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[124]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -4.589 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[126]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -4.590 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[10]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -4.590 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[17]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -4.590 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[18]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -4.591 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[42]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -4.591 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[43]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -4.591 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[61]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -4.591 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[88]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -4.591 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[36]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -4.592 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[10]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -4.592 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[17]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -4.592 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[18]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -4.593 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[472]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -4.593 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[93]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -4.593 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[94]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -4.593 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[95]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -4.594 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[16]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -4.594 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[17]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -4.594 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[18]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -4.594 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[19]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -4.594 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[20]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -4.594 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[23]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -4.594 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[32]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -4.594 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_od_reg[13]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -4.595 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[440]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -4.595 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[444]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -4.595 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[445]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -4.595 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[446]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -4.596 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[120]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -4.596 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[13]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -4.596 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[17]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -4.596 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[25]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -4.598 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[123]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -4.598 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[125]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -4.598 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[127]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -4.598 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[34]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -4.598 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[3]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -4.598 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[44]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -4.598 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[4]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -4.600 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[28]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -4.600 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[30]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -4.600 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[40]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -4.600 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[372]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -4.600 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[373]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -4.600 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[374]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -4.600 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[375]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -4.600 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[60]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -4.600 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[63]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -4.600 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[304]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -4.600 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[308]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -4.600 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[38]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -4.600 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -4.602 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -4.602 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[8]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -4.602 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[11]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -4.602 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[12]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -4.602 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[0]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -4.602 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[14]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -4.602 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[2]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -4.602 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[33]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -4.602 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -4.603 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[14]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -4.603 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -4.603 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[8]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -4.603 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[9]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -4.604 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[412]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -4.604 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[414]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -4.604 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[449]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -4.604 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[451]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -4.604 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[452]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -4.604 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[453]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -4.605 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[10]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -4.606 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -4.606 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[21]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -4.607 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[346]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -4.607 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[350]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -4.607 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[288]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -4.607 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[290]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -4.607 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[292]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -4.607 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[293]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -4.609 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_CURR_WORD.current_word_q_reg[5]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -4.609 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[393]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -4.609 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[394]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -4.609 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[396]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -4.609 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[397]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -4.609 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[306]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -4.609 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[310]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -4.609 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[9].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[311]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -4.613 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/wrap_buffer_available_reg/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -4.613 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[416]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -4.613 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -4.613 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[57]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -4.613 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[59]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -4.613 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[60]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -4.613 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[61]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -4.613 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[10]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -4.614 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[344]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -4.615 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[418]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -4.615 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[11]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -4.615 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[6]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -4.616 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[347]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -4.616 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[349]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -4.616 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[351]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -4.616 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[64]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -4.616 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[68]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -4.616 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[69]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -4.616 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[71]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -4.617 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[11]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -4.617 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[6]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -4.620 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -4.622 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[62]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -4.622 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -4.622 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[103]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -4.622 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[97]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#410 Warning
Large setup violation  
There is a large setup violation of -4.622 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[98]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#411 Warning
Large setup violation  
There is a large setup violation of -4.624 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_od_reg[0]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#412 Warning
Large setup violation  
There is a large setup violation of -4.624 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_od_reg[11]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#413 Warning
Large setup violation  
There is a large setup violation of -4.626 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[0]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#414 Warning
Large setup violation  
There is a large setup violation of -4.626 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[11]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#415 Warning
Large setup violation  
There is a large setup violation of -4.626 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[2]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#416 Warning
Large setup violation  
There is a large setup violation of -4.629 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[177]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#417 Warning
Large setup violation  
There is a large setup violation of -4.629 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[179]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#418 Warning
Large setup violation  
There is a large setup violation of -4.629 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[181]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#419 Warning
Large setup violation  
There is a large setup violation of -4.629 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[43]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#420 Warning
Large setup violation  
There is a large setup violation of -4.629 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[44]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#421 Warning
Large setup violation  
There is a large setup violation of -4.629 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[45]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#422 Warning
Large setup violation  
There is a large setup violation of -4.629 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[46]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#423 Warning
Large setup violation  
There is a large setup violation of -4.629 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[47]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#424 Warning
Large setup violation  
There is a large setup violation of -4.637 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[56]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#425 Warning
Large setup violation  
There is a large setup violation of -4.643 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[330]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#426 Warning
Large setup violation  
There is a large setup violation of -4.644 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#427 Warning
Large setup violation  
There is a large setup violation of -4.644 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_CURR_WORD.current_word_q_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#428 Warning
Large setup violation  
There is a large setup violation of -4.644 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_CURR_WORD.current_word_q_reg[3]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#429 Warning
Large setup violation  
There is a large setup violation of -4.644 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_CURR_WORD.first_word_q_reg/S (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#430 Warning
Large setup violation  
There is a large setup violation of -4.646 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[423]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#431 Warning
Large setup violation  
There is a large setup violation of -4.647 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/aresetn_d_reg[0]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#432 Warning
Large setup violation  
There is a large setup violation of -4.647 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/aresetn_d_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#433 Warning
Large setup violation  
There is a large setup violation of -4.647 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[324]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#434 Warning
Large setup violation  
There is a large setup violation of -4.647 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[410]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#435 Warning
Large setup violation  
There is a large setup violation of -4.647 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[114]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#436 Warning
Large setup violation  
There is a large setup violation of -4.649 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[18]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#437 Warning
Large setup violation  
There is a large setup violation of -4.649 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[30]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#438 Warning
Large setup violation  
There is a large setup violation of -4.649 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[7]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#439 Warning
Large setup violation  
There is a large setup violation of -4.649 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_od_reg[18]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#440 Warning
Large setup violation  
There is a large setup violation of -4.650 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_gie_reg/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#441 Warning
Large setup violation  
There is a large setup violation of -4.651 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_CURR_WORD.current_word_q_reg[0]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#442 Warning
Large setup violation  
There is a large setup violation of -4.651 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[5]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#443 Warning
Large setup violation  
There is a large setup violation of -4.652 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[13]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#444 Warning
Large setup violation  
There is a large setup violation of -4.652 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[169]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#445 Warning
Large setup violation  
There is a large setup violation of -4.652 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[171]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#446 Warning
Large setup violation  
There is a large setup violation of -4.652 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[173]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#447 Warning
Large setup violation  
There is a large setup violation of -4.652 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[25]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#448 Warning
Large setup violation  
There is a large setup violation of -4.652 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[27]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#449 Warning
Large setup violation  
There is a large setup violation of -4.653 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_CURR_WORD.current_word_q_reg[4]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#450 Warning
Large setup violation  
There is a large setup violation of -4.654 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[139]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#451 Warning
Large setup violation  
There is a large setup violation of -4.655 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[109]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#452 Warning
Large setup violation  
There is a large setup violation of -4.655 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[111]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#453 Warning
Large setup violation  
There is a large setup violation of -4.655 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[24]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#454 Warning
Large setup violation  
There is a large setup violation of -4.655 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[10]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#455 Warning
Large setup violation  
There is a large setup violation of -4.655 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[14]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#456 Warning
Large setup violation  
There is a large setup violation of -4.655 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[19]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#457 Warning
Large setup violation  
There is a large setup violation of -4.655 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[29]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#458 Warning
Large setup violation  
There is a large setup violation of -4.657 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[104]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#459 Warning
Large setup violation  
There is a large setup violation of -4.658 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[401]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#460 Warning
Large setup violation  
There is a large setup violation of -4.658 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[136]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#461 Warning
Large setup violation  
There is a large setup violation of -4.658 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[170]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#462 Warning
Large setup violation  
There is a large setup violation of -4.659 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[105]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#463 Warning
Large setup violation  
There is a large setup violation of -4.659 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[106]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#464 Warning
Large setup violation  
There is a large setup violation of -4.659 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[108]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#465 Warning
Large setup violation  
There is a large setup violation of -4.660 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[4]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#466 Warning
Large setup violation  
There is a large setup violation of -4.660 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[6]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#467 Warning
Large setup violation  
There is a large setup violation of -4.660 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[427]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#468 Warning
Large setup violation  
There is a large setup violation of -4.660 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[428]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#469 Warning
Large setup violation  
There is a large setup violation of -4.660 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[429]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#470 Warning
Large setup violation  
There is a large setup violation of -4.660 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[430]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#471 Warning
Large setup violation  
There is a large setup violation of -4.660 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[138]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#472 Warning
Large setup violation  
There is a large setup violation of -4.660 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[140]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#473 Warning
Large setup violation  
There is a large setup violation of -4.660 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[141]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#474 Warning
Large setup violation  
There is a large setup violation of -4.660 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[145]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#475 Warning
Large setup violation  
There is a large setup violation of -4.660 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[146]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#476 Warning
Large setup violation  
There is a large setup violation of -4.660 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[147]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#477 Warning
Large setup violation  
There is a large setup violation of -4.660 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[149]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#478 Warning
Large setup violation  
There is a large setup violation of -4.661 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[2]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#479 Warning
Large setup violation  
There is a large setup violation of -4.661 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[30]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#480 Warning
Large setup violation  
There is a large setup violation of -4.663 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#481 Warning
Large setup violation  
There is a large setup violation of -4.663 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#482 Warning
Large setup violation  
There is a large setup violation of -4.663 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[37]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#483 Warning
Large setup violation  
There is a large setup violation of -4.663 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[44]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#484 Warning
Large setup violation  
There is a large setup violation of -4.663 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[72]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#485 Warning
Large setup violation  
There is a large setup violation of -4.663 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[76]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#486 Warning
Large setup violation  
There is a large setup violation of -4.663 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[79]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#487 Warning
Large setup violation  
There is a large setup violation of -4.664 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[100]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#488 Warning
Large setup violation  
There is a large setup violation of -4.666 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[96]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#489 Warning
Large setup violation  
There is a large setup violation of -4.666 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[99]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#490 Warning
Large setup violation  
There is a large setup violation of -4.667 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[10]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#491 Warning
Large setup violation  
There is a large setup violation of -4.667 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[23]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#492 Warning
Large setup violation  
There is a large setup violation of -4.667 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[25]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#493 Warning
Large setup violation  
There is a large setup violation of -4.667 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[27]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#494 Warning
Large setup violation  
There is a large setup violation of -4.667 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#495 Warning
Large setup violation  
There is a large setup violation of -4.667 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[424]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#496 Warning
Large setup violation  
There is a large setup violation of -4.667 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[144]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#497 Warning
Large setup violation  
There is a large setup violation of -4.669 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[2]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#498 Warning
Large setup violation  
There is a large setup violation of -4.669 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[425]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#499 Warning
Large setup violation  
There is a large setup violation of -4.669 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[426]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#500 Warning
Large setup violation  
There is a large setup violation of -4.669 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[431]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#501 Warning
Large setup violation  
There is a large setup violation of -4.669 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[148]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#502 Warning
Large setup violation  
There is a large setup violation of -4.669 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[150]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#503 Warning
Large setup violation  
There is a large setup violation of -4.669 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[151]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#504 Warning
Large setup violation  
There is a large setup violation of -4.670 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[0]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#505 Warning
Large setup violation  
There is a large setup violation of -4.672 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[46]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#506 Warning
Large setup violation  
There is a large setup violation of -4.673 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[36]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#507 Warning
Large setup violation  
There is a large setup violation of -4.678 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[40]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#508 Warning
Large setup violation  
There is a large setup violation of -4.680 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[41]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#509 Warning
Large setup violation  
There is a large setup violation of -4.680 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[44]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#510 Warning
Large setup violation  
There is a large setup violation of -4.686 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[58]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#511 Warning
Large setup violation  
There is a large setup violation of -4.687 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[117]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#512 Warning
Large setup violation  
There is a large setup violation of -4.687 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[119]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#513 Warning
Large setup violation  
There is a large setup violation of -4.688 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[498]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#514 Warning
Large setup violation  
There is a large setup violation of -4.688 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[501]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#515 Warning
Large setup violation  
There is a large setup violation of -4.688 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[503]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#516 Warning
Large setup violation  
There is a large setup violation of -4.688 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[7]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#517 Warning
Large setup violation  
There is a large setup violation of -4.690 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[84]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#518 Warning
Large setup violation  
There is a large setup violation of -4.691 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[184]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#519 Warning
Large setup violation  
There is a large setup violation of -4.692 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[496]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#520 Warning
Large setup violation  
There is a large setup violation of -4.693 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[185]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#521 Warning
Large setup violation  
There is a large setup violation of -4.694 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[497]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#522 Warning
Large setup violation  
There is a large setup violation of -4.694 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[500]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#523 Warning
Large setup violation  
There is a large setup violation of -4.694 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[15].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[502]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#524 Warning
Large setup violation  
There is a large setup violation of -4.695 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[42]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#525 Warning
Large setup violation  
There is a large setup violation of -4.695 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[43]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#526 Warning
Large setup violation  
There is a large setup violation of -4.695 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[45]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#527 Warning
Large setup violation  
There is a large setup violation of -4.695 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#528 Warning
Large setup violation  
There is a large setup violation of -4.695 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[70]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#529 Warning
Large setup violation  
There is a large setup violation of -4.695 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[216]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#530 Warning
Large setup violation  
There is a large setup violation of -4.695 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[218]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#531 Warning
Large setup violation  
There is a large setup violation of -4.695 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[220]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#532 Warning
Large setup violation  
There is a large setup violation of -4.697 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#533 Warning
Large setup violation  
There is a large setup violation of -4.698 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[22]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#534 Warning
Large setup violation  
There is a large setup violation of -4.703 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/current_word_1_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#535 Warning
Large setup violation  
There is a large setup violation of -4.703 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[420]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#536 Warning
Large setup violation  
There is a large setup violation of -4.703 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[422]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#537 Warning
Large setup violation  
There is a large setup violation of -4.704 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[65]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#538 Warning
Large setup violation  
There is a large setup violation of -4.704 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[66]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#539 Warning
Large setup violation  
There is a large setup violation of -4.704 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[67]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#540 Warning
Large setup violation  
There is a large setup violation of -4.704 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[200]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#541 Warning
Large setup violation  
There is a large setup violation of -4.704 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[202]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#542 Warning
Large setup violation  
There is a large setup violation of -4.704 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[203]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#543 Warning
Large setup violation  
There is a large setup violation of -4.704 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[207]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#544 Warning
Large setup violation  
There is a large setup violation of -4.704 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[7]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#545 Warning
Large setup violation  
There is a large setup violation of -4.704 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[7]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#546 Warning
Large setup violation  
There is a large setup violation of -4.706 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[250]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#547 Warning
Large setup violation  
There is a large setup violation of -4.706 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[252]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#548 Warning
Large setup violation  
There is a large setup violation of -4.706 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[254]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#549 Warning
Large setup violation  
There is a large setup violation of -4.707 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[4]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#550 Warning
Large setup violation  
There is a large setup violation of -4.707 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[193]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#551 Warning
Large setup violation  
There is a large setup violation of -4.707 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[196]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#552 Warning
Large setup violation  
There is a large setup violation of -4.707 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[198]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#553 Warning
Large setup violation  
There is a large setup violation of -4.709 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[417]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#554 Warning
Large setup violation  
There is a large setup violation of -4.709 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[419]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#555 Warning
Large setup violation  
There is a large setup violation of -4.709 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[421]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#556 Warning
Large setup violation  
There is a large setup violation of -4.710 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word_1_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#557 Warning
Large setup violation  
There is a large setup violation of -4.710 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[3]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#558 Warning
Large setup violation  
There is a large setup violation of -4.711 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[0]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#559 Warning
Large setup violation  
There is a large setup violation of -4.711 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#560 Warning
Large setup violation  
There is a large setup violation of -4.711 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[2]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#561 Warning
Large setup violation  
There is a large setup violation of -4.711 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[31]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#562 Warning
Large setup violation  
There is a large setup violation of -4.711 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[32]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#563 Warning
Large setup violation  
There is a large setup violation of -4.711 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[33]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#564 Warning
Large setup violation  
There is a large setup violation of -4.711 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[3]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#565 Warning
Large setup violation  
There is a large setup violation of -4.711 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[8]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#566 Warning
Large setup violation  
There is a large setup violation of -4.711 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#567 Warning
Large setup violation  
There is a large setup violation of -4.711 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[2]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#568 Warning
Large setup violation  
There is a large setup violation of -4.712 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word_1_reg[0]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#569 Warning
Large setup violation  
There is a large setup violation of -4.712 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[74]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#570 Warning
Large setup violation  
There is a large setup violation of -4.712 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[3]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#571 Warning
Large setup violation  
There is a large setup violation of -4.713 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#572 Warning
Large setup violation  
There is a large setup violation of -4.713 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[2]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#573 Warning
Large setup violation  
There is a large setup violation of -4.715 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[14]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#574 Warning
Large setup violation  
There is a large setup violation of -4.715 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[15]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#575 Warning
Large setup violation  
There is a large setup violation of -4.715 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[24]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#576 Warning
Large setup violation  
There is a large setup violation of -4.715 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#577 Warning
Large setup violation  
There is a large setup violation of -4.717 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[2]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#578 Warning
Large setup violation  
There is a large setup violation of -4.717 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[3]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#579 Warning
Large setup violation  
There is a large setup violation of -4.717 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#580 Warning
Large setup violation  
There is a large setup violation of -4.719 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[0]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#581 Warning
Large setup violation  
There is a large setup violation of -4.719 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[0]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#582 Warning
Large setup violation  
There is a large setup violation of -4.721 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[77]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#583 Warning
Large setup violation  
There is a large setup violation of -4.721 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[188]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#584 Warning
Large setup violation  
There is a large setup violation of -4.721 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[189]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#585 Warning
Large setup violation  
There is a large setup violation of -4.722 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[404]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#586 Warning
Large setup violation  
There is a large setup violation of -4.722 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[405]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#587 Warning
Large setup violation  
There is a large setup violation of -4.722 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[406]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#588 Warning
Large setup violation  
There is a large setup violation of -4.722 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[407]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#589 Warning
Large setup violation  
There is a large setup violation of -4.724 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[31]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#590 Warning
Large setup violation  
There is a large setup violation of -4.725 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_valid_i_reg/D (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#591 Warning
Large setup violation  
There is a large setup violation of -4.730 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[186]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#592 Warning
Large setup violation  
There is a large setup violation of -4.730 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[187]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#593 Warning
Large setup violation  
There is a large setup violation of -4.730 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[190]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#594 Warning
Large setup violation  
There is a large setup violation of -4.730 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[191]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#595 Warning
Large setup violation  
There is a large setup violation of -4.735 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[22]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#596 Warning
Large setup violation  
There is a large setup violation of -4.735 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[28]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#597 Warning
Large setup violation  
There is a large setup violation of -4.735 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[33]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#598 Warning
Large setup violation  
There is a large setup violation of -4.736 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[224]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#599 Warning
Large setup violation  
There is a large setup violation of -4.736 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[225]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#600 Warning
Large setup violation  
There is a large setup violation of -4.736 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[226]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#601 Warning
Large setup violation  
There is a large setup violation of -4.736 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[227]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#602 Warning
Large setup violation  
There is a large setup violation of -4.738 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[400]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#603 Warning
Large setup violation  
There is a large setup violation of -4.738 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[402]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#604 Warning
Large setup violation  
There is a large setup violation of -4.738 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[403]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#605 Warning
Large setup violation  
There is a large setup violation of -4.739 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[435]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#606 Warning
Large setup violation  
There is a large setup violation of -4.739 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[436]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#607 Warning
Large setup violation  
There is a large setup violation of -4.739 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[437]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#608 Warning
Large setup violation  
There is a large setup violation of -4.739 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[439]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#609 Warning
Large setup violation  
There is a large setup violation of -4.741 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/current_word_1_reg[0]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#610 Warning
Large setup violation  
There is a large setup violation of -4.741 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/current_word_1_reg[3]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#611 Warning
Large setup violation  
There is a large setup violation of -4.741 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/current_word_1_reg[5]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#612 Warning
Large setup violation  
There is a large setup violation of -4.741 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/first_word_reg/S (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#613 Warning
Large setup violation  
There is a large setup violation of -4.741 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[81]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#614 Warning
Large setup violation  
There is a large setup violation of -4.741 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[82]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#615 Warning
Large setup violation  
There is a large setup violation of -4.741 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[87]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#616 Warning
Large setup violation  
There is a large setup violation of -4.741 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[155]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#617 Warning
Large setup violation  
There is a large setup violation of -4.741 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[159]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#618 Warning
Large setup violation  
There is a large setup violation of -4.741 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[29]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#619 Warning
Large setup violation  
There is a large setup violation of -4.741 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[30]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#620 Warning
Large setup violation  
There is a large setup violation of -4.741 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[31]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#621 Warning
Large setup violation  
There is a large setup violation of -4.741 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[32]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#622 Warning
Large setup violation  
There is a large setup violation of -4.741 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[37]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#623 Warning
Large setup violation  
There is a large setup violation of -4.741 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[39]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#624 Warning
Large setup violation  
There is a large setup violation of -4.741 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[40]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#625 Warning
Large setup violation  
There is a large setup violation of -4.742 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[415]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#626 Warning
Large setup violation  
There is a large setup violation of -4.742 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[201]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#627 Warning
Large setup violation  
There is a large setup violation of -4.742 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[206]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#628 Warning
Large setup violation  
There is a large setup violation of -4.742 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[228]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#629 Warning
Large setup violation  
There is a large setup violation of -4.742 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[229]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#630 Warning
Large setup violation  
There is a large setup violation of -4.742 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[230]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#631 Warning
Large setup violation  
There is a large setup violation of -4.742 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[231]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#632 Warning
Large setup violation  
There is a large setup violation of -4.742 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ap_idle_reg/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#633 Warning
Large setup violation  
There is a large setup violation of -4.742 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ap_start_reg/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#634 Warning
Large setup violation  
There is a large setup violation of -4.744 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[441]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#635 Warning
Large setup violation  
There is a large setup violation of -4.744 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[443]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#636 Warning
Large setup violation  
There is a large setup violation of -4.744 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[447]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#637 Warning
Large setup violation  
There is a large setup violation of -4.744 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[457]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#638 Warning
Large setup violation  
There is a large setup violation of -4.744 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[459]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#639 Warning
Large setup violation  
There is a large setup violation of -4.744 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[461]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#640 Warning
Large setup violation  
There is a large setup violation of -4.744 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[463]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#641 Warning
Large setup violation  
There is a large setup violation of -4.745 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[197]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#642 Warning
Large setup violation  
There is a large setup violation of -4.745 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[199]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#643 Warning
Large setup violation  
There is a large setup violation of -4.745 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[11]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#644 Warning
Large setup violation  
There is a large setup violation of -4.745 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[16]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#645 Warning
Large setup violation  
There is a large setup violation of -4.745 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[27]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#646 Warning
Large setup violation  
There is a large setup violation of -4.745 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#647 Warning
Large setup violation  
There is a large setup violation of -4.746 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[471]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#648 Warning
Large setup violation  
There is a large setup violation of -4.746 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[0]/S (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#649 Warning
Large setup violation  
There is a large setup violation of -4.747 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#650 Warning
Large setup violation  
There is a large setup violation of -4.747 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[465]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#651 Warning
Large setup violation  
There is a large setup violation of -4.747 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[466]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#652 Warning
Large setup violation  
There is a large setup violation of -4.747 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[468]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#653 Warning
Large setup violation  
There is a large setup violation of -4.747 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[470]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#654 Warning
Large setup violation  
There is a large setup violation of -4.747 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[26]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#655 Warning
Large setup violation  
There is a large setup violation of -4.747 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[18]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#656 Warning
Large setup violation  
There is a large setup violation of -4.747 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[26]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#657 Warning
Large setup violation  
There is a large setup violation of -4.747 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[31]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#658 Warning
Large setup violation  
There is a large setup violation of -4.748 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[23]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#659 Warning
Large setup violation  
There is a large setup violation of -4.748 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[26]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#660 Warning
Large setup violation  
There is a large setup violation of -4.748 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[9]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#661 Warning
Large setup violation  
There is a large setup violation of -4.749 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[408]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#662 Warning
Large setup violation  
There is a large setup violation of -4.749 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[192]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#663 Warning
Large setup violation  
There is a large setup violation of -4.750 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[433]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#664 Warning
Large setup violation  
There is a large setup violation of -4.750 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[438]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#665 Warning
Large setup violation  
There is a large setup violation of -4.750 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[456]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#666 Warning
Large setup violation  
There is a large setup violation of -4.750 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[80]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#667 Warning
Large setup violation  
There is a large setup violation of -4.750 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[83]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#668 Warning
Large setup violation  
There is a large setup violation of -4.750 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[85]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#669 Warning
Large setup violation  
There is a large setup violation of -4.750 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[86]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#670 Warning
Large setup violation  
There is a large setup violation of -4.750 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[172]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#671 Warning
Large setup violation  
There is a large setup violation of -4.750 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[175]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#672 Warning
Large setup violation  
There is a large setup violation of -4.751 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[411]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#673 Warning
Large setup violation  
There is a large setup violation of -4.751 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[413]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#674 Warning
Large setup violation  
There is a large setup violation of -4.751 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[464]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#675 Warning
Large setup violation  
There is a large setup violation of -4.751 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[194]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#676 Warning
Large setup violation  
There is a large setup violation of -4.751 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[195]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#677 Warning
Large setup violation  
There is a large setup violation of -4.751 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[204]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#678 Warning
Large setup violation  
There is a large setup violation of -4.751 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[205]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#679 Warning
Large setup violation  
There is a large setup violation of -4.752 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[458]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#680 Warning
Large setup violation  
There is a large setup violation of -4.752 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[460]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#681 Warning
Large setup violation  
There is a large setup violation of -4.752 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[462]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#682 Warning
Large setup violation  
There is a large setup violation of -4.752 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[208]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#683 Warning
Large setup violation  
There is a large setup violation of -4.752 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[209]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#684 Warning
Large setup violation  
There is a large setup violation of -4.752 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[214]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#685 Warning
Large setup violation  
There is a large setup violation of -4.752 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[215]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#686 Warning
Large setup violation  
There is a large setup violation of -4.753 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[432]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#687 Warning
Large setup violation  
There is a large setup violation of -4.753 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[467]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#688 Warning
Large setup violation  
There is a large setup violation of -4.753 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[469]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#689 Warning
Large setup violation  
There is a large setup violation of -4.754 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[442]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#690 Warning
Large setup violation  
There is a large setup violation of -4.755 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[13].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[434]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#691 Warning
Large setup violation  
There is a large setup violation of -4.756 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[10].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[41]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#692 Warning
Large setup violation  
There is a large setup violation of -4.756 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[11].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[45]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#693 Warning
Large setup violation  
There is a large setup violation of -4.756 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[115]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#694 Warning
Large setup violation  
There is a large setup violation of -4.756 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[116]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#695 Warning
Large setup violation  
There is a large setup violation of -4.756 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[118]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#696 Warning
Large setup violation  
There is a large setup violation of -4.756 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[34]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#697 Warning
Large setup violation  
There is a large setup violation of -4.756 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[8].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[35]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#698 Warning
Large setup violation  
There is a large setup violation of -4.756 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_valid_i_reg/D (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#699 Warning
Large setup violation  
There is a large setup violation of -4.759 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[17]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#700 Warning
Large setup violation  
There is a large setup violation of -4.759 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[21]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#701 Warning
Large setup violation  
There is a large setup violation of -4.759 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[2]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#702 Warning
Large setup violation  
There is a large setup violation of -4.759 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[3]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#703 Warning
Large setup violation  
There is a large setup violation of -4.760 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_CURR_WORD.pre_next_word_q_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#704 Warning
Large setup violation  
There is a large setup violation of -4.760 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#705 Warning
Large setup violation  
There is a large setup violation of -4.761 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[168]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#706 Warning
Large setup violation  
There is a large setup violation of -4.761 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[210]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#707 Warning
Large setup violation  
There is a large setup violation of -4.761 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[211]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#708 Warning
Large setup violation  
There is a large setup violation of -4.761 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[212]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#709 Warning
Large setup violation  
There is a large setup violation of -4.761 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[213]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#710 Warning
Large setup violation  
There is a large setup violation of -4.762 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#711 Warning
Large setup violation  
There is a large setup violation of -4.762 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_push_block_reg/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#712 Warning
Large setup violation  
There is a large setup violation of -4.762 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_CURR_WORD.pre_next_word_q_reg[5]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#713 Warning
Large setup violation  
There is a large setup violation of -4.762 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[0]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#714 Warning
Large setup violation  
There is a large setup violation of -4.762 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[9]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#715 Warning
Large setup violation  
There is a large setup violation of -4.763 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/current_word_1_reg[4]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#716 Warning
Large setup violation  
There is a large setup violation of -4.763 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word_1_reg[3]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#717 Warning
Large setup violation  
There is a large setup violation of -4.763 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word_1_reg[4]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#718 Warning
Large setup violation  
There is a large setup violation of -4.763 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word_1_reg[5]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#719 Warning
Large setup violation  
There is a large setup violation of -4.763 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[174]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#720 Warning
Large setup violation  
There is a large setup violation of -4.766 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[13]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#721 Warning
Large setup violation  
There is a large setup violation of -4.766 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[19]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#722 Warning
Large setup violation  
There is a large setup violation of -4.766 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[4]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#723 Warning
Large setup violation  
There is a large setup violation of -4.766 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[6]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#724 Warning
Large setup violation  
There is a large setup violation of -4.768 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[12]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#725 Warning
Large setup violation  
There is a large setup violation of -4.768 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[18]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#726 Warning
Large setup violation  
There is a large setup violation of -4.768 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[20]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#727 Warning
Large setup violation  
There is a large setup violation of -4.768 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[5]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#728 Warning
Large setup violation  
There is a large setup violation of -4.770 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[4]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#729 Warning
Large setup violation  
There is a large setup violation of -4.770 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[5]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#730 Warning
Large setup violation  
There is a large setup violation of -4.770 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#731 Warning
Large setup violation  
There is a large setup violation of -4.770 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[17]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#732 Warning
Large setup violation  
There is a large setup violation of -4.770 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[24]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#733 Warning
Large setup violation  
There is a large setup violation of -4.770 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_od_reg[17]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#734 Warning
Large setup violation  
There is a large setup violation of -4.770 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_od_reg[24]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#735 Warning
Large setup violation  
There is a large setup violation of -4.773 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#736 Warning
Large setup violation  
There is a large setup violation of -4.773 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[5]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#737 Warning
Large setup violation  
There is a large setup violation of -4.776 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[30]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#738 Warning
Large setup violation  
There is a large setup violation of -4.776 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[30]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#739 Warning
Large setup violation  
There is a large setup violation of -4.779 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[6]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#740 Warning
Large setup violation  
There is a large setup violation of -4.780 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#741 Warning
Large setup violation  
There is a large setup violation of -4.781 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[233]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#742 Warning
Large setup violation  
There is a large setup violation of -4.783 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[249]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#743 Warning
Large setup violation  
There is a large setup violation of -4.783 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[251]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#744 Warning
Large setup violation  
There is a large setup violation of -4.783 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[253]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#745 Warning
Large setup violation  
There is a large setup violation of -4.789 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[219]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#746 Warning
Large setup violation  
There is a large setup violation of -4.789 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[223]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#747 Warning
Large setup violation  
There is a large setup violation of -4.790 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[234]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#748 Warning
Large setup violation  
There is a large setup violation of -4.790 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[235]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#749 Warning
Large setup violation  
There is a large setup violation of -4.790 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[236]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#750 Warning
Large setup violation  
There is a large setup violation of -4.790 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[248]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#751 Warning
Large setup violation  
There is a large setup violation of -4.792 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[255]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#752 Warning
Large setup violation  
There is a large setup violation of -4.793 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/use_wrap_buffer_reg/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#753 Warning
Large setup violation  
There is a large setup violation of -4.794 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[16]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#754 Warning
Large setup violation  
There is a large setup violation of -4.794 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[21]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#755 Warning
Large setup violation  
There is a large setup violation of -4.797 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg/S (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#756 Warning
Large setup violation  
There is a large setup violation of -4.797 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#757 Warning
Large setup violation  
There is a large setup violation of -4.797 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[386]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#758 Warning
Large setup violation  
There is a large setup violation of -4.797 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[388]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#759 Warning
Large setup violation  
There is a large setup violation of -4.797 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[390]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#760 Warning
Large setup violation  
There is a large setup violation of -4.797 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[12].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[409]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#761 Warning
Large setup violation  
There is a large setup violation of -4.797 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[38]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#762 Warning
Large setup violation  
There is a large setup violation of -4.797 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[8]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#763 Warning
Large setup violation  
There is a large setup violation of -4.801 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[448]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#764 Warning
Large setup violation  
There is a large setup violation of -4.801 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[12]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#765 Warning
Large setup violation  
There is a large setup violation of -4.801 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[24]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#766 Warning
Large setup violation  
There is a large setup violation of -4.801 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#767 Warning
Large setup violation  
There is a large setup violation of -4.801 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[31]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#768 Warning
Large setup violation  
There is a large setup violation of -4.801 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[33]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#769 Warning
Large setup violation  
There is a large setup violation of -4.802 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[27]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#770 Warning
Large setup violation  
There is a large setup violation of -4.802 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[28]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#771 Warning
Large setup violation  
There is a large setup violation of -4.803 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[450]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#772 Warning
Large setup violation  
There is a large setup violation of -4.803 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[454]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#773 Warning
Large setup violation  
There is a large setup violation of -4.803 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[14].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[455]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#774 Warning
Large setup violation  
There is a large setup violation of -4.804 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#775 Warning
Large setup violation  
There is a large setup violation of -4.804 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[2]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#776 Warning
Large setup violation  
There is a large setup violation of -4.804 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[17]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#777 Warning
Large setup violation  
There is a large setup violation of -4.804 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[24]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#778 Warning
Large setup violation  
There is a large setup violation of -4.806 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[3]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#779 Warning
Large setup violation  
There is a large setup violation of -4.806 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[240]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#780 Warning
Large setup violation  
There is a large setup violation of -4.806 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[243]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#781 Warning
Large setup violation  
There is a large setup violation of -4.806 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[245]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#782 Warning
Large setup violation  
There is a large setup violation of -4.806 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[246]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#783 Warning
Large setup violation  
There is a large setup violation of -4.806 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[247]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#784 Warning
Large setup violation  
There is a large setup violation of -4.809 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#785 Warning
Large setup violation  
There is a large setup violation of -4.813 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/current_word_1_reg[2]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#786 Warning
Large setup violation  
There is a large setup violation of -4.813 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word_1_reg[2]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#787 Warning
Large setup violation  
There is a large setup violation of -4.813 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#788 Warning
Large setup violation  
There is a large setup violation of -4.815 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#789 Warning
Large setup violation  
There is a large setup violation of -4.815 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#790 Warning
Large setup violation  
There is a large setup violation of -4.815 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#791 Warning
Large setup violation  
There is a large setup violation of -4.815 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[241]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#792 Warning
Large setup violation  
There is a large setup violation of -4.815 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[242]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#793 Warning
Large setup violation  
There is a large setup violation of -4.815 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[244]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#794 Warning
Large setup violation  
There is a large setup violation of -4.816 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[19]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#795 Warning
Large setup violation  
There is a large setup violation of -4.816 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[22]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#796 Warning
Large setup violation  
There is a large setup violation of -4.816 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[24]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#797 Warning
Large setup violation  
There is a large setup violation of -4.817 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[22]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#798 Warning
Large setup violation  
There is a large setup violation of -4.817 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[25]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#799 Warning
Large setup violation  
There is a large setup violation of -4.817 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[27]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#800 Warning
Large setup violation  
There is a large setup violation of -4.817 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[28]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#801 Warning
Large setup violation  
There is a large setup violation of -4.817 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[30]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#802 Warning
Large setup violation  
There is a large setup violation of -4.817 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[31]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#803 Warning
Large setup violation  
There is a large setup violation of -4.818 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[19]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#804 Warning
Large setup violation  
There is a large setup violation of -4.818 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[22]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#805 Warning
Large setup violation  
There is a large setup violation of -4.818 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[24]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#806 Warning
Large setup violation  
There is a large setup violation of -4.819 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#807 Warning
Large setup violation  
There is a large setup violation of -4.821 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[22]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#808 Warning
Large setup violation  
There is a large setup violation of -4.821 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_od_reg[22]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#809 Warning
Large setup violation  
There is a large setup violation of -4.822 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I_reg/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#810 Warning
Large setup violation  
There is a large setup violation of -4.826 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[26]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#811 Warning
Large setup violation  
There is a large setup violation of -4.828 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[23]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#812 Warning
Large setup violation  
There is a large setup violation of -4.828 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[29]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#813 Warning
Large setup violation  
There is a large setup violation of -4.828 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[42]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#814 Warning
Large setup violation  
There is a large setup violation of -4.830 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[57]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#815 Warning
Large setup violation  
There is a large setup violation of -4.831 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[12]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#816 Warning
Large setup violation  
There is a large setup violation of -4.831 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[31]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#817 Warning
Large setup violation  
There is a large setup violation of -4.834 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[232]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#818 Warning
Large setup violation  
There is a large setup violation of -4.835 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[41]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#819 Warning
Large setup violation  
There is a large setup violation of -4.836 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_CURR_WORD.current_word_q_reg[2]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#820 Warning
Large setup violation  
There is a large setup violation of -4.836 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_CURR_WORD.pre_next_word_q_reg[0]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#821 Warning
Large setup violation  
There is a large setup violation of -4.836 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[237]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#822 Warning
Large setup violation  
There is a large setup violation of -4.836 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[238]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#823 Warning
Large setup violation  
There is a large setup violation of -4.836 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[239]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#824 Warning
Large setup violation  
There is a large setup violation of -4.844 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[221]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#825 Warning
Large setup violation  
There is a large setup violation of -4.847 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_CURR_WORD.pre_next_word_q_reg[2]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#826 Warning
Large setup violation  
There is a large setup violation of -4.847 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_CURR_WORD.pre_next_word_q_reg[3]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#827 Warning
Large setup violation  
There is a large setup violation of -4.847 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_CURR_WORD.pre_next_word_q_reg[4]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#828 Warning
Large setup violation  
There is a large setup violation of -4.849 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[54]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#829 Warning
Large setup violation  
There is a large setup violation of -4.849 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[8]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#830 Warning
Large setup violation  
There is a large setup violation of -4.851 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[32]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#831 Warning
Large setup violation  
There is a large setup violation of -4.851 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[55]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#832 Warning
Large setup violation  
There is a large setup violation of -4.859 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#833 Warning
Large setup violation  
There is a large setup violation of -4.859 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#834 Warning
Large setup violation  
There is a large setup violation of -4.859 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#835 Warning
Large setup violation  
There is a large setup violation of -4.860 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#836 Warning
Large setup violation  
There is a large setup violation of -4.860 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[7]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#837 Warning
Large setup violation  
There is a large setup violation of -4.861 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[26]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#838 Warning
Large setup violation  
There is a large setup violation of -4.861 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[28]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#839 Warning
Large setup violation  
There is a large setup violation of -4.863 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[26]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#840 Warning
Large setup violation  
There is a large setup violation of -4.863 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[28]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#841 Warning
Large setup violation  
There is a large setup violation of -4.869 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[5]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#842 Warning
Large setup violation  
There is a large setup violation of -4.869 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[7]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#843 Warning
Large setup violation  
There is a large setup violation of -4.880 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[14]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#844 Warning
Large setup violation  
There is a large setup violation of -4.880 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[15]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#845 Warning
Large setup violation  
There is a large setup violation of -4.880 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[31]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#846 Warning
Large setup violation  
There is a large setup violation of -4.882 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[11]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#847 Warning
Large setup violation  
There is a large setup violation of -4.882 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[13]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#848 Warning
Large setup violation  
There is a large setup violation of -4.882 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[30]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#849 Warning
Large setup violation  
There is a large setup violation of -4.885 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[48]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#850 Warning
Large setup violation  
There is a large setup violation of -4.885 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[49]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#851 Warning
Large setup violation  
There is a large setup violation of -4.885 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[50]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#852 Warning
Large setup violation  
There is a large setup violation of -4.885 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[51]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#853 Warning
Large setup violation  
There is a large setup violation of -4.885 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[52]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#854 Warning
Large setup violation  
There is a large setup violation of -4.885 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[53]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#855 Warning
Large setup violation  
There is a large setup violation of -4.885 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[60]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#856 Warning
Large setup violation  
There is a large setup violation of -4.887 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#857 Warning
Large setup violation  
There is a large setup violation of -4.887 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#858 Warning
Large setup violation  
There is a large setup violation of -4.887 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#859 Warning
Large setup violation  
There is a large setup violation of -4.889 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[222]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#860 Warning
Large setup violation  
There is a large setup violation of -4.889 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[14]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#861 Warning
Large setup violation  
There is a large setup violation of -4.889 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[16]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#862 Warning
Large setup violation  
There is a large setup violation of -4.891 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[14]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#863 Warning
Large setup violation  
There is a large setup violation of -4.891 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[16]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#864 Warning
Large setup violation  
There is a large setup violation of -4.892 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[59]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#865 Warning
Large setup violation  
There is a large setup violation of -4.894 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#866 Warning
Large setup violation  
There is a large setup violation of -4.894 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[58]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#867 Warning
Large setup violation  
There is a large setup violation of -4.898 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[217]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#868 Warning
Large setup violation  
There is a large setup violation of -4.899 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[12]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#869 Warning
Large setup violation  
There is a large setup violation of -4.899 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[27]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#870 Warning
Large setup violation  
There is a large setup violation of -4.901 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[12]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#871 Warning
Large setup violation  
There is a large setup violation of -4.901 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[27]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#872 Warning
Large setup violation  
There is a large setup violation of -4.902 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[28]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#873 Warning
Large setup violation  
There is a large setup violation of -4.902 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[5]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#874 Warning
Large setup violation  
There is a large setup violation of -4.903 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[10]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#875 Warning
Large setup violation  
There is a large setup violation of -4.903 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[14]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#876 Warning
Large setup violation  
There is a large setup violation of -4.903 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_od_reg[10]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#877 Warning
Large setup violation  
There is a large setup violation of -4.903 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_od_reg[14]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#878 Warning
Large setup violation  
There is a large setup violation of -4.907 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[22]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#879 Warning
Large setup violation  
There is a large setup violation of -4.907 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[27]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#880 Warning
Large setup violation  
There is a large setup violation of -4.907 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[30]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#881 Warning
Large setup violation  
There is a large setup violation of -4.908 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_reg_ioackin_mem_ARREADY_reg/D (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#882 Warning
Large setup violation  
There is a large setup violation of -4.908 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[16]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#883 Warning
Large setup violation  
There is a large setup violation of -4.908 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[20]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#884 Warning
Large setup violation  
There is a large setup violation of -4.908 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[8]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#885 Warning
Large setup violation  
There is a large setup violation of -4.909 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[15]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#886 Warning
Large setup violation  
There is a large setup violation of -4.910 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[12]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#887 Warning
Large setup violation  
There is a large setup violation of -4.910 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[29]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#888 Warning
Large setup violation  
There is a large setup violation of -4.910 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[12]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#889 Warning
Large setup violation  
There is a large setup violation of -4.910 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[27]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#890 Warning
Large setup violation  
There is a large setup violation of -4.911 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_od_reg[12]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#891 Warning
Large setup violation  
There is a large setup violation of -4.912 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[10]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#892 Warning
Large setup violation  
There is a large setup violation of -4.912 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[26]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#893 Warning
Large setup violation  
There is a large setup violation of -4.913 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[12]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#894 Warning
Large setup violation  
There is a large setup violation of -4.913 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[27]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#895 Warning
Large setup violation  
There is a large setup violation of -4.915 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[20]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#896 Warning
Large setup violation  
There is a large setup violation of -4.915 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[25]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#897 Warning
Large setup violation  
There is a large setup violation of -4.915 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[29]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#898 Warning
Large setup violation  
There is a large setup violation of -4.917 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[20]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#899 Warning
Large setup violation  
There is a large setup violation of -4.917 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[19]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#900 Warning
Large setup violation  
There is a large setup violation of -4.917 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[24]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#901 Warning
Large setup violation  
There is a large setup violation of -4.917 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[28]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#902 Warning
Large setup violation  
There is a large setup violation of -4.918 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[13]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#903 Warning
Large setup violation  
There is a large setup violation of -4.918 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[21]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#904 Warning
Large setup violation  
There is a large setup violation of -4.918 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[25]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#905 Warning
Large setup violation  
There is a large setup violation of -4.918 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[29]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#906 Warning
Large setup violation  
There is a large setup violation of -4.918 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[31]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#907 Warning
Large setup violation  
There is a large setup violation of -4.918 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[9]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#908 Warning
Large setup violation  
There is a large setup violation of -4.920 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[13]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#909 Warning
Large setup violation  
There is a large setup violation of -4.920 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[21]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#910 Warning
Large setup violation  
There is a large setup violation of -4.920 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[25]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#911 Warning
Large setup violation  
There is a large setup violation of -4.920 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[29]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#912 Warning
Large setup violation  
There is a large setup violation of -4.920 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[31]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#913 Warning
Large setup violation  
There is a large setup violation of -4.920 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[9]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#914 Warning
Large setup violation  
There is a large setup violation of -4.930 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_od_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#915 Warning
Large setup violation  
There is a large setup violation of -4.931 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#916 Warning
Large setup violation  
There is a large setup violation of -4.932 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#917 Warning
Large setup violation  
There is a large setup violation of -4.932 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[4]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#918 Warning
Large setup violation  
There is a large setup violation of -4.932 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[5]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#919 Warning
Large setup violation  
There is a large setup violation of -4.932 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[15]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#920 Warning
Large setup violation  
There is a large setup violation of -4.934 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#921 Warning
Large setup violation  
There is a large setup violation of -4.934 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg/S (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#922 Warning
Large setup violation  
There is a large setup violation of -4.934 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[15]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#923 Warning
Large setup violation  
There is a large setup violation of -4.935 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_od_reg[15]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#924 Warning
Large setup violation  
There is a large setup violation of -4.937 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#925 Warning
Large setup violation  
There is a large setup violation of -4.940 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[3]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#926 Warning
Large setup violation  
There is a large setup violation of -4.940 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#927 Warning
Large setup violation  
There is a large setup violation of -4.940 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I_reg/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#928 Warning
Large setup violation  
There is a large setup violation of -4.940 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[3]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#929 Warning
Large setup violation  
There is a large setup violation of -4.940 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[4]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#930 Warning
Large setup violation  
There is a large setup violation of -4.940 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[5]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#931 Warning
Large setup violation  
There is a large setup violation of -4.940 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[21]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#932 Warning
Large setup violation  
There is a large setup violation of -4.940 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[25]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#933 Warning
Large setup violation  
There is a large setup violation of -4.941 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[37]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#934 Warning
Large setup violation  
There is a large setup violation of -4.941 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[39]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#935 Warning
Large setup violation  
There is a large setup violation of -4.941 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[61]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#936 Warning
Large setup violation  
There is a large setup violation of -4.941 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[62]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#937 Warning
Large setup violation  
There is a large setup violation of -4.941 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[63]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#938 Warning
Large setup violation  
There is a large setup violation of -4.942 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[3]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#939 Warning
Large setup violation  
There is a large setup violation of -4.942 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[4]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#940 Warning
Large setup violation  
There is a large setup violation of -4.942 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[5]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#941 Warning
Large setup violation  
There is a large setup violation of -4.943 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[24]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#942 Warning
Large setup violation  
There is a large setup violation of -4.943 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[38]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#943 Warning
Large setup violation  
There is a large setup violation of -4.943 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[40]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#944 Warning
Large setup violation  
There is a large setup violation of -4.946 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_reg/D (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#945 Warning
Large setup violation  
There is a large setup violation of -4.953 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/FSM_onehot_rstate_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#946 Warning
Large setup violation  
There is a large setup violation of -4.954 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[29]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#947 Warning
Large setup violation  
There is a large setup violation of -4.954 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[8]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#948 Warning
Large setup violation  
There is a large setup violation of -4.954 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[9]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#949 Warning
Large setup violation  
There is a large setup violation of -4.957 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[20]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#950 Warning
Large setup violation  
There is a large setup violation of -4.957 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[23]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#951 Warning
Large setup violation  
There is a large setup violation of -4.957 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ix_reg[8]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#952 Warning
Large setup violation  
There is a large setup violation of -4.959 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[20]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#953 Warning
Large setup violation  
There is a large setup violation of -4.959 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[23]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#954 Warning
Large setup violation  
There is a large setup violation of -4.959 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_id_reg[8]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#955 Warning
Large setup violation  
There is a large setup violation of -4.960 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[6]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#956 Warning
Large setup violation  
There is a large setup violation of -4.962 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ap_ready_reg/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#957 Warning
Large setup violation  
There is a large setup violation of -4.962 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ier_reg[0]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#958 Warning
Large setup violation  
There is a large setup violation of -4.962 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_ier_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#959 Warning
Large setup violation  
There is a large setup violation of -4.962 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_isr_reg[0]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#960 Warning
Large setup violation  
There is a large setup violation of -4.966 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[19]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#961 Warning
Large setup violation  
There is a large setup violation of -4.966 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[9]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#962 Warning
Large setup violation  
There is a large setup violation of -4.967 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[2]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#963 Warning
Large setup violation  
There is a large setup violation of -4.967 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[6]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#964 Warning
Large setup violation  
There is a large setup violation of -4.969 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#965 Warning
Large setup violation  
There is a large setup violation of -4.969 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[5]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#966 Warning
Large setup violation  
There is a large setup violation of -4.971 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_isr_reg[1]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#967 Warning
Large setup violation  
There is a large setup violation of -4.972 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[6]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#968 Warning
Large setup violation  
There is a large setup violation of -4.973 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[18]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#969 Warning
Large setup violation  
There is a large setup violation of -4.973 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[21]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#970 Warning
Large setup violation  
There is a large setup violation of -4.973 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[23]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#971 Warning
Large setup violation  
There is a large setup violation of -4.975 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[4]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#972 Warning
Large setup violation  
There is a large setup violation of -4.975 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[16]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#973 Warning
Large setup violation  
There is a large setup violation of -4.975 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[17]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#974 Warning
Large setup violation  
There is a large setup violation of -4.975 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_k_reg[22]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#975 Warning
Large setup violation  
There is a large setup violation of -4.977 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[2]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#976 Warning
Large setup violation  
There is a large setup violation of -4.979 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[16]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#977 Warning
Large setup violation  
There is a large setup violation of -4.982 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_od_reg[19]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#978 Warning
Large setup violation  
There is a large setup violation of -4.984 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[15]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#979 Warning
Large setup violation  
There is a large setup violation of -4.984 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[19]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#980 Warning
Large setup violation  
There is a large setup violation of -4.984 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[26]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#981 Warning
Large setup violation  
There is a large setup violation of -4.984 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[28]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#982 Warning
Large setup violation  
There is a large setup violation of -4.986 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[11]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#983 Warning
Large setup violation  
There is a large setup violation of -4.986 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[35]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#984 Warning
Large setup violation  
There is a large setup violation of -4.986 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[56]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#985 Warning
Large setup violation  
There is a large setup violation of -4.988 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[34]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#986 Warning
Large setup violation  
There is a large setup violation of -4.988 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_od_reg[16]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#987 Warning
Large setup violation  
There is a large setup violation of -4.988 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_od_reg[25]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#988 Warning
Large setup violation  
There is a large setup violation of -4.990 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[16]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#989 Warning
Large setup violation  
There is a large setup violation of -4.990 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[25]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#990 Warning
Large setup violation  
There is a large setup violation of -4.996 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/axi_dwidth_converter_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_ready_i_reg/D (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#991 Warning
Large setup violation  
There is a large setup violation of -4.996 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[11]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#992 Warning
Large setup violation  
There is a large setup violation of -4.996 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_iy_reg[15]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#993 Warning
Large setup violation  
There is a large setup violation of -5.002 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[23]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#994 Warning
Large setup violation  
There is a large setup violation of -5.002 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[8]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#995 Warning
Large setup violation  
There is a large setup violation of -5.005 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_input_offset_reg[15]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#996 Warning
Large setup violation  
There is a large setup violation of -5.010 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[23]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#997 Warning
Large setup violation  
There is a large setup violation of -5.010 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_od_reg[23]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#998 Warning
Large setup violation  
There is a large setup violation of -5.019 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/ap_CS_fsm_reg[7]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#999 Warning
Large setup violation  
There is a large setup violation of -5.019 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_od_reg[20]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#1000 Warning
Large setup violation  
There is a large setup violation of -5.021 ns between shell_i/PCIe/xdma_0/inst/pcie3_ip_i/inst/user_reset_reg/C (clocked by PCIe_axi_aclk) and pr_i/conv_layer_0/inst/conv_layer_CTRL_BUS_s_axi_U/int_b_reg[20]/R (clocked by CLK_DATA). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 -name refclk200 [get_ports refclk200] (Source: /nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/constrs_1/imports/constraints/ad_8k5.xdc (Line: 9))
Previous: create_clock -period 5.000 [get_ports refclk200] (Source: /nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_clk_wiz_0_0/shell_clk_wiz_0_0.xdc (Line: 56))
Related violations: <none>

XDCC-4#1 Warning
User Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous user clock constraint with the same name.
New: create_clock -period 5.000 -name refclk200 [get_ports refclk200] (Source: /nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/constrs_1/imports/constraints/refclk200.xdc (Line: 7))
Previous: create_clock -period 5.000 -name refclk200 [get_ports refclk200] (Source: /nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/constrs_1/imports/constraints/ad_8k5.xdc (Line: 9))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 -name refclk200 [get_ports refclk200] (Source: /nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/constrs_1/imports/constraints/ad_8k5.xdc (Line: 9))
Previous: create_clock -period 5.000 [get_ports refclk200] (Source: /nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_clk_wiz_0_0/shell_clk_wiz_0_0.xdc (Line: 56))
Related violations: <none>

XDCC-8#1 Warning
User Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous user clock constraint defined on the same source.
New: create_clock -period 5.000 -name refclk200 [get_ports refclk200] (Source: /nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/constrs_1/imports/constraints/refclk200.xdc (Line: 7))
Previous: create_clock -period 5.000 -name refclk200 [get_ports refclk200] (Source: /nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/constrs_1/imports/constraints/ad_8k5.xdc (Line: 9))
Related violations: <none>


