
<html><head><title>Introducing the VHDL Toolbox</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2020-08-20" />
<meta name="CreateTime" content="1597946691" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use VHDL OSS Toolbox to generate netlist views." />
<meta name="DocTitle" content="Virtuoso VHDL Toolbox User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Introducing the VHDL Toolbox" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="vhdlossuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-08-20" />
<meta name="ModifiedTime" content="1597946691" />
<meta name="NextFile" content="vhdloss_chap3.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="vhdloss_chap1.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso VHDL Toolbox User Guide -- Introducing the VHDL Toolbox" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="vhdlossuserICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vhdlossuserTOC.html">Contents</a></li><li><a class="prev" href="vhdloss_chap1.html" title="About the VHDL Integration Environment">About the VHDL Integration Env ...</a></li><li style="float: right;"><a class="viewPrint" href="vhdlossuser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="vhdloss_chap3.html" title="Netlisting a VHDL Design">Netlisting a VHDL Design</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso VHDL Toolbox User Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>2
<a id="pgfId-1022004"></a></h1>
<h1>
<a id="pgfId-1022005"></a><hr />
<a id="48263"></a>Introducing the VHDL Toolbox<hr />
</h1>

<p>
<a id="pgfId-1022094"></a>VHDL Toolbox is an integrated environment that you can use to generate netlists and run simulations. The toolbox, through a netlister, can generate default VHDL testbenches or you can include external testbenches before running a simulation. The generated netlist can then be simulated and debugged using the toolbox, or in the interactive or batch mode by using the SimVision tool (<em>xrun utility</em>).</p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1022095"></a>The SimVision tool is a part of the Cadence SimVision Analysis Environment, which is a unified graphical debug environment for Cadence simulators. For more information on SimVision user interface, see <em>SimVision User Guide</em>.</div>
<p>
<a id="pgfId-1022097"></a>In this chapter, you will learn about the following topics:</p>
<ul><li>
<a id="pgfId-1022099"></a><a href="vhdloss_chap2.html#38783">VHDL Toolbox Features</a></li><li>
<a id="pgfId-1022100"></a><a href="vhdloss_chap2.html#35848">Opening the VHDL Toolbox GUI</a></li><li>
<a id="pgfId-1022356"></a><a href="vhdloss_chap2.html#90462">VHDL Toolbox GUI</a></li><li>
<a id="pgfId-1022357"></a><a href="vhdloss_chap2.html#30597">Exiting the VHDL Toolbox</a></li></ul>




<h2>
<a id="pgfId-1022359"></a><a id="38783"></a>VHDL Toolbox Features</h2>
<p>
<a id="pgfId-1022103"></a>VHDL Toolbox uses OSS-based traversal techniques that provide high level of customization. The following are the features the toolbox:</p>

<ul><li>
<a id="pgfId-1022104"></a>Ability to set various options from the <code>.simrc</code> file. </li><li>
<a id="pgfId-1022105"></a>Built-in support for pre- and post-netlist functions for user customization. For more information, refer to <a href="vhdloss_chap3.html#17327">Customizing Pre- and Post-Processing Functions</a>.</li><li>
<a id="pgfId-1022109"></a>Automatic data type propagation from the leaf-level VHDL to the top-level schematic ports.</li><li>
<a id="pgfId-1022110"></a>Improved VHDL netlist generation that provides:<ul><li>
<a id="pgfId-1022111"></a>Netlisting of HED configuration designs.</li><li>
<a id="pgfId-1022112"></a>Support for inherited connections.</li><li>
<a id="pgfId-1022113"></a>Support for proxy symbol views that can be used to resolve inherited connections.</li><li>
<a id="pgfId-1022114"></a>Support for resolving data type conflicts in hierarchical netlists. For more details, refer to <a href="vhdloss_chap3.html#22184">Support for Type Conflict Resolution</a>.</li><li>
<a id="pgfId-1022118"></a>Support for generating netlists by using Cadence name mapping or by preserving case.</li><li>
<a id="pgfId-1022119"></a>Ability to generate single or multiple netlist files.</li><li>
<a id="pgfId-1022120"></a>Support for two types of library bindings&#8211;binding the design units to the associated DFII library or to a single logical VHDL library.</li></ul><br />
<a id="pgfId-1022122"></a>For more details, refer to <a href="vhdloss_chap3.html#84494">Chapter 3, &#8220;Netlisting a VHDL Design.&#8221;</a></li><li>
<a id="pgfId-1022124"></a>Support for simulating Verilog modules at the leaf level. For more details, refer to <a href="vhdloss_chap5.html#18364">VHDL Setup - Simulation Form</a>.<br /><div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1022125"></a>
The OSS-based netlister requires a <em>.cdb</em> or <em>.oa</em> database file in the <em>lib/cell/view</em> directory. Therefore, before netlisting, ensure that a database is created for the text views used in the design. For more details, refer to the <a href="vhdloss_chap1.html#36871">VHDL Text View Database</a> section.</div></li></ul>
















<h2>
<a id="pgfId-1022126"></a><a id="35848"></a>Opening the VHDL Toolbox GUI</h2>

<p>
<a id="pgfId-1022127"></a>There are two ways to open the VHDL Toolbox:</p>
<ul><li>
<a id="pgfId-1022128"></a>From the CIW</li><li>
<a id="pgfId-1022129"></a>From the Virtuoso Schematic Editor window</li></ul>

<p>
<a id="pgfId-1022130"></a>To open the VHDL Toolbox from the CIW:</p>

<ul><li>
<a id="pgfId-1022131"></a>In the CIW, choose <em>Tools &#8211; VHDL Toolbox</em>.<br />
<a id="pgfId-1022788"></a>The VHDL Toolbox window is displayed as shown in the figure below.<br />
<a id="pgfId-1024046"></a><div class="webflare-div-image">
<img src="images/oss_vhdltoolbox.gif" /></div></li></ul>




<p>
<a id="pgfId-1022136"></a></p>
<p>
<a id="pgfId-1022137"></a>To open the VHDL Toolbox from the Virtuoso Schematic Editor window:</p>

<ul><li>
<a id="pgfId-1024102"></a>In the Virtuoso Schematic Editor window, choose<em> Launch</em> &#8211; <em>Plugins</em> <em>&#8211; Simulation &#8211; VHDL Toolbox</em>,<em> </em>as displayed in the figure below.<br />
<a id="pgfId-1024108"></a>.<div class="webflare-div-image">
<img width="445" height="502" src="images/vhdloss_chap2-4.gif" /></div>
<a id="pgfId-1024197"></a>The VHDL Toolbox window is displayed.<br />
<a id="pgfId-1024198"></a>Alternatively, you can press the <code>Alt</code>+ <code>l</code>,<code> p</code>,<code> s </code>and<code> t </code>keys to open the VHDL Toolbox.</li></ul>





<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1024199"></a>Only a single instance of VHDL Toolbox can run at a time.</div>

<h2>
<a id="pgfId-1022146"></a><a id="90462"></a>VHDL Toolbox GUI</h2>

<p>
<a id="pgfId-1022147"></a>The VHDL Toolbox GUI consists of the following main areas:</p>
<ul><li>
<a id="pgfId-1022977"></a><a href="vhdloss_chap2.html#19670">Run Directory Group Box</a></li><li>
<a id="pgfId-1022981"></a><a href="vhdloss_chap2.html#54801">Top Level Design Group Box</a></li><li>
<a id="pgfId-1024145"></a><a href="vhdloss_chap2.html#51364">Menu Bar</a></li><li>
<a id="pgfId-1022156"></a><a href="vhdloss_chap2.html#47971">Status Line</a></li><li>
<a id="pgfId-1022157"></a><a href="vhdloss_chap2.html#14410">Fixed Menu</a></li><li>
<a id="pgfId-1022837"></a><a href="vhdloss_chap2.html#28847">Command Buttons</a><br />
<a id="pgfId-1024036"></a><div class="webflare-div-image">
<img width="681" height="371" src="images/vhdloss_chap2-5.gif" /></div></li></ul>








<h3>
<a id="pgfId-1023002"></a><a id="19670"></a>Run Dir<a id="runDir"></a>ectory Group Box</h3>

<p>
<a id="pgfId-1023901"></a>You use the <em>Run Directory</em> group box to specify the name of the directory that you want to use for netlisting and simulating the VHDL design and for creating a waveform database. You can create a new directory or specify the name of an existing directory. You can also specify a relative directory name in the <em>Run Directory</em> group box instead of specifying the complete path. Relative names are automatically expanded when you move to the next field.</p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1023902"></a>The commands on the <em><a href="vhdloss_chap2.html#cmdsmenu">Commands</a></em> and <em><a href="vhdloss_chap2.html#setupmenu">Setup</a></em> menus become available after you run the <em><a href="vhdloss_chap2.html#initrundir">Initialize Run Dir</a></em> command.</div>

<h3>
<a id="pgfId-1023058"></a><a id="54801"></a>Top Level Des<a id="topLevel"></a>ign Group Box</h3>

<p>
<a id="pgfId-1023006"></a>The <em>Top Level Design</em> group box contains fields for specifying the library, cell, and view names of the top-level design. You can either type the library, cell, and view names in the Library, Cell, and View fields, respectively, or select the required values by using <em>Library</em> <em>Browse</em>r. To open <em>Library</em> <em>Browse</em>r, click the ellipsis button next to the <em>View</em> field. You can specify the HED configuration in a similar way.</p>

<h3>
<a id="pgfId-1022192"></a><a id="51364"></a>Menu Bar</h3>

<p>
<a id="pgfId-1022193"></a>The menu bar provides access to the commands and forms required to generate a netlist and to run the simulation for your VHDL design. The menu bar contains four menus: <em>Commands,</em> <em>Setup, Results, </em>and<em> Help</em>. </p>

<h4>
<a id="pgfId-1022194"></a>Comm<a id="cmdsmenu"></a>ands Menu</h4>

<p>
<a id="pgfId-1022195"></a>The <em>Commands</em> menu contains commands as shown in the figure below.</p>

<p>
<a id="pgfId-1022199"></a></p>
<div class="webflare-div-image">
<img src="images/oss_commandsmenu_cut.gif" /></div>

<ul><li>
<a id="pgfId-1022201"></a><a id="29558"></a>Initialize R<a id="initrundir"></a>un Dir: Initializes the specified run directory for netlisting and simulation and validates the top design. For more information, refer to <a href="vhdloss_chap3.html#84494">Chapter 3, &#8220;Netlisting a VHDL Design.&#8221;</a></li><li>
<a id="pgfId-1022204"></a><a id="47351"></a>Generate <a id="generatenetlist"></a>Netlist: Triggers the netlister to generate the VHDL hierarchical netlist for the design specified in the <em>Top Level Design </em>group box. The commands on the <em>Results</em> menu become available after a netlist is generated. For more information, refer to <a href="vhdloss_chap3.html#84494">Chapter 3, &#8220;Netlisting a VHDL Design.&#8221;</a></li><li>
<a id="pgfId-1022208"></a><a id="27087"></a>Si<a id="simulate"></a>mulate: <a id="43478"></a>Triggers the process for simulating a design. For more information, refer to <a href="vhdloss_chap5.html#38952">Chapter 5, &#8220;Simulating a Netlisted VHDL Design.&#8221;</a>.</li><li>
<a id="pgfId-1022669"></a><a id="23670"></a>Compare Simulation: Compares two waveform databases. For more information, refer to <a href="vhdloss_chap5.html#38952">Chapter 5, &#8220;Simulating a Netlisted VHDL Design.&#8221;</a>.</li><li>
<a id="pgfId-1022674"></a><a id="94983"></a>Edit Test Bench: Opens the VHDL Create Test Bench form that you use to configure the properties of a testbench. For more information, refer to <a href="vhdloss_chap4.html#13916">Chapter 4, &#8220;Creating a Testbench.&#8221;</a></li><li>
<a id="pgfId-1022448"></a>Import: Runs the VHDL import tool that imports existing VHDL text files to a design library. For more information, refer to the <a actuate="user" class="URL" href="../vhdlinuser/vhdlinuserTOC.html#firstpage" show="replace" xml:link="simple">VHDL In for Virtuoso Design Environment User Guide and Reference</a>.</li><li>
<a id="pgfId-1022449"></a>Close: Closes the VHDL Toolbox window. For more information, refer to <a href="vhdloss_chap2.html#30597">Exiting the VHDL Toolbox</a>.</li></ul>







<h4>
<a id="pgfId-1022450"></a>Setu<a id="setupmenu"></a>p Menu</h4>

<p>
<a id="pgfId-1022216"></a>The <em>Setup</em> menu contains the <em>Netlist</em>, <em>Simulation</em>, and Sim <em>Comparison </em>commands that you can use to customize the netlisting and simulation flows. The following figure shows the commands available on the <em>Setup</em> menu:</p>

<p>
<a id="pgfId-1022220"></a></p>
<div class="webflare-div-image">
<img src="images/oss_setupmenu_new.gif" /></div>

<ul><li>
<a id="pgfId-1022221"></a>Netlist: Opens the VHDL Setup - Netlist form. For more information, refer to <a href="vhdloss_chap3.html#84494">Chapter 3, &#8220;Netlisting a VHDL Design.&#8221;</a></li><li>
<a id="pgfId-1022222"></a>Simulation: Opens the <em>VHDL Setup - Simulation</em> form. For more information, refer to <a href="vhdloss_chap5.html#38952">Chapter 5, &#8220;Simulating a Netlisted VHDL Design.&#8221;</a></li><li>
<a id="pgfId-1022223"></a>Sim Comparison: Opens the VHDL Setup - Sim Comparison form in which you can specify the names of the Simulation History Manager (SHM) databases to compare. In this form, you also specify the name of the output log that contains the results of comparison. For more information, refer to <a href="vhdloss_chap5.html#38952">Chapter 5, &#8220;Simulating a Netlisted VHDL Design.&#8221;</a></li></ul>



<h4>
<a id="pgfId-1022224"></a>Results Menu</h4>

<p>
<a id="pgfId-1022225"></a>The <em>Results</em> menu contains the <em>Netlist</em> command that you can use to view the netlisting results in a new window. The <em>Netlist</em> command becomes available only after a netlist is generated in a session. The following figure shows the <em>Results</em> menu:</p>

<p>
<a id="pgfId-1024069"></a></p>
<div class="webflare-div-image">
<img src="images/oss_resultsmenu_new.gif" /></div>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1023793"></a>Netlist results are displayed only if in the <em>VHDL Setup - Netlist</em> form, the <em>Single Netlist File</em> check box is selected. </div>

<h4>
<a id="pgfId-1023479"></a>Help Menu</h4>

<p>
<a id="pgfId-1023480"></a>The <em>Help</em> menu contains options to access help on using VHDL Toolbox and get online support. </p>

<h3>
<a id="pgfId-1022237"></a><a id="47971"></a>Status Line</h3>

<p>
<a id="pgfId-1022238"></a>The status line displays the status of the command that was last run.</p>

<h3>
<a id="pgfId-1022240"></a><a id="14410"></a>Fixed Menu</h3>

<p>
<a id="pgfId-1022278"></a>The fixed menu contains the following frequently used commands:</p>
<table class="webflareTable" id="#id1022241">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022246"></a></p>
<div class="webflare-div-image">
<img width="52" height="37" src="images/vhdloss_chap2-9.gif" /></div>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022250"></a>Initialize Run Dir</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022256"></a></p>
<div class="webflare-div-image">
<img width="49" height="37" src="images/vhdloss_chap2-10.gif" /></div>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022259"></a>Netlist Design</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022264"></a></p>
<div class="webflare-div-image">
<img width="49" height="37" src="images/vhdloss_chap2-11.gif" /></div>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022266"></a>Simulate Design</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022272"></a></p>
<div class="webflare-div-image">
<img width="37" height="39" src="images/vhdloss_chap2-12.gif" /></div>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022276"></a>Compare Simulation</p>
</td>
</tr>
</tbody></table>

<h3>
<a id="pgfId-1022861"></a><a id="28847"></a>Command Buttons</h3>

<p>
<a id="pgfId-1022848"></a>The two command buttons at the bottom of the VHDL Toolbox window, <em>Read</em> and <em>Edit</em>, open in Virtuoso Schematic Editor the design that you specified in the <em>Top Level Design</em> group box. </p>
<table class="webflareTable" id="#id1022890">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022895"></a></p>
<div class="webflare-div-image">
<img src="images/oss_readbutton.gif" /></div>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022897"></a>Opens in Virtuoso Schematic Editor the design that you specified in the <em>Top Level Design </em>group box for viewing.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022902"></a></p>
<div class="webflare-div-image">
<img src="images/oss_editbutton.GIF" /></div>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1022933"></a>Opens in Virtuoso Schematic Editor the design that you specified in the <em>Top Level Design</em> group box for editing.</p>
</td>
</tr>
</tbody></table>

<h2>
<a id="pgfId-1022284"></a><a id="30597"></a>Exiting the VHDL Toolbox</h2>

<p>
<a id="pgfId-1022285"></a>To exit the VHDL Toolbox from the CIW:</p>

<ul><li>
<a id="pgfId-1022286"></a>Choose <em>Commands &#8211; Close</em>.<br />
<a id="pgfId-1022697"></a>The VHDL Toolbox window closes.</li></ul>


<p>
<a id="pgfId-1022287"></a>To exit the VHDL Toolbox from the Virtuoso Schematic Editor window:</p>

<ul><li>
<a id="pgfId-1022288"></a>Click the <em>Close</em> button in the upper-right corner of the VHDL Toolbox window.<br />
<a id="pgfId-1022711"></a>The VHDL Toolbox window closes.</li></ul>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="vhdloss_chap1.html" id="prev" title="About the VHDL Integration Environment">About the VHDL Integration Env ...</a></em></b><b><em><a href="vhdloss_chap3.html" id="nex" title="Netlisting a VHDL Design">Netlisting a VHDL Design</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>