

================================================================
== Vitis HLS Report for 'fully_connected_fprop'
================================================================
* Date:           Fri Mar 14 16:55:56 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       fully_connected_fprop_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.983 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                            |                                                 |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                          Instance                          |                      Module                     |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152  |fully_connected_fprop_Pipeline_VITIS_LOOP_262_2  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_259_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       65|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    67|     4682|     5450|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      473|    -|
|Register             |        -|     -|      586|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    67|     5268|     5988|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     6|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+
    |dadd_64ns_64ns_64_8_full_dsp_1_U13                          |dadd_64ns_64ns_64_8_full_dsp_1                   |        0|   3|   685|   635|    0|
    |dadddsub_64ns_64ns_64_8_full_dsp_1_U12                      |dadddsub_64ns_64ns_64_8_full_dsp_1               |        0|   3|   685|   635|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U14                           |ddiv_64ns_64ns_64_31_no_dsp_1                    |        0|   0|     0|     0|    0|
    |dexp_64ns_64ns_64_30_full_dsp_1_U15                         |dexp_64ns_64ns_64_30_full_dsp_1                  |        0|  26|  1289|  1910|    0|
    |dexp_64ns_64ns_64_30_full_dsp_1_U16                         |dexp_64ns_64ns_64_30_full_dsp_1                  |        0|  26|  1289|  1910|    0|
    |grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152  |fully_connected_fprop_Pipeline_VITIS_LOOP_262_2  |        0|   9|   734|   360|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+
    |Total                                                       |                                                 |        0|  67|  4682|  5450|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln259_fu_213_p2   |         +|   0|  0|  24|          17|           1|
    |icmp_ln259_fu_208_p2  |      icmp|   0|  0|  39|          32|          32|
    |xor_ln11_fu_254_p2    |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  65|          50|          35|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  390|         82|    1|         82|
    |grp_fu_164_ce      |   14|          3|    1|          3|
    |grp_fu_164_opcode  |   20|          4|    2|          8|
    |grp_fu_164_p0      |   20|          4|   64|        256|
    |grp_fu_164_p1      |   20|          4|   64|        256|
    |i_fu_106           |    9|          2|   17|         34|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  473|         99|  149|        639|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |add_i_reg_367                                                            |  64|   0|   64|          0|
    |ap_CS_fsm                                                                |  81|   0|   81|          0|
    |c5_conv_layer1_map_count_read_reg_309                                    |  32|   0|   32|          0|
    |div_i_reg_372                                                            |  64|   0|   64|          0|
    |em_reg_361                                                               |  64|   0|   64|          0|
    |ep_reg_355                                                               |  64|   0|   64|          0|
    |grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_319                                                              |  17|   0|   17|          0|
    |i_fu_106                                                                 |  17|   0|   17|          0|
    |output_layer1_map_count_read_reg_304                                     |  32|   0|   32|          0|
    |output_layer2_b_load_reg_337                                             |  64|   0|   64|          0|
    |reg_186                                                                  |  64|   0|   64|          0|
    |trunc_ln259_1_reg_327                                                    |  11|   0|   11|          0|
    |trunc_ln259_reg_314                                                      |  11|   0|   11|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    | 586|   0|  586|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-----------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|        fully_connected_fprop|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|        fully_connected_fprop|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|        fully_connected_fprop|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|        fully_connected_fprop|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|        fully_connected_fprop|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|        fully_connected_fprop|  return value|
|ap_ce                               |   in|    1|  ap_ctrl_hs|        fully_connected_fprop|  return value|
|ap_core                             |   in|    8|     ap_none|                      ap_core|        scalar|
|ap_part                             |   in|    8|     ap_none|                      ap_part|        scalar|
|ap_parent                           |   in|    8|     ap_none|                    ap_parent|        scalar|
|c5_conv_layer1_map_w                |   in|   32|     ap_none|         c5_conv_layer1_map_w|       pointer|
|c5_conv_layer1_map_h                |   in|   32|     ap_none|         c5_conv_layer1_map_h|       pointer|
|c5_conv_layer1_map_count            |   in|   32|     ap_none|     c5_conv_layer1_map_count|       pointer|
|c5_conv_layer1_kernel_w             |   in|   32|     ap_none|      c5_conv_layer1_kernel_w|       pointer|
|c5_conv_layer1_kernel_h             |   in|   32|     ap_none|      c5_conv_layer1_kernel_h|       pointer|
|c5_conv_layer1_kernel_count         |   in|   32|     ap_none|  c5_conv_layer1_kernel_count|       pointer|
|c5_conv_layer2_data_address0        |  out|   17|   ap_memory|          c5_conv_layer2_data|         array|
|c5_conv_layer2_data_ce0             |  out|    1|   ap_memory|          c5_conv_layer2_data|         array|
|c5_conv_layer2_data_q0              |   in|   64|   ap_memory|          c5_conv_layer2_data|         array|
|c5_conv_layer2_error_address0       |  out|   17|   ap_memory|         c5_conv_layer2_error|         array|
|c5_conv_layer2_error_ce0            |  out|    1|   ap_memory|         c5_conv_layer2_error|         array|
|c5_conv_layer2_error_we0            |  out|    1|   ap_memory|         c5_conv_layer2_error|         array|
|c5_conv_layer2_error_d0             |  out|   64|   ap_memory|         c5_conv_layer2_error|         array|
|c5_conv_layer2_error_q0             |   in|   64|   ap_memory|         c5_conv_layer2_error|         array|
|c5_conv_layer2_error_address1       |  out|   17|   ap_memory|         c5_conv_layer2_error|         array|
|c5_conv_layer2_error_ce1            |  out|    1|   ap_memory|         c5_conv_layer2_error|         array|
|c5_conv_layer2_error_we1            |  out|    1|   ap_memory|         c5_conv_layer2_error|         array|
|c5_conv_layer2_error_d1             |  out|   64|   ap_memory|         c5_conv_layer2_error|         array|
|c5_conv_layer2_error_q1             |   in|   64|   ap_memory|         c5_conv_layer2_error|         array|
|c5_conv_layer2_b_address0           |  out|    7|   ap_memory|             c5_conv_layer2_b|         array|
|c5_conv_layer2_b_ce0                |  out|    1|   ap_memory|             c5_conv_layer2_b|         array|
|c5_conv_layer2_b_we0                |  out|    1|   ap_memory|             c5_conv_layer2_b|         array|
|c5_conv_layer2_b_d0                 |  out|   64|   ap_memory|             c5_conv_layer2_b|         array|
|c5_conv_layer2_b_q0                 |   in|   64|   ap_memory|             c5_conv_layer2_b|         array|
|c5_conv_layer2_b_address1           |  out|    7|   ap_memory|             c5_conv_layer2_b|         array|
|c5_conv_layer2_b_ce1                |  out|    1|   ap_memory|             c5_conv_layer2_b|         array|
|c5_conv_layer2_b_we1                |  out|    1|   ap_memory|             c5_conv_layer2_b|         array|
|c5_conv_layer2_b_d1                 |  out|   64|   ap_memory|             c5_conv_layer2_b|         array|
|c5_conv_layer2_b_q1                 |   in|   64|   ap_memory|             c5_conv_layer2_b|         array|
|c5_conv_layer2_db_address0          |  out|    7|   ap_memory|            c5_conv_layer2_db|         array|
|c5_conv_layer2_db_ce0               |  out|    1|   ap_memory|            c5_conv_layer2_db|         array|
|c5_conv_layer2_db_we0               |  out|    1|   ap_memory|            c5_conv_layer2_db|         array|
|c5_conv_layer2_db_d0                |  out|   64|   ap_memory|            c5_conv_layer2_db|         array|
|c5_conv_layer2_db_q0                |   in|   64|   ap_memory|            c5_conv_layer2_db|         array|
|c5_conv_layer2_db_address1          |  out|    7|   ap_memory|            c5_conv_layer2_db|         array|
|c5_conv_layer2_db_ce1               |  out|    1|   ap_memory|            c5_conv_layer2_db|         array|
|c5_conv_layer2_db_we1               |  out|    1|   ap_memory|            c5_conv_layer2_db|         array|
|c5_conv_layer2_db_d1                |  out|   64|   ap_memory|            c5_conv_layer2_db|         array|
|c5_conv_layer2_db_q1                |   in|   64|   ap_memory|            c5_conv_layer2_db|         array|
|c5_conv_layer2_W_address0           |  out|   16|   ap_memory|             c5_conv_layer2_W|         array|
|c5_conv_layer2_W_ce0                |  out|    1|   ap_memory|             c5_conv_layer2_W|         array|
|c5_conv_layer2_W_we0                |  out|    1|   ap_memory|             c5_conv_layer2_W|         array|
|c5_conv_layer2_W_d0                 |  out|   64|   ap_memory|             c5_conv_layer2_W|         array|
|c5_conv_layer2_W_q0                 |   in|   64|   ap_memory|             c5_conv_layer2_W|         array|
|c5_conv_layer2_W_address1           |  out|   16|   ap_memory|             c5_conv_layer2_W|         array|
|c5_conv_layer2_W_ce1                |  out|    1|   ap_memory|             c5_conv_layer2_W|         array|
|c5_conv_layer2_W_we1                |  out|    1|   ap_memory|             c5_conv_layer2_W|         array|
|c5_conv_layer2_W_d1                 |  out|   64|   ap_memory|             c5_conv_layer2_W|         array|
|c5_conv_layer2_W_q1                 |   in|   64|   ap_memory|             c5_conv_layer2_W|         array|
|c5_conv_layer2_dW_address0          |  out|   16|   ap_memory|            c5_conv_layer2_dW|         array|
|c5_conv_layer2_dW_ce0               |  out|    1|   ap_memory|            c5_conv_layer2_dW|         array|
|c5_conv_layer2_dW_we0               |  out|    1|   ap_memory|            c5_conv_layer2_dW|         array|
|c5_conv_layer2_dW_d0                |  out|   64|   ap_memory|            c5_conv_layer2_dW|         array|
|c5_conv_layer2_dW_q0                |   in|   64|   ap_memory|            c5_conv_layer2_dW|         array|
|c5_conv_layer2_dW_address1          |  out|   16|   ap_memory|            c5_conv_layer2_dW|         array|
|c5_conv_layer2_dW_ce1               |  out|    1|   ap_memory|            c5_conv_layer2_dW|         array|
|c5_conv_layer2_dW_we1               |  out|    1|   ap_memory|            c5_conv_layer2_dW|         array|
|c5_conv_layer2_dW_d1                |  out|   64|   ap_memory|            c5_conv_layer2_dW|         array|
|c5_conv_layer2_dW_q1                |   in|   64|   ap_memory|            c5_conv_layer2_dW|         array|
|c5_conv_layer2_map_common_address0  |  out|   10|   ap_memory|    c5_conv_layer2_map_common|         array|
|c5_conv_layer2_map_common_ce0       |  out|    1|   ap_memory|    c5_conv_layer2_map_common|         array|
|c5_conv_layer2_map_common_we0       |  out|    1|   ap_memory|    c5_conv_layer2_map_common|         array|
|c5_conv_layer2_map_common_d0        |  out|   64|   ap_memory|    c5_conv_layer2_map_common|         array|
|c5_conv_layer2_map_common_q0        |   in|   64|   ap_memory|    c5_conv_layer2_map_common|         array|
|c5_conv_layer2_map_common_address1  |  out|   10|   ap_memory|    c5_conv_layer2_map_common|         array|
|c5_conv_layer2_map_common_ce1       |  out|    1|   ap_memory|    c5_conv_layer2_map_common|         array|
|c5_conv_layer2_map_common_we1       |  out|    1|   ap_memory|    c5_conv_layer2_map_common|         array|
|c5_conv_layer2_map_common_d1        |  out|   64|   ap_memory|    c5_conv_layer2_map_common|         array|
|c5_conv_layer2_map_common_q1        |   in|   64|   ap_memory|    c5_conv_layer2_map_common|         array|
|output_layer1_map_w                 |   in|   32|     ap_none|          output_layer1_map_w|       pointer|
|output_layer1_map_h                 |   in|   32|     ap_none|          output_layer1_map_h|       pointer|
|output_layer1_map_count             |   in|   32|     ap_none|      output_layer1_map_count|       pointer|
|output_layer1_kernel_w              |   in|   32|     ap_none|       output_layer1_kernel_w|       pointer|
|output_layer1_kernel_h              |   in|   32|     ap_none|       output_layer1_kernel_h|       pointer|
|output_layer1_kernel_count          |   in|   32|     ap_none|   output_layer1_kernel_count|       pointer|
|output_layer2_data_address0         |  out|   17|   ap_memory|           output_layer2_data|         array|
|output_layer2_data_ce0              |  out|    1|   ap_memory|           output_layer2_data|         array|
|output_layer2_data_we0              |  out|    1|   ap_memory|           output_layer2_data|         array|
|output_layer2_data_d0               |  out|   64|   ap_memory|           output_layer2_data|         array|
|output_layer2_error_address0        |  out|   17|   ap_memory|          output_layer2_error|         array|
|output_layer2_error_ce0             |  out|    1|   ap_memory|          output_layer2_error|         array|
|output_layer2_error_we0             |  out|    1|   ap_memory|          output_layer2_error|         array|
|output_layer2_error_d0              |  out|   64|   ap_memory|          output_layer2_error|         array|
|output_layer2_error_q0              |   in|   64|   ap_memory|          output_layer2_error|         array|
|output_layer2_error_address1        |  out|   17|   ap_memory|          output_layer2_error|         array|
|output_layer2_error_ce1             |  out|    1|   ap_memory|          output_layer2_error|         array|
|output_layer2_error_we1             |  out|    1|   ap_memory|          output_layer2_error|         array|
|output_layer2_error_d1              |  out|   64|   ap_memory|          output_layer2_error|         array|
|output_layer2_error_q1              |   in|   64|   ap_memory|          output_layer2_error|         array|
|output_layer2_b_address0            |  out|    7|   ap_memory|              output_layer2_b|         array|
|output_layer2_b_ce0                 |  out|    1|   ap_memory|              output_layer2_b|         array|
|output_layer2_b_q0                  |   in|   64|   ap_memory|              output_layer2_b|         array|
|output_layer2_db_address0           |  out|    7|   ap_memory|             output_layer2_db|         array|
|output_layer2_db_ce0                |  out|    1|   ap_memory|             output_layer2_db|         array|
|output_layer2_db_we0                |  out|    1|   ap_memory|             output_layer2_db|         array|
|output_layer2_db_d0                 |  out|   64|   ap_memory|             output_layer2_db|         array|
|output_layer2_db_q0                 |   in|   64|   ap_memory|             output_layer2_db|         array|
|output_layer2_db_address1           |  out|    7|   ap_memory|             output_layer2_db|         array|
|output_layer2_db_ce1                |  out|    1|   ap_memory|             output_layer2_db|         array|
|output_layer2_db_we1                |  out|    1|   ap_memory|             output_layer2_db|         array|
|output_layer2_db_d1                 |  out|   64|   ap_memory|             output_layer2_db|         array|
|output_layer2_db_q1                 |   in|   64|   ap_memory|             output_layer2_db|         array|
|output_layer2_W_address0            |  out|   16|   ap_memory|              output_layer2_W|         array|
|output_layer2_W_ce0                 |  out|    1|   ap_memory|              output_layer2_W|         array|
|output_layer2_W_q0                  |   in|   64|   ap_memory|              output_layer2_W|         array|
|output_layer2_dW_address0           |  out|   16|   ap_memory|             output_layer2_dW|         array|
|output_layer2_dW_ce0                |  out|    1|   ap_memory|             output_layer2_dW|         array|
|output_layer2_dW_we0                |  out|    1|   ap_memory|             output_layer2_dW|         array|
|output_layer2_dW_d0                 |  out|   64|   ap_memory|             output_layer2_dW|         array|
|output_layer2_dW_q0                 |   in|   64|   ap_memory|             output_layer2_dW|         array|
|output_layer2_dW_address1           |  out|   16|   ap_memory|             output_layer2_dW|         array|
|output_layer2_dW_ce1                |  out|    1|   ap_memory|             output_layer2_dW|         array|
|output_layer2_dW_we1                |  out|    1|   ap_memory|             output_layer2_dW|         array|
|output_layer2_dW_d1                 |  out|   64|   ap_memory|             output_layer2_dW|         array|
|output_layer2_dW_q1                 |   in|   64|   ap_memory|             output_layer2_dW|         array|
|output_layer2_map_common_address0   |  out|   10|   ap_memory|     output_layer2_map_common|         array|
|output_layer2_map_common_ce0        |  out|    1|   ap_memory|     output_layer2_map_common|         array|
|output_layer2_map_common_we0        |  out|    1|   ap_memory|     output_layer2_map_common|         array|
|output_layer2_map_common_d0         |  out|   64|   ap_memory|     output_layer2_map_common|         array|
|output_layer2_map_common_q0         |   in|   64|   ap_memory|     output_layer2_map_common|         array|
|output_layer2_map_common_address1   |  out|   10|   ap_memory|     output_layer2_map_common|         array|
|output_layer2_map_common_ce1        |  out|    1|   ap_memory|     output_layer2_map_common|         array|
|output_layer2_map_common_we1        |  out|    1|   ap_memory|     output_layer2_map_common|         array|
|output_layer2_map_common_d1         |  out|   64|   ap_memory|     output_layer2_map_common|         array|
|output_layer2_map_common_q1         |   in|   64|   ap_memory|     output_layer2_map_common|         array|
+------------------------------------+-----+-----+------------+-----------------------------+--------------+

