<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Yaul: CPU Registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Yaul
   &#160;<span id="projectnumber">Git hash ab18d1c</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__CPU__REGISTERS.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">CPU Registers</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__registers.html">cpu_registers</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represent the register configuration.  <a href="structcpu__registers.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga947c390d9ee4c40173b9cfd60aac4b4c"><td class="memItemLeft" align="right" valign="top"><a id="ga947c390d9ee4c40173b9cfd60aac4b4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#ga947c390d9ee4c40173b9cfd60aac4b4c">CPU_SR_T_BIT_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga947c390d9ee4c40173b9cfd60aac4b4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU <code>sr</code> register <code>T</code> bit that indicates carry/borrow or overflow/underflow. <br /></td></tr>
<tr class="separator:ga947c390d9ee4c40173b9cfd60aac4b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac52049ea86e4314b2a3444c60a2fc023"><td class="memItemLeft" align="right" valign="top"><a id="gac52049ea86e4314b2a3444c60a2fc023"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#gac52049ea86e4314b2a3444c60a2fc023">CPU_SR_S_BIT_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gac52049ea86e4314b2a3444c60a2fc023"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU <code>sr</code> register <code>S</code> bit is used by the multiply/accumulate instructions. <br /></td></tr>
<tr class="separator:gac52049ea86e4314b2a3444c60a2fc023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaad2c8295a2578b178750308eab38f76"><td class="memItemLeft" align="right" valign="top"><a id="gaaad2c8295a2578b178750308eab38f76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#gaaad2c8295a2578b178750308eab38f76">CPU_SR_I_BITS_MASK</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr class="memdesc:gaaad2c8295a2578b178750308eab38f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU <code>sr</code> register <code>I</code> bits are used for the interrupt mask bits. <br /></td></tr>
<tr class="separator:gaaad2c8295a2578b178750308eab38f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e7e0ca305bd41e1234b5e03b282dfd"><td class="memItemLeft" align="right" valign="top"><a id="ga54e7e0ca305bd41e1234b5e03b282dfd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#ga54e7e0ca305bd41e1234b5e03b282dfd">CPU_SR_Q_BIT_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:ga54e7e0ca305bd41e1234b5e03b282dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU <code>sr</code> register <code>Q</code> bit used by <code>div0u</code>, <code>divu0s</code>, and <code>div1</code> instructions. <br /></td></tr>
<tr class="separator:ga54e7e0ca305bd41e1234b5e03b282dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40581c85372020540c8d3ac3d5e99a5a"><td class="memItemLeft" align="right" valign="top"><a id="ga40581c85372020540c8d3ac3d5e99a5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#ga40581c85372020540c8d3ac3d5e99a5a">CPU_SR_M_BIT_MASK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:ga40581c85372020540c8d3ac3d5e99a5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU <code>sr</code> register <code>M</code> bit used by <code>divu0</code>, <code>divu0s</code>, and <code>div1</code> instructions. <br /></td></tr>
<tr class="separator:ga40581c85372020540c8d3ac3d5e99a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaf1d459c6962a5eae2393f9853095fcdf"><td class="memItemLeft" align="right" valign="top"><a id="gaf1d459c6962a5eae2393f9853095fcdf"></a>
typedef struct <a class="el" href="structcpu__registers.html">cpu_registers</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#gaf1d459c6962a5eae2393f9853095fcdf">cpu_registers_t</a></td></tr>
<tr class="memdesc:gaf1d459c6962a5eae2393f9853095fcdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represent the register configuration. <br /></td></tr>
<tr class="separator:gaf1d459c6962a5eae2393f9853095fcdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga0c4d0a064d63439a2aa883deaa7156bf"><td class="memItemLeft" align="right" valign="top">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#ga0c4d0a064d63439a2aa883deaa7156bf">cpu_reg_gbr_set</a> (uint32_t reg_gbr)</td></tr>
<tr class="memdesc:ga0c4d0a064d63439a2aa883deaa7156bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the <code>gbr</code> register.  <a href="group__CPU__REGISTERS.html#ga0c4d0a064d63439a2aa883deaa7156bf">More...</a><br /></td></tr>
<tr class="separator:ga0c4d0a064d63439a2aa883deaa7156bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1f159d141f9187ccbc84e900055fde"><td class="memItemLeft" align="right" valign="top">static uint32_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#gaaf1f159d141f9187ccbc84e900055fde">cpu_reg_gbr_get</a> (void)</td></tr>
<tr class="memdesc:gaaf1f159d141f9187ccbc84e900055fde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the 32-bit value of the <code>gbr</code> register.  <a href="group__CPU__REGISTERS.html#gaaf1f159d141f9187ccbc84e900055fde">More...</a><br /></td></tr>
<tr class="separator:gaaf1f159d141f9187ccbc84e900055fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee5d0455c38ca1d50e7f000ff3058396"><td class="memItemLeft" align="right" valign="top">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#gaee5d0455c38ca1d50e7f000ff3058396">cpu_reg_vbr_set</a> (uint32_t reg_vbr)</td></tr>
<tr class="memdesc:gaee5d0455c38ca1d50e7f000ff3058396"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the <code>vbr</code> register.  <a href="group__CPU__REGISTERS.html#gaee5d0455c38ca1d50e7f000ff3058396">More...</a><br /></td></tr>
<tr class="separator:gaee5d0455c38ca1d50e7f000ff3058396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d8d1473b36be328d6132fed36150d6"><td class="memItemLeft" align="right" valign="top">static uint32_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#ga91d8d1473b36be328d6132fed36150d6">cpu_reg_vbr_get</a> (void)</td></tr>
<tr class="memdesc:ga91d8d1473b36be328d6132fed36150d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the 32-bit value of the <code>vbr</code> register.  <a href="group__CPU__REGISTERS.html#ga91d8d1473b36be328d6132fed36150d6">More...</a><br /></td></tr>
<tr class="separator:ga91d8d1473b36be328d6132fed36150d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b296e12b397ca7c56a786e65227146"><td class="memItemLeft" align="right" valign="top">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#ga05b296e12b397ca7c56a786e65227146">cpu_reg_mach_set</a> (uint32_t reg_mach)</td></tr>
<tr class="memdesc:ga05b296e12b397ca7c56a786e65227146"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the <code>mach</code> register.  <a href="group__CPU__REGISTERS.html#ga05b296e12b397ca7c56a786e65227146">More...</a><br /></td></tr>
<tr class="separator:ga05b296e12b397ca7c56a786e65227146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54071d8c961df3a9b501c963f698f8a"><td class="memItemLeft" align="right" valign="top">static uint32_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#gac54071d8c961df3a9b501c963f698f8a">cpu_reg_mach_get</a> (void)</td></tr>
<tr class="memdesc:gac54071d8c961df3a9b501c963f698f8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the 32-bit value of the <code>mach</code> register.  <a href="group__CPU__REGISTERS.html#gac54071d8c961df3a9b501c963f698f8a">More...</a><br /></td></tr>
<tr class="separator:gac54071d8c961df3a9b501c963f698f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac981758eacfb2dcd1a14fff5dc010faa"><td class="memItemLeft" align="right" valign="top">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#gac981758eacfb2dcd1a14fff5dc010faa">cpu_reg_macl_set</a> (uint32_t reg_macl)</td></tr>
<tr class="memdesc:gac981758eacfb2dcd1a14fff5dc010faa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the <code>macl</code> register.  <a href="group__CPU__REGISTERS.html#gac981758eacfb2dcd1a14fff5dc010faa">More...</a><br /></td></tr>
<tr class="separator:gac981758eacfb2dcd1a14fff5dc010faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bf496606b9cde31087803b87042f0a4"><td class="memItemLeft" align="right" valign="top">static uint32_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#ga4bf496606b9cde31087803b87042f0a4">cpu_reg_macl_get</a> (void)</td></tr>
<tr class="memdesc:ga4bf496606b9cde31087803b87042f0a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the 32-bit value of the <code>macl</code> register.  <a href="group__CPU__REGISTERS.html#ga4bf496606b9cde31087803b87042f0a4">More...</a><br /></td></tr>
<tr class="separator:ga4bf496606b9cde31087803b87042f0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab1674f503b5de2f2115fcc773677899"><td class="memItemLeft" align="right" valign="top">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#gaab1674f503b5de2f2115fcc773677899">cpu_reg_pr_set</a> (uint32_t reg_pr)</td></tr>
<tr class="memdesc:gaab1674f503b5de2f2115fcc773677899"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the <code>pr</code> register.  <a href="group__CPU__REGISTERS.html#gaab1674f503b5de2f2115fcc773677899">More...</a><br /></td></tr>
<tr class="separator:gaab1674f503b5de2f2115fcc773677899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14b4fc6003f17e45c2195b94f2880781"><td class="memItemLeft" align="right" valign="top">static uint32_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#ga14b4fc6003f17e45c2195b94f2880781">cpu_reg_pr_get</a> (void)</td></tr>
<tr class="memdesc:ga14b4fc6003f17e45c2195b94f2880781"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the 32-bit value of the <code>pr</code> register.  <a href="group__CPU__REGISTERS.html#ga14b4fc6003f17e45c2195b94f2880781">More...</a><br /></td></tr>
<tr class="separator:ga14b4fc6003f17e45c2195b94f2880781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03c662e3d6562ec3f13a2b4aae93a5ee"><td class="memItemLeft" align="right" valign="top">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#ga03c662e3d6562ec3f13a2b4aae93a5ee">cpu_reg_sr_set</a> (uint32_t reg_sr)</td></tr>
<tr class="memdesc:ga03c662e3d6562ec3f13a2b4aae93a5ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the <code>sr</code> register.  <a href="group__CPU__REGISTERS.html#ga03c662e3d6562ec3f13a2b4aae93a5ee">More...</a><br /></td></tr>
<tr class="separator:ga03c662e3d6562ec3f13a2b4aae93a5ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf7f3c900c4aa638085fa27639bc8dc"><td class="memItemLeft" align="right" valign="top">static uint32_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#ga0cf7f3c900c4aa638085fa27639bc8dc">cpu_reg_sr_get</a> (void)</td></tr>
<tr class="memdesc:ga0cf7f3c900c4aa638085fa27639bc8dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the 32-bit value of the <code>sr</code> register.  <a href="group__CPU__REGISTERS.html#ga0cf7f3c900c4aa638085fa27639bc8dc">More...</a><br /></td></tr>
<tr class="separator:ga0cf7f3c900c4aa638085fa27639bc8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bddaf287b5e8c40bad25d20cf868fc"><td class="memItemLeft" align="right" valign="top">static uint32_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#ga04bddaf287b5e8c40bad25d20cf868fc">cpu_reg_fp_get</a> (void)</td></tr>
<tr class="memdesc:ga04bddaf287b5e8c40bad25d20cf868fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the 32-bit value of the <code>fp</code> (or <code>r14</code>) register.  <a href="group__CPU__REGISTERS.html#ga04bddaf287b5e8c40bad25d20cf868fc">More...</a><br /></td></tr>
<tr class="separator:ga04bddaf287b5e8c40bad25d20cf868fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ff8d2fc0cc2d527c785f3669ade49a"><td class="memItemLeft" align="right" valign="top">static uint32_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#gad2ff8d2fc0cc2d527c785f3669ade49a">cpu_reg_sp_get</a> (void)</td></tr>
<tr class="memdesc:gad2ff8d2fc0cc2d527c785f3669ade49a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the 32-bit value of the <code>sp</code> register.  <a href="group__CPU__REGISTERS.html#gad2ff8d2fc0cc2d527c785f3669ade49a">More...</a><br /></td></tr>
<tr class="separator:gad2ff8d2fc0cc2d527c785f3669ade49a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga04bddaf287b5e8c40bad25d20cf868fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04bddaf287b5e8c40bad25d20cf868fc">&#9670;&nbsp;</a></span>cpu_reg_fp_get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_reg_fp_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Obtain the 32-bit value of the <code>fp</code> (or <code>r14</code>) register. </p>
<p>The appropriate <code>fp</code> (or <code>r14</code>) value will be returned depending on which CPU you're executing this inlined function on.</p>
<dl class="section note"><dt>Note</dt><dd>Yaul passes <code>-fomit-frame-pointer</code> to GCC, so the the frame pointer is not being tracked.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the <code>fp</code> (or <code>r14</code>) register. </dd></dl>

</div>
</div>
<a id="gaaf1f159d141f9187ccbc84e900055fde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf1f159d141f9187ccbc84e900055fde">&#9670;&nbsp;</a></span>cpu_reg_gbr_get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_reg_gbr_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Obtain the 32-bit value of the <code>gbr</code> register. </p>
<p>The appropriate <code>gbr</code> value will be returned depending on which CPU you're executing this inlined function on.</p>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the <code>gbr</code> register. </dd></dl>

</div>
</div>
<a id="ga0c4d0a064d63439a2aa883deaa7156bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c4d0a064d63439a2aa883deaa7156bf">&#9670;&nbsp;</a></span>cpu_reg_gbr_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_reg_gbr_set </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg_gbr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the <code>gbr</code> register. </p>
<p>The appropriate <code>gbr</code> value will be set depending on which CPU you're executing this inlined function on.</p>
<dl class="section warning"><dt>Warning</dt><dd>Yaul may use this register at some point in the future.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_gbr</td><td>The 32-bit value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac54071d8c961df3a9b501c963f698f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac54071d8c961df3a9b501c963f698f8a">&#9670;&nbsp;</a></span>cpu_reg_mach_get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_reg_mach_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Obtain the 32-bit value of the <code>mach</code> register. </p>
<p>The appropriate <code>mach</code> value will be returned depending on which CPU you're executing this inlined function on.</p>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the <code>mach</code> register. </dd></dl>

</div>
</div>
<a id="ga05b296e12b397ca7c56a786e65227146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05b296e12b397ca7c56a786e65227146">&#9670;&nbsp;</a></span>cpu_reg_mach_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_reg_mach_set </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg_mach</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the <code>mach</code> register. </p>
<p>The appropriate <code>mach</code> value will be set depending on which CPU you're executing this inlined function on.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_mach</td><td>The 32-bit value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4bf496606b9cde31087803b87042f0a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bf496606b9cde31087803b87042f0a4">&#9670;&nbsp;</a></span>cpu_reg_macl_get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_reg_macl_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Obtain the 32-bit value of the <code>macl</code> register. </p>
<p>The appropriate <code>macl</code> value will be returned depending on which CPU you're executing this inlined function on.</p>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the <code>macl</code> register. </dd></dl>

</div>
</div>
<a id="gac981758eacfb2dcd1a14fff5dc010faa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac981758eacfb2dcd1a14fff5dc010faa">&#9670;&nbsp;</a></span>cpu_reg_macl_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_reg_macl_set </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg_macl</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the <code>macl</code> register. </p>
<p>The appropriate <code>macl</code> value will be set depending on which CPU you're executing this inlined function on.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_macl</td><td>The 32-bit value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga14b4fc6003f17e45c2195b94f2880781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14b4fc6003f17e45c2195b94f2880781">&#9670;&nbsp;</a></span>cpu_reg_pr_get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_reg_pr_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Obtain the 32-bit value of the <code>pr</code> register. </p>
<p>The appropriate <code>pr</code> value will be returned depending on which CPU you're executing this inlined function on.</p>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the <code>pr</code> register. </dd></dl>

</div>
</div>
<a id="gaab1674f503b5de2f2115fcc773677899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab1674f503b5de2f2115fcc773677899">&#9670;&nbsp;</a></span>cpu_reg_pr_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_reg_pr_set </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg_pr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the <code>pr</code> register. </p>
<p>The appropriate <code>pr</code> value will be set depending on which CPU you're executing this inlined function on.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_pr</td><td>The 32-bit value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad2ff8d2fc0cc2d527c785f3669ade49a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2ff8d2fc0cc2d527c785f3669ade49a">&#9670;&nbsp;</a></span>cpu_reg_sp_get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_reg_sp_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Obtain the 32-bit value of the <code>sp</code> register. </p>
<p>The appropriate <code>sp</code> value will be returned depending on which CPU you're executing this inlined function on.</p>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the <code>sp</code> register. </dd></dl>

</div>
</div>
<a id="ga0cf7f3c900c4aa638085fa27639bc8dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cf7f3c900c4aa638085fa27639bc8dc">&#9670;&nbsp;</a></span>cpu_reg_sr_get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_reg_sr_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Obtain the 32-bit value of the <code>sr</code> register. </p>
<p>The appropriate <code>sr</code> value will be returned depending on which CPU you're executing this inlined function on.</p>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the <code>sr</code> register. </dd></dl>

</div>
</div>
<a id="ga03c662e3d6562ec3f13a2b4aae93a5ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03c662e3d6562ec3f13a2b4aae93a5ee">&#9670;&nbsp;</a></span>cpu_reg_sr_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_reg_sr_set </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg_sr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the <code>sr</code> register. </p>
<p>The appropriate <code>sr</code> value will be set depending on which CPU you're executing this inlined function on.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_sr</td><td>The 32-bit value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga91d8d1473b36be328d6132fed36150d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91d8d1473b36be328d6132fed36150d6">&#9670;&nbsp;</a></span>cpu_reg_vbr_get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_reg_vbr_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Obtain the 32-bit value of the <code>vbr</code> register. </p>
<p>The appropriate <code>vbr</code> value will be returned depending on which CPU you're executing this inlined function on.</p>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the <code>vbr</code> register. </dd></dl>

</div>
</div>
<a id="gaee5d0455c38ca1d50e7f000ff3058396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee5d0455c38ca1d50e7f000ff3058396">&#9670;&nbsp;</a></span>cpu_reg_vbr_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void <a class="el" href="group__GCC__ATTRIBUTES.html#ga6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> cpu_reg_vbr_set </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg_vbr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the <code>vbr</code> register. </p>
<p>The <code>vbr</code> register defaults to <code>0x0600000</code> for the master CPU, and <code>0x06000400</code> for the slave CPU.</p>
<p>The appropriate <code>vbr</code> value will be set depending on which CPU you're executing this inlined function on.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_vbr</td><td>The 32-bit value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
