--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o mojo_top.twr mojo_top.pcf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 375 paths analyzed, 88 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.770ns.
--------------------------------------------------------------------------------

Paths for end point pwm_generate[0].pwm/pwm_q (SLICE_X8Y33.A2), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_counter/ctr_q_20 (FF)
  Destination:          pwm_generate[0].pwm/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.705ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.716 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_counter/ctr_q_20 to pwm_generate[0].pwm/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.AQ       Tcko                  0.525   pwm_counter/ctr_q<23>
                                                       pwm_counter/ctr_q_20
    SLICE_X9Y32.A2       net (fanout=3)        1.169   pwm_counter/ctr_q<20>
    SLICE_X9Y32.A        Tilo                  0.259   pwm_generate[0].pwm/pwm_d11
                                                       pwm_generate[0].pwm/pwm_d11
    SLICE_X8Y33.CX       net (fanout=2)        0.490   pwm_generate[0].pwm/pwm_d11
    SLICE_X8Y33.CMUX     Tcxc                  0.182   pwm_generate[0].pwm/pwm_q
                                                       pwm_generate[0].pwm/pwm_d13_SW1
    SLICE_X8Y33.A2       net (fanout=1)        0.741   N9
    SLICE_X8Y33.CLK      Tas                   0.339   pwm_generate[0].pwm/pwm_q
                                                       pwm_generate[0].pwm/pwm_d21
                                                       pwm_generate[0].pwm/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.705ns (1.305ns logic, 2.400ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_generate[0].pwm/ctr_q_7 (FF)
  Destination:          pwm_generate[0].pwm/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.691ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.716 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_generate[0].pwm/ctr_q_7 to pwm_generate[0].pwm/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.DQ      Tcko                  0.476   pwm_generate[0].pwm/ctr_q<7>
                                                       pwm_generate[0].pwm/ctr_q_7
    SLICE_X8Y33.C2       net (fanout=6)        1.705   pwm_generate[0].pwm/ctr_q<7>
    SLICE_X8Y33.CMUX     Tilo                  0.430   pwm_generate[0].pwm/pwm_q
                                                       pwm_generate[0].pwm/pwm_d13_SW1_G
                                                       pwm_generate[0].pwm/pwm_d13_SW1
    SLICE_X8Y33.A2       net (fanout=1)        0.741   N9
    SLICE_X8Y33.CLK      Tas                   0.339   pwm_generate[0].pwm/pwm_q
                                                       pwm_generate[0].pwm/pwm_d21
                                                       pwm_generate[0].pwm/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.691ns (1.245ns logic, 2.446ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_generate[0].pwm/ctr_q_4 (FF)
  Destination:          pwm_generate[0].pwm/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.594ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.716 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_generate[0].pwm/ctr_q_4 to pwm_generate[0].pwm/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   pwm_generate[0].pwm/ctr_q<7>
                                                       pwm_generate[0].pwm/ctr_q_4
    SLICE_X9Y32.A3       net (fanout=4)        1.107   pwm_generate[0].pwm/ctr_q<4>
    SLICE_X9Y32.A        Tilo                  0.259   pwm_generate[0].pwm/pwm_d11
                                                       pwm_generate[0].pwm/pwm_d11
    SLICE_X8Y33.CX       net (fanout=2)        0.490   pwm_generate[0].pwm/pwm_d11
    SLICE_X8Y33.CMUX     Tcxc                  0.182   pwm_generate[0].pwm/pwm_q
                                                       pwm_generate[0].pwm/pwm_d13_SW1
    SLICE_X8Y33.A2       net (fanout=1)        0.741   N9
    SLICE_X8Y33.CLK      Tas                   0.339   pwm_generate[0].pwm/pwm_q
                                                       pwm_generate[0].pwm/pwm_d21
                                                       pwm_generate[0].pwm/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.594ns (1.256ns logic, 2.338ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point pwm_generate[0].pwm/pwm_q (SLICE_X8Y33.A5), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_counter/ctr_q_20 (FF)
  Destination:          pwm_generate[0].pwm/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.402ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.716 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_counter/ctr_q_20 to pwm_generate[0].pwm/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.AQ       Tcko                  0.525   pwm_counter/ctr_q<23>
                                                       pwm_counter/ctr_q_20
    SLICE_X9Y32.A2       net (fanout=3)        1.169   pwm_counter/ctr_q<20>
    SLICE_X9Y32.A        Tilo                  0.259   pwm_generate[0].pwm/pwm_d11
                                                       pwm_generate[0].pwm/pwm_d11
    SLICE_X8Y33.B3       net (fanout=2)        0.609   pwm_generate[0].pwm/pwm_d11
    SLICE_X8Y33.B        Tilo                  0.254   pwm_generate[0].pwm/pwm_q
                                                       pwm_generate[0].pwm/pwm_d13_SW0
    SLICE_X8Y33.A5       net (fanout=1)        0.247   N8
    SLICE_X8Y33.CLK      Tas                   0.339   pwm_generate[0].pwm/pwm_q
                                                       pwm_generate[0].pwm/pwm_d21
                                                       pwm_generate[0].pwm/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.402ns (1.377ns logic, 2.025ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_generate[0].pwm/ctr_q_4 (FF)
  Destination:          pwm_generate[0].pwm/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.291ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.716 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_generate[0].pwm/ctr_q_4 to pwm_generate[0].pwm/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   pwm_generate[0].pwm/ctr_q<7>
                                                       pwm_generate[0].pwm/ctr_q_4
    SLICE_X9Y32.A3       net (fanout=4)        1.107   pwm_generate[0].pwm/ctr_q<4>
    SLICE_X9Y32.A        Tilo                  0.259   pwm_generate[0].pwm/pwm_d11
                                                       pwm_generate[0].pwm/pwm_d11
    SLICE_X8Y33.B3       net (fanout=2)        0.609   pwm_generate[0].pwm/pwm_d11
    SLICE_X8Y33.B        Tilo                  0.254   pwm_generate[0].pwm/pwm_q
                                                       pwm_generate[0].pwm/pwm_d13_SW0
    SLICE_X8Y33.A5       net (fanout=1)        0.247   N8
    SLICE_X8Y33.CLK      Tas                   0.339   pwm_generate[0].pwm/pwm_q
                                                       pwm_generate[0].pwm/pwm_d21
                                                       pwm_generate[0].pwm/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.291ns (1.328ns logic, 1.963ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_generate[0].pwm/ctr_q_5 (FF)
  Destination:          pwm_generate[0].pwm/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.183ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.716 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_generate[0].pwm/ctr_q_5 to pwm_generate[0].pwm/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.BQ      Tcko                  0.476   pwm_generate[0].pwm/ctr_q<7>
                                                       pwm_generate[0].pwm/ctr_q_5
    SLICE_X9Y32.A4       net (fanout=4)        0.999   pwm_generate[0].pwm/ctr_q<5>
    SLICE_X9Y32.A        Tilo                  0.259   pwm_generate[0].pwm/pwm_d11
                                                       pwm_generate[0].pwm/pwm_d11
    SLICE_X8Y33.B3       net (fanout=2)        0.609   pwm_generate[0].pwm/pwm_d11
    SLICE_X8Y33.B        Tilo                  0.254   pwm_generate[0].pwm/pwm_q
                                                       pwm_generate[0].pwm/pwm_d13_SW0
    SLICE_X8Y33.A5       net (fanout=1)        0.247   N8
    SLICE_X8Y33.CLK      Tas                   0.339   pwm_generate[0].pwm/pwm_q
                                                       pwm_generate[0].pwm/pwm_d21
                                                       pwm_generate[0].pwm/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.183ns (1.328ns logic, 1.855ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point pwm_generate[0].pwm/pwm_q (SLICE_X8Y33.A6), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_generate[0].pwm/ctr_q_0 (FF)
  Destination:          pwm_generate[0].pwm/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.391ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.716 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_generate[0].pwm/ctr_q_0 to pwm_generate[0].pwm/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.AQ      Tcko                  0.476   pwm_generate[0].pwm/ctr_q<3>
                                                       pwm_generate[0].pwm/ctr_q_0
    SLICE_X8Y31.D2       net (fanout=4)        1.283   pwm_generate[0].pwm/ctr_q<0>
    SLICE_X8Y31.CMUX     Topdc                 0.456   pwm_counter/ctr_q<24>
                                                       pwm_generate[0].pwm/pwm_d_F
                                                       pwm_generate[0].pwm/pwm_d
    SLICE_X8Y33.A6       net (fanout=1)        0.837   pwm_generate[0].pwm/pwm_d1
    SLICE_X8Y33.CLK      Tas                   0.339   pwm_generate[0].pwm/pwm_q
                                                       pwm_generate[0].pwm/pwm_d21
                                                       pwm_generate[0].pwm/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.391ns (1.271ns logic, 2.120ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_generate[0].pwm/ctr_q_1 (FF)
  Destination:          pwm_generate[0].pwm/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.332ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.716 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_generate[0].pwm/ctr_q_1 to pwm_generate[0].pwm/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.BQ      Tcko                  0.476   pwm_generate[0].pwm/ctr_q<3>
                                                       pwm_generate[0].pwm/ctr_q_1
    SLICE_X8Y31.C1       net (fanout=4)        1.250   pwm_generate[0].pwm/ctr_q<1>
    SLICE_X8Y31.CMUX     Tilo                  0.430   pwm_counter/ctr_q<24>
                                                       pwm_generate[0].pwm/pwm_d_G
                                                       pwm_generate[0].pwm/pwm_d
    SLICE_X8Y33.A6       net (fanout=1)        0.837   pwm_generate[0].pwm/pwm_d1
    SLICE_X8Y33.CLK      Tas                   0.339   pwm_generate[0].pwm/pwm_q
                                                       pwm_generate[0].pwm/pwm_d21
                                                       pwm_generate[0].pwm/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.332ns (1.245ns logic, 2.087ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_generate[0].pwm/ctr_q_0 (FF)
  Destination:          pwm_generate[0].pwm/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.303ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.716 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_generate[0].pwm/ctr_q_0 to pwm_generate[0].pwm/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.AQ      Tcko                  0.476   pwm_generate[0].pwm/ctr_q<3>
                                                       pwm_generate[0].pwm/ctr_q_0
    SLICE_X8Y31.C2       net (fanout=4)        1.221   pwm_generate[0].pwm/ctr_q<0>
    SLICE_X8Y31.CMUX     Tilo                  0.430   pwm_counter/ctr_q<24>
                                                       pwm_generate[0].pwm/pwm_d_G
                                                       pwm_generate[0].pwm/pwm_d
    SLICE_X8Y33.A6       net (fanout=1)        0.837   pwm_generate[0].pwm/pwm_d1
    SLICE_X8Y33.CLK      Tas                   0.339   pwm_generate[0].pwm/pwm_q
                                                       pwm_generate[0].pwm/pwm_d21
                                                       pwm_generate[0].pwm/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.303ns (1.245ns logic, 2.058ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pwm_generate[0].pwm/ctr_q_7 (SLICE_X10Y26.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_generate[0].pwm/ctr_q_7 (FF)
  Destination:          pwm_generate[0].pwm/ctr_q_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_generate[0].pwm/ctr_q_7 to pwm_generate[0].pwm/ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.DQ      Tcko                  0.200   pwm_generate[0].pwm/ctr_q<7>
                                                       pwm_generate[0].pwm/ctr_q_7
    SLICE_X10Y26.D6      net (fanout=6)        0.034   pwm_generate[0].pwm/ctr_q<7>
    SLICE_X10Y26.CLK     Tah         (-Th)    -0.237   pwm_generate[0].pwm/ctr_q<7>
                                                       pwm_generate[0].pwm/ctr_q<7>_rt.1
                                                       pwm_generate[0].pwm/Mcount_ctr_q_xor<7>
                                                       pwm_generate[0].pwm/ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.437ns logic, 0.034ns route)
                                                       (92.8% logic, 7.2% route)

--------------------------------------------------------------------------------

Paths for end point pwm_generate[0].pwm/ctr_q_1 (SLICE_X10Y25.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_generate[0].pwm/ctr_q_1 (FF)
  Destination:          pwm_generate[0].pwm/ctr_q_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.521ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_generate[0].pwm/ctr_q_1 to pwm_generate[0].pwm/ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.BQ      Tcko                  0.200   pwm_generate[0].pwm/ctr_q<3>
                                                       pwm_generate[0].pwm/ctr_q_1
    SLICE_X10Y25.B5      net (fanout=4)        0.087   pwm_generate[0].pwm/ctr_q<1>
    SLICE_X10Y25.CLK     Tah         (-Th)    -0.234   pwm_generate[0].pwm/ctr_q<3>
                                                       pwm_generate[0].pwm/ctr_q<1>_rt.1
                                                       pwm_generate[0].pwm/Mcount_ctr_q_cy<3>
                                                       pwm_generate[0].pwm/ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      0.521ns (0.434ns logic, 0.087ns route)
                                                       (83.3% logic, 16.7% route)

--------------------------------------------------------------------------------

Paths for end point pwm_generate[0].pwm/ctr_q_5 (SLICE_X10Y26.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pwm_generate[0].pwm/ctr_q_5 (FF)
  Destination:          pwm_generate[0].pwm/ctr_q_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.521ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pwm_generate[0].pwm/ctr_q_5 to pwm_generate[0].pwm/ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.BQ      Tcko                  0.200   pwm_generate[0].pwm/ctr_q<7>
                                                       pwm_generate[0].pwm/ctr_q_5
    SLICE_X10Y26.B5      net (fanout=4)        0.087   pwm_generate[0].pwm/ctr_q<5>
    SLICE_X10Y26.CLK     Tah         (-Th)    -0.234   pwm_generate[0].pwm/ctr_q<7>
                                                       pwm_generate[0].pwm/ctr_q<5>_rt.1
                                                       pwm_generate[0].pwm/Mcount_ctr_q_xor<7>
                                                       pwm_generate[0].pwm/ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      0.521ns (0.434ns logic, 0.087ns route)
                                                       (83.3% logic, 16.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pwm_counter/ctr_q<11>/CLK
  Logical resource: pwm_counter/ctr_q_8/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pwm_counter/ctr_q<11>/CLK
  Logical resource: pwm_counter/ctr_q_9/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.770|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 375 paths, 0 nets, and 101 connections

Design statistics:
   Minimum period:   3.770ns{1}   (Maximum frequency: 265.252MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Aug 17 00:01:18 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 389 MB



