#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7ff287d08290 .scope module, "tb" "tb" 2 10;
 .timescale -9 -9;
v0x7ff287d1fc80_0 .var "inp", 0 2;
v0x7ff287d1fd40_0 .net "outp", 3 0, v0x7ff287d1fbc0_0;  1 drivers
S_0x7ff287d08400 .scope module, "DUT" "pre1b" 2 14, 2 57 0, S_0x7ff287d08290;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "abc";
    .port_info 1 /OUTPUT 4 "y1234";
v0x7ff287d04290_0 .net "abc", 0 2, v0x7ff287d1fc80_0;  1 drivers
v0x7ff287d1fbc0_0 .var "y1234", 3 0;
E_0x7ff287d0beb0 .event edge, v0x7ff287d04290_0;
    .scope S_0x7ff287d08400;
T_0 ;
    %wait E_0x7ff287d0beb0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ff287d1fbc0_0, 0, 4;
    %load/vec4 v0x7ff287d04290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ff287d1fbc0_0, 0, 4;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff287d1fbc0_0, 4, 1;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff287d1fbc0_0, 4, 1;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff287d1fbc0_0, 4, 1;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff287d1fbc0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff287d1fbc0_0, 4, 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7ff287d08290;
T_1 ;
    %vpi_call 2 20 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ff287d08290 {0 0 0};
    %vpi_call 2 22 "$write", "\012testing function using case w/ default\012\012" {0 0 0};
    %vpi_call 2 23 "$write", " a   b   c   |  Y1  Y2  Y3  Y4\012" {0 0 0};
    %vpi_call 2 24 "$write", "-------------------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff287d1fc80_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 28 "$write", " %b   %b   %b   |  %b    %b   %b   %b\012", &PV<v0x7ff287d1fc80_0, 2, 1>, &PV<v0x7ff287d1fc80_0, 1, 1>, &PV<v0x7ff287d1fc80_0, 0, 1>, &PV<v0x7ff287d1fd40_0, 0, 1>, &PV<v0x7ff287d1fd40_0, 1, 1>, &PV<v0x7ff287d1fd40_0, 2, 1>, &PV<v0x7ff287d1fd40_0, 3, 1> {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7ff287d1fc80_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 33 "$write", " %b   %b   %b   |  %b    %b   %b   %b\012", &PV<v0x7ff287d1fc80_0, 2, 1>, &PV<v0x7ff287d1fc80_0, 1, 1>, &PV<v0x7ff287d1fc80_0, 0, 1>, &PV<v0x7ff287d1fd40_0, 0, 1>, &PV<v0x7ff287d1fd40_0, 1, 1>, &PV<v0x7ff287d1fd40_0, 2, 1>, &PV<v0x7ff287d1fd40_0, 3, 1> {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7ff287d1fc80_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 38 "$write", " %b   %b   %b   |  %b    %b   %b   %b\012", &PV<v0x7ff287d1fc80_0, 2, 1>, &PV<v0x7ff287d1fc80_0, 1, 1>, &PV<v0x7ff287d1fc80_0, 0, 1>, &PV<v0x7ff287d1fd40_0, 0, 1>, &PV<v0x7ff287d1fd40_0, 1, 1>, &PV<v0x7ff287d1fd40_0, 2, 1>, &PV<v0x7ff287d1fd40_0, 3, 1> {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7ff287d1fc80_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 43 "$write", " %b   %b   %b   |  %b    %b   %b   %b\012", &PV<v0x7ff287d1fc80_0, 2, 1>, &PV<v0x7ff287d1fc80_0, 1, 1>, &PV<v0x7ff287d1fc80_0, 0, 1>, &PV<v0x7ff287d1fd40_0, 0, 1>, &PV<v0x7ff287d1fd40_0, 1, 1>, &PV<v0x7ff287d1fd40_0, 2, 1>, &PV<v0x7ff287d1fd40_0, 3, 1> {0 0 0};
    %delay 10, 0;
    %vpi_call 2 48 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~\012\012" {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "pre1b.v";
