circuit AllToAllPE :
  module IndexCalculatorV1 :
    input clock : Clock
    input reset : Reset
    output io : { flip reset : UInt<1>, flip enable : UInt<1>, flip dim_N : UInt<16>, index0 : UInt<5>, index1 : UInt<5>, index2 : UInt<5>, index3 : UInt<5>, valid0 : UInt<1>, valid1 : UInt<1>, valid2 : UInt<1>, valid3 : UInt<1>, x_dest_0 : UInt<2>, x_dest_1 : UInt<2>, x_dest_2 : UInt<2>, x_dest_3 : UInt<2>, y_dest_0 : UInt<2>, y_dest_1 : UInt<2>, y_dest_2 : UInt<2>, y_dest_3 : UInt<2>, pos_0 : UInt<16>, pos_1 : UInt<16>, pos_2 : UInt<16>, pos_3 : UInt<16>, last_iteration : UInt<1>}

    reg dim_N : UInt<16>, clock with :
      reset => (UInt<1>("h0"), dim_N) @[IndexCalculator.scala 84:20]
    reg counter_PE : UInt<5>, clock with :
      reset => (UInt<1>("h0"), counter_PE) @[IndexCalculator.scala 86:25]
    reg counter_offset : UInt<16>, clock with :
      reset => (UInt<1>("h0"), counter_offset) @[IndexCalculator.scala 87:29]
    node _T = and(io.enable, io.reset) @[IndexCalculator.scala 90:20]
    when _T : @[IndexCalculator.scala 90:32]
      dim_N <= io.dim_N @[IndexCalculator.scala 92:15]
      counter_PE <= UInt<1>("h0") @[IndexCalculator.scala 93:20]
      counter_offset <= UInt<1>("h0") @[IndexCalculator.scala 94:24]
    node _T_1 = eq(io.reset, UInt<1>("h0")) @[IndexCalculator.scala 98:23]
    node _T_2 = and(io.enable, _T_1) @[IndexCalculator.scala 98:20]
    when _T_2 : @[IndexCalculator.scala 98:33]
      node _T_3 = add(counter_PE, UInt<2>("h3")) @[IndexCalculator.scala 100:24]
      node _T_4 = tail(_T_3, 1) @[IndexCalculator.scala 100:24]
      node _T_5 = geq(_T_4, UInt<4>("h8")) @[IndexCalculator.scala 100:29]
      when _T_5 : @[IndexCalculator.scala 100:43]
        counter_PE <= UInt<1>("h0") @[IndexCalculator.scala 102:24]
        node _T_6 = add(counter_offset, UInt<1>("h1")) @[IndexCalculator.scala 103:46]
        node _T_7 = tail(_T_6, 1) @[IndexCalculator.scala 103:46]
        counter_offset <= _T_7 @[IndexCalculator.scala 103:28]
      else :
        node _T_8 = add(counter_PE, UInt<3>("h4")) @[IndexCalculator.scala 107:38]
        node _T_9 = tail(_T_8, 1) @[IndexCalculator.scala 107:38]
        counter_PE <= _T_9 @[IndexCalculator.scala 107:24]
    node _T_10 = mul(counter_PE, dim_N) @[IndexCalculator.scala 113:29]
    node _T_11 = add(_T_10, counter_offset) @[IndexCalculator.scala 113:37]
    node _T_12 = tail(_T_11, 1) @[IndexCalculator.scala 113:37]
    io.index0 <= _T_12 @[IndexCalculator.scala 113:15]
    node _T_13 = add(counter_PE, UInt<1>("h1")) @[IndexCalculator.scala 114:29]
    node _T_14 = tail(_T_13, 1) @[IndexCalculator.scala 114:29]
    node _T_15 = mul(_T_14, dim_N) @[IndexCalculator.scala 114:35]
    node _T_16 = add(_T_15, counter_offset) @[IndexCalculator.scala 114:43]
    node _T_17 = tail(_T_16, 1) @[IndexCalculator.scala 114:43]
    io.index1 <= _T_17 @[IndexCalculator.scala 114:15]
    node _T_18 = add(counter_PE, UInt<2>("h2")) @[IndexCalculator.scala 115:29]
    node _T_19 = tail(_T_18, 1) @[IndexCalculator.scala 115:29]
    node _T_20 = mul(_T_19, dim_N) @[IndexCalculator.scala 115:35]
    node _T_21 = add(_T_20, counter_offset) @[IndexCalculator.scala 115:43]
    node _T_22 = tail(_T_21, 1) @[IndexCalculator.scala 115:43]
    io.index2 <= _T_22 @[IndexCalculator.scala 115:15]
    node _T_23 = add(counter_PE, UInt<2>("h3")) @[IndexCalculator.scala 116:29]
    node _T_24 = tail(_T_23, 1) @[IndexCalculator.scala 116:29]
    node _T_25 = mul(_T_24, dim_N) @[IndexCalculator.scala 116:35]
    node _T_26 = add(_T_25, counter_offset) @[IndexCalculator.scala 116:43]
    node _T_27 = tail(_T_26, 1) @[IndexCalculator.scala 116:43]
    io.index3 <= _T_27 @[IndexCalculator.scala 116:15]
    node _T_28 = mul(counter_PE, dim_N) @[IndexCalculator.scala 119:29]
    node _T_29 = leq(_T_28, UInt<4>("h8")) @[IndexCalculator.scala 119:37]
    io.valid0 <= _T_29 @[IndexCalculator.scala 119:15]
    node _T_30 = add(counter_PE, UInt<1>("h1")) @[IndexCalculator.scala 120:29]
    node _T_31 = tail(_T_30, 1) @[IndexCalculator.scala 120:29]
    node _T_32 = mul(_T_31, dim_N) @[IndexCalculator.scala 120:35]
    node _T_33 = leq(_T_32, UInt<4>("h8")) @[IndexCalculator.scala 120:43]
    io.valid1 <= _T_33 @[IndexCalculator.scala 120:15]
    node _T_34 = add(counter_PE, UInt<2>("h2")) @[IndexCalculator.scala 121:29]
    node _T_35 = tail(_T_34, 1) @[IndexCalculator.scala 121:29]
    node _T_36 = mul(_T_35, dim_N) @[IndexCalculator.scala 121:35]
    node _T_37 = leq(_T_36, UInt<4>("h8")) @[IndexCalculator.scala 121:43]
    io.valid2 <= _T_37 @[IndexCalculator.scala 121:15]
    node _T_38 = add(counter_PE, UInt<2>("h3")) @[IndexCalculator.scala 122:29]
    node _T_39 = tail(_T_38, 1) @[IndexCalculator.scala 122:29]
    node _T_40 = mul(_T_39, dim_N) @[IndexCalculator.scala 122:35]
    node _T_41 = leq(_T_40, UInt<4>("h8")) @[IndexCalculator.scala 122:43]
    io.valid3 <= _T_41 @[IndexCalculator.scala 122:15]
    node _T_42 = rem(counter_PE, UInt<2>("h3")) @[IndexCalculator.scala 124:45]
    io.x_dest_0 <= _T_42 @[IndexCalculator.scala 129:17]
    node _T_43 = add(counter_PE, UInt<1>("h1")) @[IndexCalculator.scala 130:46]
    node _T_44 = tail(_T_43, 1) @[IndexCalculator.scala 130:46]
    node _T_45 = rem(_T_44, UInt<2>("h3")) @[IndexCalculator.scala 124:45]
    io.x_dest_1 <= _T_45 @[IndexCalculator.scala 130:17]
    node _T_46 = add(counter_PE, UInt<2>("h2")) @[IndexCalculator.scala 131:46]
    node _T_47 = tail(_T_46, 1) @[IndexCalculator.scala 131:46]
    node _T_48 = rem(_T_47, UInt<2>("h3")) @[IndexCalculator.scala 124:45]
    io.x_dest_2 <= _T_48 @[IndexCalculator.scala 131:17]
    node _T_49 = add(counter_PE, UInt<2>("h3")) @[IndexCalculator.scala 132:46]
    node _T_50 = tail(_T_49, 1) @[IndexCalculator.scala 132:46]
    node _T_51 = rem(_T_50, UInt<2>("h3")) @[IndexCalculator.scala 124:45]
    io.x_dest_3 <= _T_51 @[IndexCalculator.scala 132:17]
    node _T_52 = div(counter_PE, UInt<2>("h3")) @[IndexCalculator.scala 126:45]
    io.y_dest_0 <= _T_52 @[IndexCalculator.scala 134:17]
    node _T_53 = add(counter_PE, UInt<1>("h1")) @[IndexCalculator.scala 135:46]
    node _T_54 = tail(_T_53, 1) @[IndexCalculator.scala 135:46]
    node _T_55 = div(_T_54, UInt<2>("h3")) @[IndexCalculator.scala 126:45]
    io.y_dest_1 <= _T_55 @[IndexCalculator.scala 135:17]
    node _T_56 = add(counter_PE, UInt<2>("h2")) @[IndexCalculator.scala 136:46]
    node _T_57 = tail(_T_56, 1) @[IndexCalculator.scala 136:46]
    node _T_58 = div(_T_57, UInt<2>("h3")) @[IndexCalculator.scala 126:45]
    io.y_dest_2 <= _T_58 @[IndexCalculator.scala 136:17]
    node _T_59 = add(counter_PE, UInt<2>("h3")) @[IndexCalculator.scala 137:46]
    node _T_60 = tail(_T_59, 1) @[IndexCalculator.scala 137:46]
    node _T_61 = div(_T_60, UInt<2>("h3")) @[IndexCalculator.scala 126:45]
    io.y_dest_3 <= _T_61 @[IndexCalculator.scala 137:17]
    io.pos_0 <= counter_offset @[IndexCalculator.scala 140:14]
    io.pos_1 <= counter_offset @[IndexCalculator.scala 141:14]
    io.pos_2 <= counter_offset @[IndexCalculator.scala 142:14]
    io.pos_3 <= counter_offset @[IndexCalculator.scala 143:14]
    node _T_62 = sub(dim_N, UInt<1>("h1")) @[IndexCalculator.scala 147:52]
    node _T_63 = tail(_T_62, 1) @[IndexCalculator.scala 147:52]
    node _T_64 = eq(counter_offset, _T_63) @[IndexCalculator.scala 147:41]
    node _T_65 = geq(counter_PE, UInt<3>("h5")) @[IndexCalculator.scala 147:73]
    node _T_66 = and(_T_64, _T_65) @[IndexCalculator.scala 147:59]
    io.last_iteration <= _T_66 @[IndexCalculator.scala 147:23]

  module Queue :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}, count : UInt<7>}

    cmem ram : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>} [81] @[Decoupled.scala 218:16]
    reg value : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[Counter.scala 60:40]
    reg value_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[Counter.scala 60:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 221:27]
    node ptr_match = eq(value, value_1) @[Decoupled.scala 223:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 224:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 224:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 225:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 40:37]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 40:37]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 229:17]
      infer mport MPORT = ram[value], clock @[Decoupled.scala 230:8]
      MPORT.y_dest <= io.enq.bits.y_dest @[Decoupled.scala 230:24]
      MPORT.x_dest <= io.enq.bits.x_dest @[Decoupled.scala 230:24]
      MPORT.y_0 <= io.enq.bits.y_0 @[Decoupled.scala 230:24]
      MPORT.x_0 <= io.enq.bits.x_0 @[Decoupled.scala 230:24]
      MPORT.data <= io.enq.bits.data @[Decoupled.scala 230:24]
      node wrap = eq(value, UInt<7>("h50")) @[Counter.scala 72:24]
      node _value_T = add(value, UInt<1>("h1")) @[Counter.scala 76:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 76:24]
      value <= _value_T_1 @[Counter.scala 76:15]
      when wrap : @[Counter.scala 86:20]
        value <= UInt<1>("h0") @[Counter.scala 86:28]
    when do_deq : @[Decoupled.scala 233:17]
      node wrap_1 = eq(value_1, UInt<7>("h50")) @[Counter.scala 72:24]
      node _value_T_2 = add(value_1, UInt<1>("h1")) @[Counter.scala 76:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 76:24]
      value_1 <= _value_T_3 @[Counter.scala 76:15]
      when wrap_1 : @[Counter.scala 86:20]
        value_1 <= UInt<1>("h0") @[Counter.scala 86:28]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 236:16]
    when _T : @[Decoupled.scala 236:28]
      maybe_full <= do_enq @[Decoupled.scala 237:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 240:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 240:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 241:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 241:16]
    infer mport io_deq_bits_MPORT = ram[value_1], clock @[Decoupled.scala 242:21]
    io.deq.bits.y_dest <= io_deq_bits_MPORT.y_dest @[Decoupled.scala 242:15]
    io.deq.bits.x_dest <= io_deq_bits_MPORT.x_dest @[Decoupled.scala 242:15]
    io.deq.bits.y_0 <= io_deq_bits_MPORT.y_0 @[Decoupled.scala 242:15]
    io.deq.bits.x_0 <= io_deq_bits_MPORT.x_0 @[Decoupled.scala 242:15]
    io.deq.bits.data <= io_deq_bits_MPORT.data @[Decoupled.scala 242:15]
    node _ptr_diff_T = sub(value, value_1) @[Decoupled.scala 257:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 257:32]
    node _io_count_T = mux(maybe_full, UInt<7>("h51"), UInt<1>("h0")) @[Decoupled.scala 262:24]
    node _io_count_T_1 = gt(value_1, value) @[Decoupled.scala 264:39]
    node _io_count_T_2 = add(UInt<7>("h51"), ptr_diff) @[Decoupled.scala 265:38]
    node _io_count_T_3 = tail(_io_count_T_2, 1) @[Decoupled.scala 265:38]
    node _io_count_T_4 = mux(_io_count_T_1, _io_count_T_3, ptr_diff) @[Decoupled.scala 264:24]
    node _io_count_T_5 = mux(ptr_match, _io_count_T, _io_count_T_4) @[Decoupled.scala 261:20]
    io.count <= _io_count_T_5 @[Decoupled.scala 261:14]

  module Queue_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}, count : UInt<7>}

    cmem ram : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>} [81] @[Decoupled.scala 218:16]
    reg value : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[Counter.scala 60:40]
    reg value_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[Counter.scala 60:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 221:27]
    node ptr_match = eq(value, value_1) @[Decoupled.scala 223:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 224:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 224:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 225:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 40:37]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 40:37]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 229:17]
      infer mport MPORT = ram[value], clock @[Decoupled.scala 230:8]
      MPORT.y_dest <= io.enq.bits.y_dest @[Decoupled.scala 230:24]
      MPORT.x_dest <= io.enq.bits.x_dest @[Decoupled.scala 230:24]
      MPORT.y_0 <= io.enq.bits.y_0 @[Decoupled.scala 230:24]
      MPORT.x_0 <= io.enq.bits.x_0 @[Decoupled.scala 230:24]
      MPORT.data <= io.enq.bits.data @[Decoupled.scala 230:24]
      node wrap = eq(value, UInt<7>("h50")) @[Counter.scala 72:24]
      node _value_T = add(value, UInt<1>("h1")) @[Counter.scala 76:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 76:24]
      value <= _value_T_1 @[Counter.scala 76:15]
      when wrap : @[Counter.scala 86:20]
        value <= UInt<1>("h0") @[Counter.scala 86:28]
    when do_deq : @[Decoupled.scala 233:17]
      node wrap_1 = eq(value_1, UInt<7>("h50")) @[Counter.scala 72:24]
      node _value_T_2 = add(value_1, UInt<1>("h1")) @[Counter.scala 76:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 76:24]
      value_1 <= _value_T_3 @[Counter.scala 76:15]
      when wrap_1 : @[Counter.scala 86:20]
        value_1 <= UInt<1>("h0") @[Counter.scala 86:28]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 236:16]
    when _T : @[Decoupled.scala 236:28]
      maybe_full <= do_enq @[Decoupled.scala 237:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 240:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 240:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 241:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 241:16]
    infer mport io_deq_bits_MPORT = ram[value_1], clock @[Decoupled.scala 242:21]
    io.deq.bits.y_dest <= io_deq_bits_MPORT.y_dest @[Decoupled.scala 242:15]
    io.deq.bits.x_dest <= io_deq_bits_MPORT.x_dest @[Decoupled.scala 242:15]
    io.deq.bits.y_0 <= io_deq_bits_MPORT.y_0 @[Decoupled.scala 242:15]
    io.deq.bits.x_0 <= io_deq_bits_MPORT.x_0 @[Decoupled.scala 242:15]
    io.deq.bits.data <= io_deq_bits_MPORT.data @[Decoupled.scala 242:15]
    node _ptr_diff_T = sub(value, value_1) @[Decoupled.scala 257:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 257:32]
    node _io_count_T = mux(maybe_full, UInt<7>("h51"), UInt<1>("h0")) @[Decoupled.scala 262:24]
    node _io_count_T_1 = gt(value_1, value) @[Decoupled.scala 264:39]
    node _io_count_T_2 = add(UInt<7>("h51"), ptr_diff) @[Decoupled.scala 265:38]
    node _io_count_T_3 = tail(_io_count_T_2, 1) @[Decoupled.scala 265:38]
    node _io_count_T_4 = mux(_io_count_T_1, _io_count_T_3, ptr_diff) @[Decoupled.scala 264:24]
    node _io_count_T_5 = mux(ptr_match, _io_count_T, _io_count_T_4) @[Decoupled.scala 261:20]
    io.count <= _io_count_T_5 @[Decoupled.scala 261:14]

  module Queue_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}, count : UInt<7>}

    cmem ram : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>} [81] @[Decoupled.scala 218:16]
    reg value : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[Counter.scala 60:40]
    reg value_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[Counter.scala 60:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 221:27]
    node ptr_match = eq(value, value_1) @[Decoupled.scala 223:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 224:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 224:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 225:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 40:37]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 40:37]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 229:17]
      infer mport MPORT = ram[value], clock @[Decoupled.scala 230:8]
      MPORT.y_dest <= io.enq.bits.y_dest @[Decoupled.scala 230:24]
      MPORT.x_dest <= io.enq.bits.x_dest @[Decoupled.scala 230:24]
      MPORT.y_0 <= io.enq.bits.y_0 @[Decoupled.scala 230:24]
      MPORT.x_0 <= io.enq.bits.x_0 @[Decoupled.scala 230:24]
      MPORT.data <= io.enq.bits.data @[Decoupled.scala 230:24]
      node wrap = eq(value, UInt<7>("h50")) @[Counter.scala 72:24]
      node _value_T = add(value, UInt<1>("h1")) @[Counter.scala 76:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 76:24]
      value <= _value_T_1 @[Counter.scala 76:15]
      when wrap : @[Counter.scala 86:20]
        value <= UInt<1>("h0") @[Counter.scala 86:28]
    when do_deq : @[Decoupled.scala 233:17]
      node wrap_1 = eq(value_1, UInt<7>("h50")) @[Counter.scala 72:24]
      node _value_T_2 = add(value_1, UInt<1>("h1")) @[Counter.scala 76:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 76:24]
      value_1 <= _value_T_3 @[Counter.scala 76:15]
      when wrap_1 : @[Counter.scala 86:20]
        value_1 <= UInt<1>("h0") @[Counter.scala 86:28]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 236:16]
    when _T : @[Decoupled.scala 236:28]
      maybe_full <= do_enq @[Decoupled.scala 237:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 240:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 240:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 241:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 241:16]
    infer mport io_deq_bits_MPORT = ram[value_1], clock @[Decoupled.scala 242:21]
    io.deq.bits.y_dest <= io_deq_bits_MPORT.y_dest @[Decoupled.scala 242:15]
    io.deq.bits.x_dest <= io_deq_bits_MPORT.x_dest @[Decoupled.scala 242:15]
    io.deq.bits.y_0 <= io_deq_bits_MPORT.y_0 @[Decoupled.scala 242:15]
    io.deq.bits.x_0 <= io_deq_bits_MPORT.x_0 @[Decoupled.scala 242:15]
    io.deq.bits.data <= io_deq_bits_MPORT.data @[Decoupled.scala 242:15]
    node _ptr_diff_T = sub(value, value_1) @[Decoupled.scala 257:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 257:32]
    node _io_count_T = mux(maybe_full, UInt<7>("h51"), UInt<1>("h0")) @[Decoupled.scala 262:24]
    node _io_count_T_1 = gt(value_1, value) @[Decoupled.scala 264:39]
    node _io_count_T_2 = add(UInt<7>("h51"), ptr_diff) @[Decoupled.scala 265:38]
    node _io_count_T_3 = tail(_io_count_T_2, 1) @[Decoupled.scala 265:38]
    node _io_count_T_4 = mux(_io_count_T_1, _io_count_T_3, ptr_diff) @[Decoupled.scala 264:24]
    node _io_count_T_5 = mux(ptr_match, _io_count_T, _io_count_T_4) @[Decoupled.scala 261:20]
    io.count <= _io_count_T_5 @[Decoupled.scala 261:14]

  module Queue_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}, count : UInt<7>}

    cmem ram : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>} [81] @[Decoupled.scala 218:16]
    reg value : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[Counter.scala 60:40]
    reg value_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[Counter.scala 60:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 221:27]
    node ptr_match = eq(value, value_1) @[Decoupled.scala 223:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 224:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 224:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 225:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 40:37]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 40:37]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 229:17]
      infer mport MPORT = ram[value], clock @[Decoupled.scala 230:8]
      MPORT.y_dest <= io.enq.bits.y_dest @[Decoupled.scala 230:24]
      MPORT.x_dest <= io.enq.bits.x_dest @[Decoupled.scala 230:24]
      MPORT.y_0 <= io.enq.bits.y_0 @[Decoupled.scala 230:24]
      MPORT.x_0 <= io.enq.bits.x_0 @[Decoupled.scala 230:24]
      MPORT.data <= io.enq.bits.data @[Decoupled.scala 230:24]
      node wrap = eq(value, UInt<7>("h50")) @[Counter.scala 72:24]
      node _value_T = add(value, UInt<1>("h1")) @[Counter.scala 76:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 76:24]
      value <= _value_T_1 @[Counter.scala 76:15]
      when wrap : @[Counter.scala 86:20]
        value <= UInt<1>("h0") @[Counter.scala 86:28]
    when do_deq : @[Decoupled.scala 233:17]
      node wrap_1 = eq(value_1, UInt<7>("h50")) @[Counter.scala 72:24]
      node _value_T_2 = add(value_1, UInt<1>("h1")) @[Counter.scala 76:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 76:24]
      value_1 <= _value_T_3 @[Counter.scala 76:15]
      when wrap_1 : @[Counter.scala 86:20]
        value_1 <= UInt<1>("h0") @[Counter.scala 86:28]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 236:16]
    when _T : @[Decoupled.scala 236:28]
      maybe_full <= do_enq @[Decoupled.scala 237:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 240:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 240:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 241:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 241:16]
    infer mport io_deq_bits_MPORT = ram[value_1], clock @[Decoupled.scala 242:21]
    io.deq.bits.y_dest <= io_deq_bits_MPORT.y_dest @[Decoupled.scala 242:15]
    io.deq.bits.x_dest <= io_deq_bits_MPORT.x_dest @[Decoupled.scala 242:15]
    io.deq.bits.y_0 <= io_deq_bits_MPORT.y_0 @[Decoupled.scala 242:15]
    io.deq.bits.x_0 <= io_deq_bits_MPORT.x_0 @[Decoupled.scala 242:15]
    io.deq.bits.data <= io_deq_bits_MPORT.data @[Decoupled.scala 242:15]
    node _ptr_diff_T = sub(value, value_1) @[Decoupled.scala 257:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 257:32]
    node _io_count_T = mux(maybe_full, UInt<7>("h51"), UInt<1>("h0")) @[Decoupled.scala 262:24]
    node _io_count_T_1 = gt(value_1, value) @[Decoupled.scala 264:39]
    node _io_count_T_2 = add(UInt<7>("h51"), ptr_diff) @[Decoupled.scala 265:38]
    node _io_count_T_3 = tail(_io_count_T_2, 1) @[Decoupled.scala 265:38]
    node _io_count_T_4 = mux(_io_count_T_1, _io_count_T_3, ptr_diff) @[Decoupled.scala 264:24]
    node _io_count_T_5 = mux(ptr_match, _io_count_T, _io_count_T_4) @[Decoupled.scala 261:20]
    io.count <= _io_count_T_5 @[Decoupled.scala 261:14]

  module Dispatcher :
    input clock : Clock
    input reset : Reset
    output io : { flip x_PE : UInt<2>, flip y_PE : UInt<2>, flip x_0 : UInt<2>, flip y_0 : UInt<2>, flip x_dest : UInt<2>, flip y_dest : UInt<2>, left : UInt<1>, right : UInt<1>, up : UInt<1>, bottom : UInt<1>, this_PE : UInt<1>}

    wire out_selector : UInt<4> @[Dispatcher.scala 34:28]
    node _T = eq(out_selector, UInt<1>("h1")) @[Dispatcher.scala 36:29]
    node _T_1 = eq(io.this_PE, UInt<1>("h0")) @[Dispatcher.scala 36:46]
    node _T_2 = and(_T, _T_1) @[Dispatcher.scala 36:43]
    io.left <= _T_2 @[Dispatcher.scala 36:13]
    node _T_3 = eq(out_selector, UInt<2>("h2")) @[Dispatcher.scala 37:30]
    node _T_4 = eq(io.this_PE, UInt<1>("h0")) @[Dispatcher.scala 37:47]
    node _T_5 = and(_T_3, _T_4) @[Dispatcher.scala 37:44]
    io.right <= _T_5 @[Dispatcher.scala 37:14]
    node _T_6 = eq(out_selector, UInt<3>("h4")) @[Dispatcher.scala 38:27]
    node _T_7 = eq(io.this_PE, UInt<1>("h0")) @[Dispatcher.scala 38:44]
    node _T_8 = and(_T_6, _T_7) @[Dispatcher.scala 38:41]
    io.up <= _T_8 @[Dispatcher.scala 38:11]
    node _T_9 = eq(out_selector, UInt<4>("h8")) @[Dispatcher.scala 39:31]
    node _T_10 = eq(io.this_PE, UInt<1>("h0")) @[Dispatcher.scala 39:48]
    node _T_11 = and(_T_9, _T_10) @[Dispatcher.scala 39:45]
    io.bottom <= _T_11 @[Dispatcher.scala 39:15]
    node _T_12 = eq(io.x_dest, io.x_PE) @[Dispatcher.scala 44:20]
    node _T_13 = eq(io.y_dest, io.y_PE) @[Dispatcher.scala 44:45]
    node _T_14 = and(_T_12, _T_13) @[Dispatcher.scala 44:32]
    when _T_14 : @[Dispatcher.scala 44:57]
      io.this_PE <= UInt<1>("h1") @[Dispatcher.scala 45:20]
      out_selector <= UInt<1>("h0") @[Dispatcher.scala 46:22]
    else :
      io.this_PE <= UInt<1>("h0") @[Dispatcher.scala 48:20]
      out_selector <= UInt<1>("h0") @[Dispatcher.scala 49:22]
    node _T_15 = cvt(io.x_PE) @[Dispatcher.scala 52:31]
    node _T_16 = cvt(io.x_0) @[Dispatcher.scala 52:45]
    node _T_17 = sub(_T_15, _T_16) @[Dispatcher.scala 52:36]
    node _T_18 = tail(_T_17, 1) @[Dispatcher.scala 52:36]
    node x_PE_transl = asSInt(_T_18) @[Dispatcher.scala 52:36]
    node _T_19 = cvt(io.y_PE) @[Dispatcher.scala 53:31]
    node _T_20 = cvt(io.y_0) @[Dispatcher.scala 53:45]
    node _T_21 = sub(_T_19, _T_20) @[Dispatcher.scala 53:36]
    node _T_22 = tail(_T_21, 1) @[Dispatcher.scala 53:36]
    node y_PE_transl = asSInt(_T_22) @[Dispatcher.scala 53:36]
    node _T_23 = bits(x_PE_transl, 0, 0) @[Dispatcher.scala 54:38]
    node x_PE_transl_odd = eq(_T_23, UInt<1>("h1")) @[Dispatcher.scala 54:42]
    node _T_24 = bits(y_PE_transl, 0, 0) @[Dispatcher.scala 55:38]
    node y_PE_transl_odd = eq(_T_24, UInt<1>("h1")) @[Dispatcher.scala 55:42]
    node _T_25 = cvt(io.x_dest) @[Dispatcher.scala 56:35]
    node _T_26 = cvt(io.x_0) @[Dispatcher.scala 56:49]
    node _T_27 = sub(_T_25, _T_26) @[Dispatcher.scala 56:40]
    node _T_28 = tail(_T_27, 1) @[Dispatcher.scala 56:40]
    node x_dest_transl = asSInt(_T_28) @[Dispatcher.scala 56:40]
    node _T_29 = cvt(io.y_dest) @[Dispatcher.scala 57:35]
    node _T_30 = cvt(io.y_0) @[Dispatcher.scala 57:49]
    node _T_31 = sub(_T_29, _T_30) @[Dispatcher.scala 57:40]
    node _T_32 = tail(_T_31, 1) @[Dispatcher.scala 57:40]
    node y_dest_transl = asSInt(_T_32) @[Dispatcher.scala 57:40]
    node _T_33 = gt(io.x_PE, io.x_0) @[Dispatcher.scala 60:18]
    node _T_34 = eq(io.y_PE, io.y_0) @[Dispatcher.scala 60:38]
    node _T_35 = and(_T_33, _T_34) @[Dispatcher.scala 60:27]
    when _T_35 : @[Dispatcher.scala 60:49]
      when x_PE_transl_odd : @[Dispatcher.scala 62:30]
        node _T_36 = add(y_dest_transl, x_PE_transl) @[Dispatcher.scala 63:49]
        node _T_37 = tail(_T_36, 1) @[Dispatcher.scala 63:49]
        node _T_38 = asSInt(_T_37) @[Dispatcher.scala 63:49]
        node _T_39 = leq(x_dest_transl, _T_38) @[Dispatcher.scala 63:32]
        when _T_39 : @[Dispatcher.scala 63:63]
          out_selector <= UInt<3>("h4") @[Dispatcher.scala 65:30]
        else :
          out_selector <= UInt<2>("h2") @[Dispatcher.scala 68:30]
      else :
        node _T_40 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 71:35]
        node _T_41 = tail(_T_40, 1) @[Dispatcher.scala 71:35]
        node _T_42 = asSInt(_T_41) @[Dispatcher.scala 71:35]
        node _T_43 = add(_T_42, x_PE_transl) @[Dispatcher.scala 71:50]
        node _T_44 = tail(_T_43, 1) @[Dispatcher.scala 71:50]
        node _T_45 = asSInt(_T_44) @[Dispatcher.scala 71:50]
        node _T_46 = leq(x_dest_transl, _T_45) @[Dispatcher.scala 71:32]
        when _T_46 : @[Dispatcher.scala 71:64]
          out_selector <= UInt<4>("h8") @[Dispatcher.scala 73:30]
        else :
          out_selector <= UInt<2>("h2") @[Dispatcher.scala 76:30]
    node _T_47 = eq(io.x_PE, io.x_0) @[Dispatcher.scala 82:18]
    node _T_48 = gt(io.y_PE, io.y_0) @[Dispatcher.scala 82:40]
    node _T_49 = and(_T_47, _T_48) @[Dispatcher.scala 82:29]
    when _T_49 : @[Dispatcher.scala 82:49]
      when y_PE_transl_odd : @[Dispatcher.scala 84:30]
        node _T_50 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 85:35]
        node _T_51 = tail(_T_50, 1) @[Dispatcher.scala 85:35]
        node _T_52 = asSInt(_T_51) @[Dispatcher.scala 85:35]
        node _T_53 = add(_T_52, y_PE_transl) @[Dispatcher.scala 85:50]
        node _T_54 = tail(_T_53, 1) @[Dispatcher.scala 85:50]
        node _T_55 = asSInt(_T_54) @[Dispatcher.scala 85:50]
        node _T_56 = leq(x_dest_transl, _T_55) @[Dispatcher.scala 85:32]
        when _T_56 : @[Dispatcher.scala 85:64]
          out_selector <= UInt<1>("h1") @[Dispatcher.scala 87:30]
        else :
          out_selector <= UInt<3>("h4") @[Dispatcher.scala 90:30]
      else :
        node _T_57 = sub(y_dest_transl, y_PE_transl) @[Dispatcher.scala 93:49]
        node _T_58 = tail(_T_57, 1) @[Dispatcher.scala 93:49]
        node _T_59 = asSInt(_T_58) @[Dispatcher.scala 93:49]
        node _T_60 = geq(x_dest_transl, _T_59) @[Dispatcher.scala 93:32]
        when _T_60 : @[Dispatcher.scala 93:63]
          out_selector <= UInt<2>("h2") @[Dispatcher.scala 95:30]
        else :
          out_selector <= UInt<3>("h4") @[Dispatcher.scala 98:30]
    node _T_61 = lt(io.x_PE, io.x_0) @[Dispatcher.scala 104:18]
    node _T_62 = eq(io.y_PE, io.y_0) @[Dispatcher.scala 104:38]
    node _T_63 = and(_T_61, _T_62) @[Dispatcher.scala 104:27]
    when _T_63 : @[Dispatcher.scala 104:49]
      when x_PE_transl_odd : @[Dispatcher.scala 106:30]
        node _T_64 = add(y_dest_transl, x_PE_transl) @[Dispatcher.scala 107:49]
        node _T_65 = tail(_T_64, 1) @[Dispatcher.scala 107:49]
        node _T_66 = asSInt(_T_65) @[Dispatcher.scala 107:49]
        node _T_67 = geq(x_dest_transl, _T_66) @[Dispatcher.scala 107:32]
        when _T_67 : @[Dispatcher.scala 107:63]
          out_selector <= UInt<4>("h8") @[Dispatcher.scala 109:30]
        else :
          out_selector <= UInt<1>("h1") @[Dispatcher.scala 112:30]
      else :
        node _T_68 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 115:35]
        node _T_69 = tail(_T_68, 1) @[Dispatcher.scala 115:35]
        node _T_70 = asSInt(_T_69) @[Dispatcher.scala 115:35]
        node _T_71 = add(_T_70, x_PE_transl) @[Dispatcher.scala 115:50]
        node _T_72 = tail(_T_71, 1) @[Dispatcher.scala 115:50]
        node _T_73 = asSInt(_T_72) @[Dispatcher.scala 115:50]
        node _T_74 = geq(x_dest_transl, _T_73) @[Dispatcher.scala 115:32]
        when _T_74 : @[Dispatcher.scala 115:64]
          out_selector <= UInt<3>("h4") @[Dispatcher.scala 117:30]
        else :
          out_selector <= UInt<1>("h1") @[Dispatcher.scala 120:30]
    node _T_75 = eq(io.x_PE, io.x_0) @[Dispatcher.scala 126:18]
    node _T_76 = lt(io.y_PE, io.y_0) @[Dispatcher.scala 126:40]
    node _T_77 = and(_T_75, _T_76) @[Dispatcher.scala 126:29]
    when _T_77 : @[Dispatcher.scala 126:49]
      when y_PE_transl_odd : @[Dispatcher.scala 128:30]
        node _T_78 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 129:35]
        node _T_79 = tail(_T_78, 1) @[Dispatcher.scala 129:35]
        node _T_80 = asSInt(_T_79) @[Dispatcher.scala 129:35]
        node _T_81 = add(_T_80, y_PE_transl) @[Dispatcher.scala 129:50]
        node _T_82 = tail(_T_81, 1) @[Dispatcher.scala 129:50]
        node _T_83 = asSInt(_T_82) @[Dispatcher.scala 129:50]
        node _T_84 = geq(x_dest_transl, _T_83) @[Dispatcher.scala 129:32]
        when _T_84 : @[Dispatcher.scala 129:64]
          out_selector <= UInt<2>("h2") @[Dispatcher.scala 131:30]
        else :
          out_selector <= UInt<4>("h8") @[Dispatcher.scala 134:30]
      else :
        node _T_85 = sub(y_dest_transl, y_PE_transl) @[Dispatcher.scala 137:49]
        node _T_86 = tail(_T_85, 1) @[Dispatcher.scala 137:49]
        node _T_87 = asSInt(_T_86) @[Dispatcher.scala 137:49]
        node _T_88 = leq(x_dest_transl, _T_87) @[Dispatcher.scala 137:32]
        when _T_88 : @[Dispatcher.scala 137:63]
          out_selector <= UInt<1>("h1") @[Dispatcher.scala 139:30]
        else :
          out_selector <= UInt<4>("h8") @[Dispatcher.scala 142:30]
    node _T_89 = head(x_PE_transl, 1) @[Dispatcher.scala 148:40]
    node sign_delta_x = bits(_T_89, 0, 0) @[Dispatcher.scala 148:44]
    node _T_90 = head(y_PE_transl, 1) @[Dispatcher.scala 149:40]
    node sign_delta_y = bits(_T_90, 0, 0) @[Dispatcher.scala 149:44]
    node _T_91 = xor(sign_delta_x, sign_delta_y) @[Dispatcher.scala 151:36]
    node uFactor_x = eq(_T_91, UInt<1>("h0")) @[Dispatcher.scala 151:21]
    node _T_92 = xor(x_PE_transl_odd, y_PE_transl_odd) @[Dispatcher.scala 152:39]
    node oddResult_x = xor(_T_92, uFactor_x) @[Dispatcher.scala 152:57]
    node uFactor_y = xor(sign_delta_x, sign_delta_y) @[Dispatcher.scala 154:34]
    node _T_93 = xor(x_PE_transl_odd, y_PE_transl_odd) @[Dispatcher.scala 155:39]
    node oddResult_y = xor(_T_93, uFactor_y) @[Dispatcher.scala 155:57]
    node _T_94 = neq(io.x_PE, io.x_0) @[Dispatcher.scala 158:18]
    node _T_95 = neq(io.y_PE, io.y_0) @[Dispatcher.scala 158:39]
    node _T_96 = and(_T_94, _T_95) @[Dispatcher.scala 158:28]
    when _T_96 : @[Dispatcher.scala 158:49]
      node _T_97 = eq(sign_delta_x, UInt<1>("h0")) @[Dispatcher.scala 160:29]
      node _T_98 = and(oddResult_x, _T_97) @[Dispatcher.scala 160:26]
      when _T_98 : @[Dispatcher.scala 160:43]
        out_selector <= UInt<2>("h2") @[Dispatcher.scala 162:26]
      else :
        node _T_99 = and(oddResult_x, sign_delta_x) @[Dispatcher.scala 164:32]
        when _T_99 : @[Dispatcher.scala 164:48]
          out_selector <= UInt<1>("h1") @[Dispatcher.scala 166:26]
      node _T_100 = eq(sign_delta_y, UInt<1>("h0")) @[Dispatcher.scala 169:29]
      node _T_101 = and(oddResult_y, _T_100) @[Dispatcher.scala 169:26]
      when _T_101 : @[Dispatcher.scala 169:43]
        out_selector <= UInt<3>("h4") @[Dispatcher.scala 171:26]
      else :
        node _T_102 = and(oddResult_y, sign_delta_y) @[Dispatcher.scala 173:32]
        when _T_102 : @[Dispatcher.scala 173:48]
          out_selector <= UInt<4>("h8") @[Dispatcher.scala 175:26]

  module Dispatcher_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip x_PE : UInt<2>, flip y_PE : UInt<2>, flip x_0 : UInt<2>, flip y_0 : UInt<2>, flip x_dest : UInt<2>, flip y_dest : UInt<2>, left : UInt<1>, right : UInt<1>, up : UInt<1>, bottom : UInt<1>, this_PE : UInt<1>}

    wire out_selector : UInt<4> @[Dispatcher.scala 34:28]
    node _T = eq(out_selector, UInt<1>("h1")) @[Dispatcher.scala 36:29]
    node _T_1 = eq(io.this_PE, UInt<1>("h0")) @[Dispatcher.scala 36:46]
    node _T_2 = and(_T, _T_1) @[Dispatcher.scala 36:43]
    io.left <= _T_2 @[Dispatcher.scala 36:13]
    node _T_3 = eq(out_selector, UInt<2>("h2")) @[Dispatcher.scala 37:30]
    node _T_4 = eq(io.this_PE, UInt<1>("h0")) @[Dispatcher.scala 37:47]
    node _T_5 = and(_T_3, _T_4) @[Dispatcher.scala 37:44]
    io.right <= _T_5 @[Dispatcher.scala 37:14]
    node _T_6 = eq(out_selector, UInt<3>("h4")) @[Dispatcher.scala 38:27]
    node _T_7 = eq(io.this_PE, UInt<1>("h0")) @[Dispatcher.scala 38:44]
    node _T_8 = and(_T_6, _T_7) @[Dispatcher.scala 38:41]
    io.up <= _T_8 @[Dispatcher.scala 38:11]
    node _T_9 = eq(out_selector, UInt<4>("h8")) @[Dispatcher.scala 39:31]
    node _T_10 = eq(io.this_PE, UInt<1>("h0")) @[Dispatcher.scala 39:48]
    node _T_11 = and(_T_9, _T_10) @[Dispatcher.scala 39:45]
    io.bottom <= _T_11 @[Dispatcher.scala 39:15]
    node _T_12 = eq(io.x_dest, io.x_PE) @[Dispatcher.scala 44:20]
    node _T_13 = eq(io.y_dest, io.y_PE) @[Dispatcher.scala 44:45]
    node _T_14 = and(_T_12, _T_13) @[Dispatcher.scala 44:32]
    when _T_14 : @[Dispatcher.scala 44:57]
      io.this_PE <= UInt<1>("h1") @[Dispatcher.scala 45:20]
      out_selector <= UInt<1>("h0") @[Dispatcher.scala 46:22]
    else :
      io.this_PE <= UInt<1>("h0") @[Dispatcher.scala 48:20]
      out_selector <= UInt<1>("h0") @[Dispatcher.scala 49:22]
    node _T_15 = cvt(io.x_PE) @[Dispatcher.scala 52:31]
    node _T_16 = cvt(io.x_0) @[Dispatcher.scala 52:45]
    node _T_17 = sub(_T_15, _T_16) @[Dispatcher.scala 52:36]
    node _T_18 = tail(_T_17, 1) @[Dispatcher.scala 52:36]
    node x_PE_transl = asSInt(_T_18) @[Dispatcher.scala 52:36]
    node _T_19 = cvt(io.y_PE) @[Dispatcher.scala 53:31]
    node _T_20 = cvt(io.y_0) @[Dispatcher.scala 53:45]
    node _T_21 = sub(_T_19, _T_20) @[Dispatcher.scala 53:36]
    node _T_22 = tail(_T_21, 1) @[Dispatcher.scala 53:36]
    node y_PE_transl = asSInt(_T_22) @[Dispatcher.scala 53:36]
    node _T_23 = bits(x_PE_transl, 0, 0) @[Dispatcher.scala 54:38]
    node x_PE_transl_odd = eq(_T_23, UInt<1>("h1")) @[Dispatcher.scala 54:42]
    node _T_24 = bits(y_PE_transl, 0, 0) @[Dispatcher.scala 55:38]
    node y_PE_transl_odd = eq(_T_24, UInt<1>("h1")) @[Dispatcher.scala 55:42]
    node _T_25 = cvt(io.x_dest) @[Dispatcher.scala 56:35]
    node _T_26 = cvt(io.x_0) @[Dispatcher.scala 56:49]
    node _T_27 = sub(_T_25, _T_26) @[Dispatcher.scala 56:40]
    node _T_28 = tail(_T_27, 1) @[Dispatcher.scala 56:40]
    node x_dest_transl = asSInt(_T_28) @[Dispatcher.scala 56:40]
    node _T_29 = cvt(io.y_dest) @[Dispatcher.scala 57:35]
    node _T_30 = cvt(io.y_0) @[Dispatcher.scala 57:49]
    node _T_31 = sub(_T_29, _T_30) @[Dispatcher.scala 57:40]
    node _T_32 = tail(_T_31, 1) @[Dispatcher.scala 57:40]
    node y_dest_transl = asSInt(_T_32) @[Dispatcher.scala 57:40]
    node _T_33 = gt(io.x_PE, io.x_0) @[Dispatcher.scala 60:18]
    node _T_34 = eq(io.y_PE, io.y_0) @[Dispatcher.scala 60:38]
    node _T_35 = and(_T_33, _T_34) @[Dispatcher.scala 60:27]
    when _T_35 : @[Dispatcher.scala 60:49]
      when x_PE_transl_odd : @[Dispatcher.scala 62:30]
        node _T_36 = add(y_dest_transl, x_PE_transl) @[Dispatcher.scala 63:49]
        node _T_37 = tail(_T_36, 1) @[Dispatcher.scala 63:49]
        node _T_38 = asSInt(_T_37) @[Dispatcher.scala 63:49]
        node _T_39 = leq(x_dest_transl, _T_38) @[Dispatcher.scala 63:32]
        when _T_39 : @[Dispatcher.scala 63:63]
          out_selector <= UInt<3>("h4") @[Dispatcher.scala 65:30]
        else :
          out_selector <= UInt<2>("h2") @[Dispatcher.scala 68:30]
      else :
        node _T_40 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 71:35]
        node _T_41 = tail(_T_40, 1) @[Dispatcher.scala 71:35]
        node _T_42 = asSInt(_T_41) @[Dispatcher.scala 71:35]
        node _T_43 = add(_T_42, x_PE_transl) @[Dispatcher.scala 71:50]
        node _T_44 = tail(_T_43, 1) @[Dispatcher.scala 71:50]
        node _T_45 = asSInt(_T_44) @[Dispatcher.scala 71:50]
        node _T_46 = leq(x_dest_transl, _T_45) @[Dispatcher.scala 71:32]
        when _T_46 : @[Dispatcher.scala 71:64]
          out_selector <= UInt<4>("h8") @[Dispatcher.scala 73:30]
        else :
          out_selector <= UInt<2>("h2") @[Dispatcher.scala 76:30]
    node _T_47 = eq(io.x_PE, io.x_0) @[Dispatcher.scala 82:18]
    node _T_48 = gt(io.y_PE, io.y_0) @[Dispatcher.scala 82:40]
    node _T_49 = and(_T_47, _T_48) @[Dispatcher.scala 82:29]
    when _T_49 : @[Dispatcher.scala 82:49]
      when y_PE_transl_odd : @[Dispatcher.scala 84:30]
        node _T_50 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 85:35]
        node _T_51 = tail(_T_50, 1) @[Dispatcher.scala 85:35]
        node _T_52 = asSInt(_T_51) @[Dispatcher.scala 85:35]
        node _T_53 = add(_T_52, y_PE_transl) @[Dispatcher.scala 85:50]
        node _T_54 = tail(_T_53, 1) @[Dispatcher.scala 85:50]
        node _T_55 = asSInt(_T_54) @[Dispatcher.scala 85:50]
        node _T_56 = leq(x_dest_transl, _T_55) @[Dispatcher.scala 85:32]
        when _T_56 : @[Dispatcher.scala 85:64]
          out_selector <= UInt<1>("h1") @[Dispatcher.scala 87:30]
        else :
          out_selector <= UInt<3>("h4") @[Dispatcher.scala 90:30]
      else :
        node _T_57 = sub(y_dest_transl, y_PE_transl) @[Dispatcher.scala 93:49]
        node _T_58 = tail(_T_57, 1) @[Dispatcher.scala 93:49]
        node _T_59 = asSInt(_T_58) @[Dispatcher.scala 93:49]
        node _T_60 = geq(x_dest_transl, _T_59) @[Dispatcher.scala 93:32]
        when _T_60 : @[Dispatcher.scala 93:63]
          out_selector <= UInt<2>("h2") @[Dispatcher.scala 95:30]
        else :
          out_selector <= UInt<3>("h4") @[Dispatcher.scala 98:30]
    node _T_61 = lt(io.x_PE, io.x_0) @[Dispatcher.scala 104:18]
    node _T_62 = eq(io.y_PE, io.y_0) @[Dispatcher.scala 104:38]
    node _T_63 = and(_T_61, _T_62) @[Dispatcher.scala 104:27]
    when _T_63 : @[Dispatcher.scala 104:49]
      when x_PE_transl_odd : @[Dispatcher.scala 106:30]
        node _T_64 = add(y_dest_transl, x_PE_transl) @[Dispatcher.scala 107:49]
        node _T_65 = tail(_T_64, 1) @[Dispatcher.scala 107:49]
        node _T_66 = asSInt(_T_65) @[Dispatcher.scala 107:49]
        node _T_67 = geq(x_dest_transl, _T_66) @[Dispatcher.scala 107:32]
        when _T_67 : @[Dispatcher.scala 107:63]
          out_selector <= UInt<4>("h8") @[Dispatcher.scala 109:30]
        else :
          out_selector <= UInt<1>("h1") @[Dispatcher.scala 112:30]
      else :
        node _T_68 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 115:35]
        node _T_69 = tail(_T_68, 1) @[Dispatcher.scala 115:35]
        node _T_70 = asSInt(_T_69) @[Dispatcher.scala 115:35]
        node _T_71 = add(_T_70, x_PE_transl) @[Dispatcher.scala 115:50]
        node _T_72 = tail(_T_71, 1) @[Dispatcher.scala 115:50]
        node _T_73 = asSInt(_T_72) @[Dispatcher.scala 115:50]
        node _T_74 = geq(x_dest_transl, _T_73) @[Dispatcher.scala 115:32]
        when _T_74 : @[Dispatcher.scala 115:64]
          out_selector <= UInt<3>("h4") @[Dispatcher.scala 117:30]
        else :
          out_selector <= UInt<1>("h1") @[Dispatcher.scala 120:30]
    node _T_75 = eq(io.x_PE, io.x_0) @[Dispatcher.scala 126:18]
    node _T_76 = lt(io.y_PE, io.y_0) @[Dispatcher.scala 126:40]
    node _T_77 = and(_T_75, _T_76) @[Dispatcher.scala 126:29]
    when _T_77 : @[Dispatcher.scala 126:49]
      when y_PE_transl_odd : @[Dispatcher.scala 128:30]
        node _T_78 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 129:35]
        node _T_79 = tail(_T_78, 1) @[Dispatcher.scala 129:35]
        node _T_80 = asSInt(_T_79) @[Dispatcher.scala 129:35]
        node _T_81 = add(_T_80, y_PE_transl) @[Dispatcher.scala 129:50]
        node _T_82 = tail(_T_81, 1) @[Dispatcher.scala 129:50]
        node _T_83 = asSInt(_T_82) @[Dispatcher.scala 129:50]
        node _T_84 = geq(x_dest_transl, _T_83) @[Dispatcher.scala 129:32]
        when _T_84 : @[Dispatcher.scala 129:64]
          out_selector <= UInt<2>("h2") @[Dispatcher.scala 131:30]
        else :
          out_selector <= UInt<4>("h8") @[Dispatcher.scala 134:30]
      else :
        node _T_85 = sub(y_dest_transl, y_PE_transl) @[Dispatcher.scala 137:49]
        node _T_86 = tail(_T_85, 1) @[Dispatcher.scala 137:49]
        node _T_87 = asSInt(_T_86) @[Dispatcher.scala 137:49]
        node _T_88 = leq(x_dest_transl, _T_87) @[Dispatcher.scala 137:32]
        when _T_88 : @[Dispatcher.scala 137:63]
          out_selector <= UInt<1>("h1") @[Dispatcher.scala 139:30]
        else :
          out_selector <= UInt<4>("h8") @[Dispatcher.scala 142:30]
    node _T_89 = head(x_PE_transl, 1) @[Dispatcher.scala 148:40]
    node sign_delta_x = bits(_T_89, 0, 0) @[Dispatcher.scala 148:44]
    node _T_90 = head(y_PE_transl, 1) @[Dispatcher.scala 149:40]
    node sign_delta_y = bits(_T_90, 0, 0) @[Dispatcher.scala 149:44]
    node _T_91 = xor(sign_delta_x, sign_delta_y) @[Dispatcher.scala 151:36]
    node uFactor_x = eq(_T_91, UInt<1>("h0")) @[Dispatcher.scala 151:21]
    node _T_92 = xor(x_PE_transl_odd, y_PE_transl_odd) @[Dispatcher.scala 152:39]
    node oddResult_x = xor(_T_92, uFactor_x) @[Dispatcher.scala 152:57]
    node uFactor_y = xor(sign_delta_x, sign_delta_y) @[Dispatcher.scala 154:34]
    node _T_93 = xor(x_PE_transl_odd, y_PE_transl_odd) @[Dispatcher.scala 155:39]
    node oddResult_y = xor(_T_93, uFactor_y) @[Dispatcher.scala 155:57]
    node _T_94 = neq(io.x_PE, io.x_0) @[Dispatcher.scala 158:18]
    node _T_95 = neq(io.y_PE, io.y_0) @[Dispatcher.scala 158:39]
    node _T_96 = and(_T_94, _T_95) @[Dispatcher.scala 158:28]
    when _T_96 : @[Dispatcher.scala 158:49]
      node _T_97 = eq(sign_delta_x, UInt<1>("h0")) @[Dispatcher.scala 160:29]
      node _T_98 = and(oddResult_x, _T_97) @[Dispatcher.scala 160:26]
      when _T_98 : @[Dispatcher.scala 160:43]
        out_selector <= UInt<2>("h2") @[Dispatcher.scala 162:26]
      else :
        node _T_99 = and(oddResult_x, sign_delta_x) @[Dispatcher.scala 164:32]
        when _T_99 : @[Dispatcher.scala 164:48]
          out_selector <= UInt<1>("h1") @[Dispatcher.scala 166:26]
      node _T_100 = eq(sign_delta_y, UInt<1>("h0")) @[Dispatcher.scala 169:29]
      node _T_101 = and(oddResult_y, _T_100) @[Dispatcher.scala 169:26]
      when _T_101 : @[Dispatcher.scala 169:43]
        out_selector <= UInt<3>("h4") @[Dispatcher.scala 171:26]
      else :
        node _T_102 = and(oddResult_y, sign_delta_y) @[Dispatcher.scala 173:32]
        when _T_102 : @[Dispatcher.scala 173:48]
          out_selector <= UInt<4>("h8") @[Dispatcher.scala 175:26]

  module Dispatcher_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip x_PE : UInt<2>, flip y_PE : UInt<2>, flip x_0 : UInt<2>, flip y_0 : UInt<2>, flip x_dest : UInt<2>, flip y_dest : UInt<2>, left : UInt<1>, right : UInt<1>, up : UInt<1>, bottom : UInt<1>, this_PE : UInt<1>}

    wire out_selector : UInt<4> @[Dispatcher.scala 34:28]
    node _T = eq(out_selector, UInt<1>("h1")) @[Dispatcher.scala 36:29]
    node _T_1 = eq(io.this_PE, UInt<1>("h0")) @[Dispatcher.scala 36:46]
    node _T_2 = and(_T, _T_1) @[Dispatcher.scala 36:43]
    io.left <= _T_2 @[Dispatcher.scala 36:13]
    node _T_3 = eq(out_selector, UInt<2>("h2")) @[Dispatcher.scala 37:30]
    node _T_4 = eq(io.this_PE, UInt<1>("h0")) @[Dispatcher.scala 37:47]
    node _T_5 = and(_T_3, _T_4) @[Dispatcher.scala 37:44]
    io.right <= _T_5 @[Dispatcher.scala 37:14]
    node _T_6 = eq(out_selector, UInt<3>("h4")) @[Dispatcher.scala 38:27]
    node _T_7 = eq(io.this_PE, UInt<1>("h0")) @[Dispatcher.scala 38:44]
    node _T_8 = and(_T_6, _T_7) @[Dispatcher.scala 38:41]
    io.up <= _T_8 @[Dispatcher.scala 38:11]
    node _T_9 = eq(out_selector, UInt<4>("h8")) @[Dispatcher.scala 39:31]
    node _T_10 = eq(io.this_PE, UInt<1>("h0")) @[Dispatcher.scala 39:48]
    node _T_11 = and(_T_9, _T_10) @[Dispatcher.scala 39:45]
    io.bottom <= _T_11 @[Dispatcher.scala 39:15]
    node _T_12 = eq(io.x_dest, io.x_PE) @[Dispatcher.scala 44:20]
    node _T_13 = eq(io.y_dest, io.y_PE) @[Dispatcher.scala 44:45]
    node _T_14 = and(_T_12, _T_13) @[Dispatcher.scala 44:32]
    when _T_14 : @[Dispatcher.scala 44:57]
      io.this_PE <= UInt<1>("h1") @[Dispatcher.scala 45:20]
      out_selector <= UInt<1>("h0") @[Dispatcher.scala 46:22]
    else :
      io.this_PE <= UInt<1>("h0") @[Dispatcher.scala 48:20]
      out_selector <= UInt<1>("h0") @[Dispatcher.scala 49:22]
    node _T_15 = cvt(io.x_PE) @[Dispatcher.scala 52:31]
    node _T_16 = cvt(io.x_0) @[Dispatcher.scala 52:45]
    node _T_17 = sub(_T_15, _T_16) @[Dispatcher.scala 52:36]
    node _T_18 = tail(_T_17, 1) @[Dispatcher.scala 52:36]
    node x_PE_transl = asSInt(_T_18) @[Dispatcher.scala 52:36]
    node _T_19 = cvt(io.y_PE) @[Dispatcher.scala 53:31]
    node _T_20 = cvt(io.y_0) @[Dispatcher.scala 53:45]
    node _T_21 = sub(_T_19, _T_20) @[Dispatcher.scala 53:36]
    node _T_22 = tail(_T_21, 1) @[Dispatcher.scala 53:36]
    node y_PE_transl = asSInt(_T_22) @[Dispatcher.scala 53:36]
    node _T_23 = bits(x_PE_transl, 0, 0) @[Dispatcher.scala 54:38]
    node x_PE_transl_odd = eq(_T_23, UInt<1>("h1")) @[Dispatcher.scala 54:42]
    node _T_24 = bits(y_PE_transl, 0, 0) @[Dispatcher.scala 55:38]
    node y_PE_transl_odd = eq(_T_24, UInt<1>("h1")) @[Dispatcher.scala 55:42]
    node _T_25 = cvt(io.x_dest) @[Dispatcher.scala 56:35]
    node _T_26 = cvt(io.x_0) @[Dispatcher.scala 56:49]
    node _T_27 = sub(_T_25, _T_26) @[Dispatcher.scala 56:40]
    node _T_28 = tail(_T_27, 1) @[Dispatcher.scala 56:40]
    node x_dest_transl = asSInt(_T_28) @[Dispatcher.scala 56:40]
    node _T_29 = cvt(io.y_dest) @[Dispatcher.scala 57:35]
    node _T_30 = cvt(io.y_0) @[Dispatcher.scala 57:49]
    node _T_31 = sub(_T_29, _T_30) @[Dispatcher.scala 57:40]
    node _T_32 = tail(_T_31, 1) @[Dispatcher.scala 57:40]
    node y_dest_transl = asSInt(_T_32) @[Dispatcher.scala 57:40]
    node _T_33 = gt(io.x_PE, io.x_0) @[Dispatcher.scala 60:18]
    node _T_34 = eq(io.y_PE, io.y_0) @[Dispatcher.scala 60:38]
    node _T_35 = and(_T_33, _T_34) @[Dispatcher.scala 60:27]
    when _T_35 : @[Dispatcher.scala 60:49]
      when x_PE_transl_odd : @[Dispatcher.scala 62:30]
        node _T_36 = add(y_dest_transl, x_PE_transl) @[Dispatcher.scala 63:49]
        node _T_37 = tail(_T_36, 1) @[Dispatcher.scala 63:49]
        node _T_38 = asSInt(_T_37) @[Dispatcher.scala 63:49]
        node _T_39 = leq(x_dest_transl, _T_38) @[Dispatcher.scala 63:32]
        when _T_39 : @[Dispatcher.scala 63:63]
          out_selector <= UInt<3>("h4") @[Dispatcher.scala 65:30]
        else :
          out_selector <= UInt<2>("h2") @[Dispatcher.scala 68:30]
      else :
        node _T_40 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 71:35]
        node _T_41 = tail(_T_40, 1) @[Dispatcher.scala 71:35]
        node _T_42 = asSInt(_T_41) @[Dispatcher.scala 71:35]
        node _T_43 = add(_T_42, x_PE_transl) @[Dispatcher.scala 71:50]
        node _T_44 = tail(_T_43, 1) @[Dispatcher.scala 71:50]
        node _T_45 = asSInt(_T_44) @[Dispatcher.scala 71:50]
        node _T_46 = leq(x_dest_transl, _T_45) @[Dispatcher.scala 71:32]
        when _T_46 : @[Dispatcher.scala 71:64]
          out_selector <= UInt<4>("h8") @[Dispatcher.scala 73:30]
        else :
          out_selector <= UInt<2>("h2") @[Dispatcher.scala 76:30]
    node _T_47 = eq(io.x_PE, io.x_0) @[Dispatcher.scala 82:18]
    node _T_48 = gt(io.y_PE, io.y_0) @[Dispatcher.scala 82:40]
    node _T_49 = and(_T_47, _T_48) @[Dispatcher.scala 82:29]
    when _T_49 : @[Dispatcher.scala 82:49]
      when y_PE_transl_odd : @[Dispatcher.scala 84:30]
        node _T_50 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 85:35]
        node _T_51 = tail(_T_50, 1) @[Dispatcher.scala 85:35]
        node _T_52 = asSInt(_T_51) @[Dispatcher.scala 85:35]
        node _T_53 = add(_T_52, y_PE_transl) @[Dispatcher.scala 85:50]
        node _T_54 = tail(_T_53, 1) @[Dispatcher.scala 85:50]
        node _T_55 = asSInt(_T_54) @[Dispatcher.scala 85:50]
        node _T_56 = leq(x_dest_transl, _T_55) @[Dispatcher.scala 85:32]
        when _T_56 : @[Dispatcher.scala 85:64]
          out_selector <= UInt<1>("h1") @[Dispatcher.scala 87:30]
        else :
          out_selector <= UInt<3>("h4") @[Dispatcher.scala 90:30]
      else :
        node _T_57 = sub(y_dest_transl, y_PE_transl) @[Dispatcher.scala 93:49]
        node _T_58 = tail(_T_57, 1) @[Dispatcher.scala 93:49]
        node _T_59 = asSInt(_T_58) @[Dispatcher.scala 93:49]
        node _T_60 = geq(x_dest_transl, _T_59) @[Dispatcher.scala 93:32]
        when _T_60 : @[Dispatcher.scala 93:63]
          out_selector <= UInt<2>("h2") @[Dispatcher.scala 95:30]
        else :
          out_selector <= UInt<3>("h4") @[Dispatcher.scala 98:30]
    node _T_61 = lt(io.x_PE, io.x_0) @[Dispatcher.scala 104:18]
    node _T_62 = eq(io.y_PE, io.y_0) @[Dispatcher.scala 104:38]
    node _T_63 = and(_T_61, _T_62) @[Dispatcher.scala 104:27]
    when _T_63 : @[Dispatcher.scala 104:49]
      when x_PE_transl_odd : @[Dispatcher.scala 106:30]
        node _T_64 = add(y_dest_transl, x_PE_transl) @[Dispatcher.scala 107:49]
        node _T_65 = tail(_T_64, 1) @[Dispatcher.scala 107:49]
        node _T_66 = asSInt(_T_65) @[Dispatcher.scala 107:49]
        node _T_67 = geq(x_dest_transl, _T_66) @[Dispatcher.scala 107:32]
        when _T_67 : @[Dispatcher.scala 107:63]
          out_selector <= UInt<4>("h8") @[Dispatcher.scala 109:30]
        else :
          out_selector <= UInt<1>("h1") @[Dispatcher.scala 112:30]
      else :
        node _T_68 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 115:35]
        node _T_69 = tail(_T_68, 1) @[Dispatcher.scala 115:35]
        node _T_70 = asSInt(_T_69) @[Dispatcher.scala 115:35]
        node _T_71 = add(_T_70, x_PE_transl) @[Dispatcher.scala 115:50]
        node _T_72 = tail(_T_71, 1) @[Dispatcher.scala 115:50]
        node _T_73 = asSInt(_T_72) @[Dispatcher.scala 115:50]
        node _T_74 = geq(x_dest_transl, _T_73) @[Dispatcher.scala 115:32]
        when _T_74 : @[Dispatcher.scala 115:64]
          out_selector <= UInt<3>("h4") @[Dispatcher.scala 117:30]
        else :
          out_selector <= UInt<1>("h1") @[Dispatcher.scala 120:30]
    node _T_75 = eq(io.x_PE, io.x_0) @[Dispatcher.scala 126:18]
    node _T_76 = lt(io.y_PE, io.y_0) @[Dispatcher.scala 126:40]
    node _T_77 = and(_T_75, _T_76) @[Dispatcher.scala 126:29]
    when _T_77 : @[Dispatcher.scala 126:49]
      when y_PE_transl_odd : @[Dispatcher.scala 128:30]
        node _T_78 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 129:35]
        node _T_79 = tail(_T_78, 1) @[Dispatcher.scala 129:35]
        node _T_80 = asSInt(_T_79) @[Dispatcher.scala 129:35]
        node _T_81 = add(_T_80, y_PE_transl) @[Dispatcher.scala 129:50]
        node _T_82 = tail(_T_81, 1) @[Dispatcher.scala 129:50]
        node _T_83 = asSInt(_T_82) @[Dispatcher.scala 129:50]
        node _T_84 = geq(x_dest_transl, _T_83) @[Dispatcher.scala 129:32]
        when _T_84 : @[Dispatcher.scala 129:64]
          out_selector <= UInt<2>("h2") @[Dispatcher.scala 131:30]
        else :
          out_selector <= UInt<4>("h8") @[Dispatcher.scala 134:30]
      else :
        node _T_85 = sub(y_dest_transl, y_PE_transl) @[Dispatcher.scala 137:49]
        node _T_86 = tail(_T_85, 1) @[Dispatcher.scala 137:49]
        node _T_87 = asSInt(_T_86) @[Dispatcher.scala 137:49]
        node _T_88 = leq(x_dest_transl, _T_87) @[Dispatcher.scala 137:32]
        when _T_88 : @[Dispatcher.scala 137:63]
          out_selector <= UInt<1>("h1") @[Dispatcher.scala 139:30]
        else :
          out_selector <= UInt<4>("h8") @[Dispatcher.scala 142:30]
    node _T_89 = head(x_PE_transl, 1) @[Dispatcher.scala 148:40]
    node sign_delta_x = bits(_T_89, 0, 0) @[Dispatcher.scala 148:44]
    node _T_90 = head(y_PE_transl, 1) @[Dispatcher.scala 149:40]
    node sign_delta_y = bits(_T_90, 0, 0) @[Dispatcher.scala 149:44]
    node _T_91 = xor(sign_delta_x, sign_delta_y) @[Dispatcher.scala 151:36]
    node uFactor_x = eq(_T_91, UInt<1>("h0")) @[Dispatcher.scala 151:21]
    node _T_92 = xor(x_PE_transl_odd, y_PE_transl_odd) @[Dispatcher.scala 152:39]
    node oddResult_x = xor(_T_92, uFactor_x) @[Dispatcher.scala 152:57]
    node uFactor_y = xor(sign_delta_x, sign_delta_y) @[Dispatcher.scala 154:34]
    node _T_93 = xor(x_PE_transl_odd, y_PE_transl_odd) @[Dispatcher.scala 155:39]
    node oddResult_y = xor(_T_93, uFactor_y) @[Dispatcher.scala 155:57]
    node _T_94 = neq(io.x_PE, io.x_0) @[Dispatcher.scala 158:18]
    node _T_95 = neq(io.y_PE, io.y_0) @[Dispatcher.scala 158:39]
    node _T_96 = and(_T_94, _T_95) @[Dispatcher.scala 158:28]
    when _T_96 : @[Dispatcher.scala 158:49]
      node _T_97 = eq(sign_delta_x, UInt<1>("h0")) @[Dispatcher.scala 160:29]
      node _T_98 = and(oddResult_x, _T_97) @[Dispatcher.scala 160:26]
      when _T_98 : @[Dispatcher.scala 160:43]
        out_selector <= UInt<2>("h2") @[Dispatcher.scala 162:26]
      else :
        node _T_99 = and(oddResult_x, sign_delta_x) @[Dispatcher.scala 164:32]
        when _T_99 : @[Dispatcher.scala 164:48]
          out_selector <= UInt<1>("h1") @[Dispatcher.scala 166:26]
      node _T_100 = eq(sign_delta_y, UInt<1>("h0")) @[Dispatcher.scala 169:29]
      node _T_101 = and(oddResult_y, _T_100) @[Dispatcher.scala 169:26]
      when _T_101 : @[Dispatcher.scala 169:43]
        out_selector <= UInt<3>("h4") @[Dispatcher.scala 171:26]
      else :
        node _T_102 = and(oddResult_y, sign_delta_y) @[Dispatcher.scala 173:32]
        when _T_102 : @[Dispatcher.scala 173:48]
          out_selector <= UInt<4>("h8") @[Dispatcher.scala 175:26]

  module Dispatcher_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip x_PE : UInt<2>, flip y_PE : UInt<2>, flip x_0 : UInt<2>, flip y_0 : UInt<2>, flip x_dest : UInt<2>, flip y_dest : UInt<2>, left : UInt<1>, right : UInt<1>, up : UInt<1>, bottom : UInt<1>, this_PE : UInt<1>}

    wire out_selector : UInt<4> @[Dispatcher.scala 34:28]
    node _T = eq(out_selector, UInt<1>("h1")) @[Dispatcher.scala 36:29]
    node _T_1 = eq(io.this_PE, UInt<1>("h0")) @[Dispatcher.scala 36:46]
    node _T_2 = and(_T, _T_1) @[Dispatcher.scala 36:43]
    io.left <= _T_2 @[Dispatcher.scala 36:13]
    node _T_3 = eq(out_selector, UInt<2>("h2")) @[Dispatcher.scala 37:30]
    node _T_4 = eq(io.this_PE, UInt<1>("h0")) @[Dispatcher.scala 37:47]
    node _T_5 = and(_T_3, _T_4) @[Dispatcher.scala 37:44]
    io.right <= _T_5 @[Dispatcher.scala 37:14]
    node _T_6 = eq(out_selector, UInt<3>("h4")) @[Dispatcher.scala 38:27]
    node _T_7 = eq(io.this_PE, UInt<1>("h0")) @[Dispatcher.scala 38:44]
    node _T_8 = and(_T_6, _T_7) @[Dispatcher.scala 38:41]
    io.up <= _T_8 @[Dispatcher.scala 38:11]
    node _T_9 = eq(out_selector, UInt<4>("h8")) @[Dispatcher.scala 39:31]
    node _T_10 = eq(io.this_PE, UInt<1>("h0")) @[Dispatcher.scala 39:48]
    node _T_11 = and(_T_9, _T_10) @[Dispatcher.scala 39:45]
    io.bottom <= _T_11 @[Dispatcher.scala 39:15]
    node _T_12 = eq(io.x_dest, io.x_PE) @[Dispatcher.scala 44:20]
    node _T_13 = eq(io.y_dest, io.y_PE) @[Dispatcher.scala 44:45]
    node _T_14 = and(_T_12, _T_13) @[Dispatcher.scala 44:32]
    when _T_14 : @[Dispatcher.scala 44:57]
      io.this_PE <= UInt<1>("h1") @[Dispatcher.scala 45:20]
      out_selector <= UInt<1>("h0") @[Dispatcher.scala 46:22]
    else :
      io.this_PE <= UInt<1>("h0") @[Dispatcher.scala 48:20]
      out_selector <= UInt<1>("h0") @[Dispatcher.scala 49:22]
    node _T_15 = cvt(io.x_PE) @[Dispatcher.scala 52:31]
    node _T_16 = cvt(io.x_0) @[Dispatcher.scala 52:45]
    node _T_17 = sub(_T_15, _T_16) @[Dispatcher.scala 52:36]
    node _T_18 = tail(_T_17, 1) @[Dispatcher.scala 52:36]
    node x_PE_transl = asSInt(_T_18) @[Dispatcher.scala 52:36]
    node _T_19 = cvt(io.y_PE) @[Dispatcher.scala 53:31]
    node _T_20 = cvt(io.y_0) @[Dispatcher.scala 53:45]
    node _T_21 = sub(_T_19, _T_20) @[Dispatcher.scala 53:36]
    node _T_22 = tail(_T_21, 1) @[Dispatcher.scala 53:36]
    node y_PE_transl = asSInt(_T_22) @[Dispatcher.scala 53:36]
    node _T_23 = bits(x_PE_transl, 0, 0) @[Dispatcher.scala 54:38]
    node x_PE_transl_odd = eq(_T_23, UInt<1>("h1")) @[Dispatcher.scala 54:42]
    node _T_24 = bits(y_PE_transl, 0, 0) @[Dispatcher.scala 55:38]
    node y_PE_transl_odd = eq(_T_24, UInt<1>("h1")) @[Dispatcher.scala 55:42]
    node _T_25 = cvt(io.x_dest) @[Dispatcher.scala 56:35]
    node _T_26 = cvt(io.x_0) @[Dispatcher.scala 56:49]
    node _T_27 = sub(_T_25, _T_26) @[Dispatcher.scala 56:40]
    node _T_28 = tail(_T_27, 1) @[Dispatcher.scala 56:40]
    node x_dest_transl = asSInt(_T_28) @[Dispatcher.scala 56:40]
    node _T_29 = cvt(io.y_dest) @[Dispatcher.scala 57:35]
    node _T_30 = cvt(io.y_0) @[Dispatcher.scala 57:49]
    node _T_31 = sub(_T_29, _T_30) @[Dispatcher.scala 57:40]
    node _T_32 = tail(_T_31, 1) @[Dispatcher.scala 57:40]
    node y_dest_transl = asSInt(_T_32) @[Dispatcher.scala 57:40]
    node _T_33 = gt(io.x_PE, io.x_0) @[Dispatcher.scala 60:18]
    node _T_34 = eq(io.y_PE, io.y_0) @[Dispatcher.scala 60:38]
    node _T_35 = and(_T_33, _T_34) @[Dispatcher.scala 60:27]
    when _T_35 : @[Dispatcher.scala 60:49]
      when x_PE_transl_odd : @[Dispatcher.scala 62:30]
        node _T_36 = add(y_dest_transl, x_PE_transl) @[Dispatcher.scala 63:49]
        node _T_37 = tail(_T_36, 1) @[Dispatcher.scala 63:49]
        node _T_38 = asSInt(_T_37) @[Dispatcher.scala 63:49]
        node _T_39 = leq(x_dest_transl, _T_38) @[Dispatcher.scala 63:32]
        when _T_39 : @[Dispatcher.scala 63:63]
          out_selector <= UInt<3>("h4") @[Dispatcher.scala 65:30]
        else :
          out_selector <= UInt<2>("h2") @[Dispatcher.scala 68:30]
      else :
        node _T_40 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 71:35]
        node _T_41 = tail(_T_40, 1) @[Dispatcher.scala 71:35]
        node _T_42 = asSInt(_T_41) @[Dispatcher.scala 71:35]
        node _T_43 = add(_T_42, x_PE_transl) @[Dispatcher.scala 71:50]
        node _T_44 = tail(_T_43, 1) @[Dispatcher.scala 71:50]
        node _T_45 = asSInt(_T_44) @[Dispatcher.scala 71:50]
        node _T_46 = leq(x_dest_transl, _T_45) @[Dispatcher.scala 71:32]
        when _T_46 : @[Dispatcher.scala 71:64]
          out_selector <= UInt<4>("h8") @[Dispatcher.scala 73:30]
        else :
          out_selector <= UInt<2>("h2") @[Dispatcher.scala 76:30]
    node _T_47 = eq(io.x_PE, io.x_0) @[Dispatcher.scala 82:18]
    node _T_48 = gt(io.y_PE, io.y_0) @[Dispatcher.scala 82:40]
    node _T_49 = and(_T_47, _T_48) @[Dispatcher.scala 82:29]
    when _T_49 : @[Dispatcher.scala 82:49]
      when y_PE_transl_odd : @[Dispatcher.scala 84:30]
        node _T_50 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 85:35]
        node _T_51 = tail(_T_50, 1) @[Dispatcher.scala 85:35]
        node _T_52 = asSInt(_T_51) @[Dispatcher.scala 85:35]
        node _T_53 = add(_T_52, y_PE_transl) @[Dispatcher.scala 85:50]
        node _T_54 = tail(_T_53, 1) @[Dispatcher.scala 85:50]
        node _T_55 = asSInt(_T_54) @[Dispatcher.scala 85:50]
        node _T_56 = leq(x_dest_transl, _T_55) @[Dispatcher.scala 85:32]
        when _T_56 : @[Dispatcher.scala 85:64]
          out_selector <= UInt<1>("h1") @[Dispatcher.scala 87:30]
        else :
          out_selector <= UInt<3>("h4") @[Dispatcher.scala 90:30]
      else :
        node _T_57 = sub(y_dest_transl, y_PE_transl) @[Dispatcher.scala 93:49]
        node _T_58 = tail(_T_57, 1) @[Dispatcher.scala 93:49]
        node _T_59 = asSInt(_T_58) @[Dispatcher.scala 93:49]
        node _T_60 = geq(x_dest_transl, _T_59) @[Dispatcher.scala 93:32]
        when _T_60 : @[Dispatcher.scala 93:63]
          out_selector <= UInt<2>("h2") @[Dispatcher.scala 95:30]
        else :
          out_selector <= UInt<3>("h4") @[Dispatcher.scala 98:30]
    node _T_61 = lt(io.x_PE, io.x_0) @[Dispatcher.scala 104:18]
    node _T_62 = eq(io.y_PE, io.y_0) @[Dispatcher.scala 104:38]
    node _T_63 = and(_T_61, _T_62) @[Dispatcher.scala 104:27]
    when _T_63 : @[Dispatcher.scala 104:49]
      when x_PE_transl_odd : @[Dispatcher.scala 106:30]
        node _T_64 = add(y_dest_transl, x_PE_transl) @[Dispatcher.scala 107:49]
        node _T_65 = tail(_T_64, 1) @[Dispatcher.scala 107:49]
        node _T_66 = asSInt(_T_65) @[Dispatcher.scala 107:49]
        node _T_67 = geq(x_dest_transl, _T_66) @[Dispatcher.scala 107:32]
        when _T_67 : @[Dispatcher.scala 107:63]
          out_selector <= UInt<4>("h8") @[Dispatcher.scala 109:30]
        else :
          out_selector <= UInt<1>("h1") @[Dispatcher.scala 112:30]
      else :
        node _T_68 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 115:35]
        node _T_69 = tail(_T_68, 1) @[Dispatcher.scala 115:35]
        node _T_70 = asSInt(_T_69) @[Dispatcher.scala 115:35]
        node _T_71 = add(_T_70, x_PE_transl) @[Dispatcher.scala 115:50]
        node _T_72 = tail(_T_71, 1) @[Dispatcher.scala 115:50]
        node _T_73 = asSInt(_T_72) @[Dispatcher.scala 115:50]
        node _T_74 = geq(x_dest_transl, _T_73) @[Dispatcher.scala 115:32]
        when _T_74 : @[Dispatcher.scala 115:64]
          out_selector <= UInt<3>("h4") @[Dispatcher.scala 117:30]
        else :
          out_selector <= UInt<1>("h1") @[Dispatcher.scala 120:30]
    node _T_75 = eq(io.x_PE, io.x_0) @[Dispatcher.scala 126:18]
    node _T_76 = lt(io.y_PE, io.y_0) @[Dispatcher.scala 126:40]
    node _T_77 = and(_T_75, _T_76) @[Dispatcher.scala 126:29]
    when _T_77 : @[Dispatcher.scala 126:49]
      when y_PE_transl_odd : @[Dispatcher.scala 128:30]
        node _T_78 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 129:35]
        node _T_79 = tail(_T_78, 1) @[Dispatcher.scala 129:35]
        node _T_80 = asSInt(_T_79) @[Dispatcher.scala 129:35]
        node _T_81 = add(_T_80, y_PE_transl) @[Dispatcher.scala 129:50]
        node _T_82 = tail(_T_81, 1) @[Dispatcher.scala 129:50]
        node _T_83 = asSInt(_T_82) @[Dispatcher.scala 129:50]
        node _T_84 = geq(x_dest_transl, _T_83) @[Dispatcher.scala 129:32]
        when _T_84 : @[Dispatcher.scala 129:64]
          out_selector <= UInt<2>("h2") @[Dispatcher.scala 131:30]
        else :
          out_selector <= UInt<4>("h8") @[Dispatcher.scala 134:30]
      else :
        node _T_85 = sub(y_dest_transl, y_PE_transl) @[Dispatcher.scala 137:49]
        node _T_86 = tail(_T_85, 1) @[Dispatcher.scala 137:49]
        node _T_87 = asSInt(_T_86) @[Dispatcher.scala 137:49]
        node _T_88 = leq(x_dest_transl, _T_87) @[Dispatcher.scala 137:32]
        when _T_88 : @[Dispatcher.scala 137:63]
          out_selector <= UInt<1>("h1") @[Dispatcher.scala 139:30]
        else :
          out_selector <= UInt<4>("h8") @[Dispatcher.scala 142:30]
    node _T_89 = head(x_PE_transl, 1) @[Dispatcher.scala 148:40]
    node sign_delta_x = bits(_T_89, 0, 0) @[Dispatcher.scala 148:44]
    node _T_90 = head(y_PE_transl, 1) @[Dispatcher.scala 149:40]
    node sign_delta_y = bits(_T_90, 0, 0) @[Dispatcher.scala 149:44]
    node _T_91 = xor(sign_delta_x, sign_delta_y) @[Dispatcher.scala 151:36]
    node uFactor_x = eq(_T_91, UInt<1>("h0")) @[Dispatcher.scala 151:21]
    node _T_92 = xor(x_PE_transl_odd, y_PE_transl_odd) @[Dispatcher.scala 152:39]
    node oddResult_x = xor(_T_92, uFactor_x) @[Dispatcher.scala 152:57]
    node uFactor_y = xor(sign_delta_x, sign_delta_y) @[Dispatcher.scala 154:34]
    node _T_93 = xor(x_PE_transl_odd, y_PE_transl_odd) @[Dispatcher.scala 155:39]
    node oddResult_y = xor(_T_93, uFactor_y) @[Dispatcher.scala 155:57]
    node _T_94 = neq(io.x_PE, io.x_0) @[Dispatcher.scala 158:18]
    node _T_95 = neq(io.y_PE, io.y_0) @[Dispatcher.scala 158:39]
    node _T_96 = and(_T_94, _T_95) @[Dispatcher.scala 158:28]
    when _T_96 : @[Dispatcher.scala 158:49]
      node _T_97 = eq(sign_delta_x, UInt<1>("h0")) @[Dispatcher.scala 160:29]
      node _T_98 = and(oddResult_x, _T_97) @[Dispatcher.scala 160:26]
      when _T_98 : @[Dispatcher.scala 160:43]
        out_selector <= UInt<2>("h2") @[Dispatcher.scala 162:26]
      else :
        node _T_99 = and(oddResult_x, sign_delta_x) @[Dispatcher.scala 164:32]
        when _T_99 : @[Dispatcher.scala 164:48]
          out_selector <= UInt<1>("h1") @[Dispatcher.scala 166:26]
      node _T_100 = eq(sign_delta_y, UInt<1>("h0")) @[Dispatcher.scala 169:29]
      node _T_101 = and(oddResult_y, _T_100) @[Dispatcher.scala 169:26]
      when _T_101 : @[Dispatcher.scala 169:43]
        out_selector <= UInt<3>("h4") @[Dispatcher.scala 171:26]
      else :
        node _T_102 = and(oddResult_y, sign_delta_y) @[Dispatcher.scala 173:32]
        when _T_102 : @[Dispatcher.scala 173:48]
          out_selector <= UInt<4>("h8") @[Dispatcher.scala 175:26]

  module GenerationDispatcher :
    input clock : Clock
    input reset : Reset
    output io : { flip x_PE : UInt<2>, flip y_PE : UInt<2>, flip x_dest : UInt<2>, flip y_dest : UInt<2>, left : UInt<1>, right : UInt<1>, up : UInt<1>, bottom : UInt<1>}

    wire out_selector : UInt<4> @[Dispatcher.scala 201:28]
    node _T = eq(out_selector, UInt<1>("h1")) @[Dispatcher.scala 205:29]
    io.left <= _T @[Dispatcher.scala 205:13]
    node _T_1 = eq(out_selector, UInt<2>("h2")) @[Dispatcher.scala 206:30]
    io.right <= _T_1 @[Dispatcher.scala 206:14]
    node _T_2 = eq(out_selector, UInt<3>("h4")) @[Dispatcher.scala 207:27]
    io.up <= _T_2 @[Dispatcher.scala 207:11]
    node _T_3 = eq(out_selector, UInt<4>("h8")) @[Dispatcher.scala 208:31]
    io.bottom <= _T_3 @[Dispatcher.scala 208:15]
    node _T_4 = cvt(io.x_dest) @[Dispatcher.scala 210:35]
    node _T_5 = cvt(io.x_PE) @[Dispatcher.scala 210:50]
    node _T_6 = sub(_T_4, _T_5) @[Dispatcher.scala 210:40]
    node _T_7 = tail(_T_6, 1) @[Dispatcher.scala 210:40]
    node x_dest_transl = asSInt(_T_7) @[Dispatcher.scala 210:40]
    node _T_8 = cvt(io.y_dest) @[Dispatcher.scala 211:35]
    node _T_9 = cvt(io.y_PE) @[Dispatcher.scala 211:50]
    node _T_10 = sub(_T_8, _T_9) @[Dispatcher.scala 211:40]
    node _T_11 = tail(_T_10, 1) @[Dispatcher.scala 211:40]
    node y_dest_transl = asSInt(_T_11) @[Dispatcher.scala 211:40]
    node _T_12 = leq(x_dest_transl, y_dest_transl) @[Dispatcher.scala 213:24]
    node _T_13 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 213:60]
    node _T_14 = tail(_T_13, 1) @[Dispatcher.scala 213:60]
    node _T_15 = asSInt(_T_14) @[Dispatcher.scala 213:60]
    node _T_16 = lt(x_dest_transl, _T_15) @[Dispatcher.scala 213:58]
    node _T_17 = and(_T_12, _T_16) @[Dispatcher.scala 213:41]
    when _T_17 : @[Dispatcher.scala 213:75]
      out_selector <= UInt<1>("h1") @[Dispatcher.scala 215:22]
    else :
      node _T_18 = geq(x_dest_transl, y_dest_transl) @[Dispatcher.scala 217:30]
      node _T_19 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 217:66]
      node _T_20 = tail(_T_19, 1) @[Dispatcher.scala 217:66]
      node _T_21 = asSInt(_T_20) @[Dispatcher.scala 217:66]
      node _T_22 = gt(x_dest_transl, _T_21) @[Dispatcher.scala 217:64]
      node _T_23 = and(_T_18, _T_22) @[Dispatcher.scala 217:47]
      when _T_23 : @[Dispatcher.scala 217:81]
        out_selector <= UInt<2>("h2") @[Dispatcher.scala 219:22]
      else :
        node _T_24 = lt(x_dest_transl, y_dest_transl) @[Dispatcher.scala 221:30]
        node _T_25 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 221:66]
        node _T_26 = tail(_T_25, 1) @[Dispatcher.scala 221:66]
        node _T_27 = asSInt(_T_26) @[Dispatcher.scala 221:66]
        node _T_28 = geq(x_dest_transl, _T_27) @[Dispatcher.scala 221:63]
        node _T_29 = and(_T_24, _T_28) @[Dispatcher.scala 221:46]
        when _T_29 : @[Dispatcher.scala 221:81]
          out_selector <= UInt<3>("h4") @[Dispatcher.scala 223:22]
        else :
          node _T_30 = gt(x_dest_transl, y_dest_transl) @[Dispatcher.scala 225:30]
          node _T_31 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 225:66]
          node _T_32 = tail(_T_31, 1) @[Dispatcher.scala 225:66]
          node _T_33 = asSInt(_T_32) @[Dispatcher.scala 225:66]
          node _T_34 = leq(x_dest_transl, _T_33) @[Dispatcher.scala 225:63]
          node _T_35 = and(_T_30, _T_34) @[Dispatcher.scala 225:46]
          when _T_35 : @[Dispatcher.scala 225:81]
            out_selector <= UInt<4>("h8") @[Dispatcher.scala 227:22]
          else :
            out_selector <= UInt<1>("h0") @[Dispatcher.scala 231:22]

  module GenerationDispatcher_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip x_PE : UInt<2>, flip y_PE : UInt<2>, flip x_dest : UInt<2>, flip y_dest : UInt<2>, left : UInt<1>, right : UInt<1>, up : UInt<1>, bottom : UInt<1>}

    wire out_selector : UInt<4> @[Dispatcher.scala 201:28]
    node _T = eq(out_selector, UInt<1>("h1")) @[Dispatcher.scala 205:29]
    io.left <= _T @[Dispatcher.scala 205:13]
    node _T_1 = eq(out_selector, UInt<2>("h2")) @[Dispatcher.scala 206:30]
    io.right <= _T_1 @[Dispatcher.scala 206:14]
    node _T_2 = eq(out_selector, UInt<3>("h4")) @[Dispatcher.scala 207:27]
    io.up <= _T_2 @[Dispatcher.scala 207:11]
    node _T_3 = eq(out_selector, UInt<4>("h8")) @[Dispatcher.scala 208:31]
    io.bottom <= _T_3 @[Dispatcher.scala 208:15]
    node _T_4 = cvt(io.x_dest) @[Dispatcher.scala 210:35]
    node _T_5 = cvt(io.x_PE) @[Dispatcher.scala 210:50]
    node _T_6 = sub(_T_4, _T_5) @[Dispatcher.scala 210:40]
    node _T_7 = tail(_T_6, 1) @[Dispatcher.scala 210:40]
    node x_dest_transl = asSInt(_T_7) @[Dispatcher.scala 210:40]
    node _T_8 = cvt(io.y_dest) @[Dispatcher.scala 211:35]
    node _T_9 = cvt(io.y_PE) @[Dispatcher.scala 211:50]
    node _T_10 = sub(_T_8, _T_9) @[Dispatcher.scala 211:40]
    node _T_11 = tail(_T_10, 1) @[Dispatcher.scala 211:40]
    node y_dest_transl = asSInt(_T_11) @[Dispatcher.scala 211:40]
    node _T_12 = leq(x_dest_transl, y_dest_transl) @[Dispatcher.scala 213:24]
    node _T_13 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 213:60]
    node _T_14 = tail(_T_13, 1) @[Dispatcher.scala 213:60]
    node _T_15 = asSInt(_T_14) @[Dispatcher.scala 213:60]
    node _T_16 = lt(x_dest_transl, _T_15) @[Dispatcher.scala 213:58]
    node _T_17 = and(_T_12, _T_16) @[Dispatcher.scala 213:41]
    when _T_17 : @[Dispatcher.scala 213:75]
      out_selector <= UInt<1>("h1") @[Dispatcher.scala 215:22]
    else :
      node _T_18 = geq(x_dest_transl, y_dest_transl) @[Dispatcher.scala 217:30]
      node _T_19 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 217:66]
      node _T_20 = tail(_T_19, 1) @[Dispatcher.scala 217:66]
      node _T_21 = asSInt(_T_20) @[Dispatcher.scala 217:66]
      node _T_22 = gt(x_dest_transl, _T_21) @[Dispatcher.scala 217:64]
      node _T_23 = and(_T_18, _T_22) @[Dispatcher.scala 217:47]
      when _T_23 : @[Dispatcher.scala 217:81]
        out_selector <= UInt<2>("h2") @[Dispatcher.scala 219:22]
      else :
        node _T_24 = lt(x_dest_transl, y_dest_transl) @[Dispatcher.scala 221:30]
        node _T_25 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 221:66]
        node _T_26 = tail(_T_25, 1) @[Dispatcher.scala 221:66]
        node _T_27 = asSInt(_T_26) @[Dispatcher.scala 221:66]
        node _T_28 = geq(x_dest_transl, _T_27) @[Dispatcher.scala 221:63]
        node _T_29 = and(_T_24, _T_28) @[Dispatcher.scala 221:46]
        when _T_29 : @[Dispatcher.scala 221:81]
          out_selector <= UInt<3>("h4") @[Dispatcher.scala 223:22]
        else :
          node _T_30 = gt(x_dest_transl, y_dest_transl) @[Dispatcher.scala 225:30]
          node _T_31 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 225:66]
          node _T_32 = tail(_T_31, 1) @[Dispatcher.scala 225:66]
          node _T_33 = asSInt(_T_32) @[Dispatcher.scala 225:66]
          node _T_34 = leq(x_dest_transl, _T_33) @[Dispatcher.scala 225:63]
          node _T_35 = and(_T_30, _T_34) @[Dispatcher.scala 225:46]
          when _T_35 : @[Dispatcher.scala 225:81]
            out_selector <= UInt<4>("h8") @[Dispatcher.scala 227:22]
          else :
            out_selector <= UInt<1>("h0") @[Dispatcher.scala 231:22]

  module GenerationDispatcher_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip x_PE : UInt<2>, flip y_PE : UInt<2>, flip x_dest : UInt<2>, flip y_dest : UInt<2>, left : UInt<1>, right : UInt<1>, up : UInt<1>, bottom : UInt<1>}

    wire out_selector : UInt<4> @[Dispatcher.scala 201:28]
    node _T = eq(out_selector, UInt<1>("h1")) @[Dispatcher.scala 205:29]
    io.left <= _T @[Dispatcher.scala 205:13]
    node _T_1 = eq(out_selector, UInt<2>("h2")) @[Dispatcher.scala 206:30]
    io.right <= _T_1 @[Dispatcher.scala 206:14]
    node _T_2 = eq(out_selector, UInt<3>("h4")) @[Dispatcher.scala 207:27]
    io.up <= _T_2 @[Dispatcher.scala 207:11]
    node _T_3 = eq(out_selector, UInt<4>("h8")) @[Dispatcher.scala 208:31]
    io.bottom <= _T_3 @[Dispatcher.scala 208:15]
    node _T_4 = cvt(io.x_dest) @[Dispatcher.scala 210:35]
    node _T_5 = cvt(io.x_PE) @[Dispatcher.scala 210:50]
    node _T_6 = sub(_T_4, _T_5) @[Dispatcher.scala 210:40]
    node _T_7 = tail(_T_6, 1) @[Dispatcher.scala 210:40]
    node x_dest_transl = asSInt(_T_7) @[Dispatcher.scala 210:40]
    node _T_8 = cvt(io.y_dest) @[Dispatcher.scala 211:35]
    node _T_9 = cvt(io.y_PE) @[Dispatcher.scala 211:50]
    node _T_10 = sub(_T_8, _T_9) @[Dispatcher.scala 211:40]
    node _T_11 = tail(_T_10, 1) @[Dispatcher.scala 211:40]
    node y_dest_transl = asSInt(_T_11) @[Dispatcher.scala 211:40]
    node _T_12 = leq(x_dest_transl, y_dest_transl) @[Dispatcher.scala 213:24]
    node _T_13 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 213:60]
    node _T_14 = tail(_T_13, 1) @[Dispatcher.scala 213:60]
    node _T_15 = asSInt(_T_14) @[Dispatcher.scala 213:60]
    node _T_16 = lt(x_dest_transl, _T_15) @[Dispatcher.scala 213:58]
    node _T_17 = and(_T_12, _T_16) @[Dispatcher.scala 213:41]
    when _T_17 : @[Dispatcher.scala 213:75]
      out_selector <= UInt<1>("h1") @[Dispatcher.scala 215:22]
    else :
      node _T_18 = geq(x_dest_transl, y_dest_transl) @[Dispatcher.scala 217:30]
      node _T_19 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 217:66]
      node _T_20 = tail(_T_19, 1) @[Dispatcher.scala 217:66]
      node _T_21 = asSInt(_T_20) @[Dispatcher.scala 217:66]
      node _T_22 = gt(x_dest_transl, _T_21) @[Dispatcher.scala 217:64]
      node _T_23 = and(_T_18, _T_22) @[Dispatcher.scala 217:47]
      when _T_23 : @[Dispatcher.scala 217:81]
        out_selector <= UInt<2>("h2") @[Dispatcher.scala 219:22]
      else :
        node _T_24 = lt(x_dest_transl, y_dest_transl) @[Dispatcher.scala 221:30]
        node _T_25 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 221:66]
        node _T_26 = tail(_T_25, 1) @[Dispatcher.scala 221:66]
        node _T_27 = asSInt(_T_26) @[Dispatcher.scala 221:66]
        node _T_28 = geq(x_dest_transl, _T_27) @[Dispatcher.scala 221:63]
        node _T_29 = and(_T_24, _T_28) @[Dispatcher.scala 221:46]
        when _T_29 : @[Dispatcher.scala 221:81]
          out_selector <= UInt<3>("h4") @[Dispatcher.scala 223:22]
        else :
          node _T_30 = gt(x_dest_transl, y_dest_transl) @[Dispatcher.scala 225:30]
          node _T_31 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 225:66]
          node _T_32 = tail(_T_31, 1) @[Dispatcher.scala 225:66]
          node _T_33 = asSInt(_T_32) @[Dispatcher.scala 225:66]
          node _T_34 = leq(x_dest_transl, _T_33) @[Dispatcher.scala 225:63]
          node _T_35 = and(_T_30, _T_34) @[Dispatcher.scala 225:46]
          when _T_35 : @[Dispatcher.scala 225:81]
            out_selector <= UInt<4>("h8") @[Dispatcher.scala 227:22]
          else :
            out_selector <= UInt<1>("h0") @[Dispatcher.scala 231:22]

  module GenerationDispatcher_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip x_PE : UInt<2>, flip y_PE : UInt<2>, flip x_dest : UInt<2>, flip y_dest : UInt<2>, left : UInt<1>, right : UInt<1>, up : UInt<1>, bottom : UInt<1>}

    wire out_selector : UInt<4> @[Dispatcher.scala 201:28]
    node _T = eq(out_selector, UInt<1>("h1")) @[Dispatcher.scala 205:29]
    io.left <= _T @[Dispatcher.scala 205:13]
    node _T_1 = eq(out_selector, UInt<2>("h2")) @[Dispatcher.scala 206:30]
    io.right <= _T_1 @[Dispatcher.scala 206:14]
    node _T_2 = eq(out_selector, UInt<3>("h4")) @[Dispatcher.scala 207:27]
    io.up <= _T_2 @[Dispatcher.scala 207:11]
    node _T_3 = eq(out_selector, UInt<4>("h8")) @[Dispatcher.scala 208:31]
    io.bottom <= _T_3 @[Dispatcher.scala 208:15]
    node _T_4 = cvt(io.x_dest) @[Dispatcher.scala 210:35]
    node _T_5 = cvt(io.x_PE) @[Dispatcher.scala 210:50]
    node _T_6 = sub(_T_4, _T_5) @[Dispatcher.scala 210:40]
    node _T_7 = tail(_T_6, 1) @[Dispatcher.scala 210:40]
    node x_dest_transl = asSInt(_T_7) @[Dispatcher.scala 210:40]
    node _T_8 = cvt(io.y_dest) @[Dispatcher.scala 211:35]
    node _T_9 = cvt(io.y_PE) @[Dispatcher.scala 211:50]
    node _T_10 = sub(_T_8, _T_9) @[Dispatcher.scala 211:40]
    node _T_11 = tail(_T_10, 1) @[Dispatcher.scala 211:40]
    node y_dest_transl = asSInt(_T_11) @[Dispatcher.scala 211:40]
    node _T_12 = leq(x_dest_transl, y_dest_transl) @[Dispatcher.scala 213:24]
    node _T_13 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 213:60]
    node _T_14 = tail(_T_13, 1) @[Dispatcher.scala 213:60]
    node _T_15 = asSInt(_T_14) @[Dispatcher.scala 213:60]
    node _T_16 = lt(x_dest_transl, _T_15) @[Dispatcher.scala 213:58]
    node _T_17 = and(_T_12, _T_16) @[Dispatcher.scala 213:41]
    when _T_17 : @[Dispatcher.scala 213:75]
      out_selector <= UInt<1>("h1") @[Dispatcher.scala 215:22]
    else :
      node _T_18 = geq(x_dest_transl, y_dest_transl) @[Dispatcher.scala 217:30]
      node _T_19 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 217:66]
      node _T_20 = tail(_T_19, 1) @[Dispatcher.scala 217:66]
      node _T_21 = asSInt(_T_20) @[Dispatcher.scala 217:66]
      node _T_22 = gt(x_dest_transl, _T_21) @[Dispatcher.scala 217:64]
      node _T_23 = and(_T_18, _T_22) @[Dispatcher.scala 217:47]
      when _T_23 : @[Dispatcher.scala 217:81]
        out_selector <= UInt<2>("h2") @[Dispatcher.scala 219:22]
      else :
        node _T_24 = lt(x_dest_transl, y_dest_transl) @[Dispatcher.scala 221:30]
        node _T_25 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 221:66]
        node _T_26 = tail(_T_25, 1) @[Dispatcher.scala 221:66]
        node _T_27 = asSInt(_T_26) @[Dispatcher.scala 221:66]
        node _T_28 = geq(x_dest_transl, _T_27) @[Dispatcher.scala 221:63]
        node _T_29 = and(_T_24, _T_28) @[Dispatcher.scala 221:46]
        when _T_29 : @[Dispatcher.scala 221:81]
          out_selector <= UInt<3>("h4") @[Dispatcher.scala 223:22]
        else :
          node _T_30 = gt(x_dest_transl, y_dest_transl) @[Dispatcher.scala 225:30]
          node _T_31 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 225:66]
          node _T_32 = tail(_T_31, 1) @[Dispatcher.scala 225:66]
          node _T_33 = asSInt(_T_32) @[Dispatcher.scala 225:66]
          node _T_34 = leq(x_dest_transl, _T_33) @[Dispatcher.scala 225:63]
          node _T_35 = and(_T_30, _T_34) @[Dispatcher.scala 225:46]
          when _T_35 : @[Dispatcher.scala 225:81]
            out_selector <= UInt<4>("h8") @[Dispatcher.scala 227:22]
          else :
            out_selector <= UInt<1>("h0") @[Dispatcher.scala 231:22]

  module MyPriorityMux :
    input clock : Clock
    input reset : Reset
    output io : { flip valid : UInt<1>[4], flip in_bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}[4], out_valid : UInt<1>, out_val : { bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}, selected : UInt<4>}}

    wire first : { bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}, selected : UInt<4>} @[Utility.scala 43:19]
    wire myseq2_1 : { bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}, selected : UInt<4>} @[Utility.scala 44:20]
    wire myseq2_2 : { bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}, selected : UInt<4>} @[Utility.scala 45:19]
    wire fourth : { bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}, selected : UInt<4>} @[Utility.scala 46:20]
    wire myseq2_4 : { bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}, selected : UInt<4>} @[Utility.scala 47:28]
    first.bits.y_dest <= io.in_bits[0].y_dest @[Utility.scala 49:14]
    first.bits.x_dest <= io.in_bits[0].x_dest @[Utility.scala 49:14]
    first.bits.y_0 <= io.in_bits[0].y_0 @[Utility.scala 49:14]
    first.bits.x_0 <= io.in_bits[0].x_0 @[Utility.scala 49:14]
    first.bits.data <= io.in_bits[0].data @[Utility.scala 49:14]
    myseq2_1.bits.y_dest <= io.in_bits[1].y_dest @[Utility.scala 50:15]
    myseq2_1.bits.x_dest <= io.in_bits[1].x_dest @[Utility.scala 50:15]
    myseq2_1.bits.y_0 <= io.in_bits[1].y_0 @[Utility.scala 50:15]
    myseq2_1.bits.x_0 <= io.in_bits[1].x_0 @[Utility.scala 50:15]
    myseq2_1.bits.data <= io.in_bits[1].data @[Utility.scala 50:15]
    myseq2_2.bits.y_dest <= io.in_bits[2].y_dest @[Utility.scala 51:14]
    myseq2_2.bits.x_dest <= io.in_bits[2].x_dest @[Utility.scala 51:14]
    myseq2_2.bits.y_0 <= io.in_bits[2].y_0 @[Utility.scala 51:14]
    myseq2_2.bits.x_0 <= io.in_bits[2].x_0 @[Utility.scala 51:14]
    myseq2_2.bits.data <= io.in_bits[2].data @[Utility.scala 51:14]
    fourth.bits.y_dest <= io.in_bits[3].y_dest @[Utility.scala 52:15]
    fourth.bits.x_dest <= io.in_bits[3].x_dest @[Utility.scala 52:15]
    fourth.bits.y_0 <= io.in_bits[3].y_0 @[Utility.scala 52:15]
    fourth.bits.x_0 <= io.in_bits[3].x_0 @[Utility.scala 52:15]
    fourth.bits.data <= io.in_bits[3].data @[Utility.scala 52:15]
    myseq2_4.bits.data <= UInt<1>("h0") @[Utility.scala 54:28]
    myseq2_4.bits.x_0 <= UInt<1>("h0") @[Utility.scala 55:27]
    myseq2_4.bits.y_0 <= UInt<1>("h0") @[Utility.scala 56:27]
    myseq2_4.bits.x_dest <= UInt<1>("h0") @[Utility.scala 57:30]
    myseq2_4.bits.y_dest <= UInt<1>("h0") @[Utility.scala 58:30]
    first.selected <= UInt<1>("h1") @[Utility.scala 61:18]
    myseq2_1.selected <= UInt<2>("h2") @[Utility.scala 62:19]
    myseq2_2.selected <= UInt<3>("h4") @[Utility.scala 63:18]
    fourth.selected <= UInt<4>("h8") @[Utility.scala 64:19]
    myseq2_4.selected <= UInt<1>("h0") @[Utility.scala 65:27]
    node _T = mux(io.valid[3], fourth, myseq2_4) @[Mux.scala 47:69]
    node _T_1 = mux(io.valid[2], myseq2_2, _T) @[Mux.scala 47:69]
    node _T_2 = mux(io.valid[1], myseq2_1, _T_1) @[Mux.scala 47:69]
    node mux1 = mux(io.valid[0], first, _T_2) @[Mux.scala 47:69]
    io.out_val.selected <= mux1.selected @[Utility.scala 75:14]
    io.out_val.bits.y_dest <= mux1.bits.y_dest @[Utility.scala 75:14]
    io.out_val.bits.x_dest <= mux1.bits.x_dest @[Utility.scala 75:14]
    io.out_val.bits.y_0 <= mux1.bits.y_0 @[Utility.scala 75:14]
    io.out_val.bits.x_0 <= mux1.bits.x_0 @[Utility.scala 75:14]
    io.out_val.bits.data <= mux1.bits.data @[Utility.scala 75:14]
    node _T_3 = eq(io.valid[0], UInt<1>("h0")) @[Utility.scala 77:18]
    node _T_4 = eq(io.valid[1], UInt<1>("h0")) @[Utility.scala 77:34]
    node _T_5 = and(_T_3, _T_4) @[Utility.scala 77:31]
    node _T_6 = eq(io.valid[2], UInt<1>("h0")) @[Utility.scala 77:50]
    node _T_7 = and(_T_5, _T_6) @[Utility.scala 77:47]
    node _T_8 = eq(io.valid[3], UInt<1>("h0")) @[Utility.scala 77:66]
    node no_valid = and(_T_7, _T_8) @[Utility.scala 77:63]
    node _T_9 = mux(no_valid, UInt<1>("h0"), UInt<1>("h1")) @[Utility.scala 78:22]
    io.out_valid <= _T_9 @[Utility.scala 78:16]

  module MyPriorityMux_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip valid : UInt<1>[4], flip in_bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}[4], out_valid : UInt<1>, out_val : { bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}, selected : UInt<4>}}

    wire first : { bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}, selected : UInt<4>} @[Utility.scala 43:19]
    wire myseq2_1 : { bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}, selected : UInt<4>} @[Utility.scala 44:20]
    wire myseq2_2 : { bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}, selected : UInt<4>} @[Utility.scala 45:19]
    wire fourth : { bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}, selected : UInt<4>} @[Utility.scala 46:20]
    wire myseq2_4 : { bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}, selected : UInt<4>} @[Utility.scala 47:28]
    first.bits.y_dest <= io.in_bits[0].y_dest @[Utility.scala 49:14]
    first.bits.x_dest <= io.in_bits[0].x_dest @[Utility.scala 49:14]
    first.bits.y_0 <= io.in_bits[0].y_0 @[Utility.scala 49:14]
    first.bits.x_0 <= io.in_bits[0].x_0 @[Utility.scala 49:14]
    first.bits.data <= io.in_bits[0].data @[Utility.scala 49:14]
    myseq2_1.bits.y_dest <= io.in_bits[1].y_dest @[Utility.scala 50:15]
    myseq2_1.bits.x_dest <= io.in_bits[1].x_dest @[Utility.scala 50:15]
    myseq2_1.bits.y_0 <= io.in_bits[1].y_0 @[Utility.scala 50:15]
    myseq2_1.bits.x_0 <= io.in_bits[1].x_0 @[Utility.scala 50:15]
    myseq2_1.bits.data <= io.in_bits[1].data @[Utility.scala 50:15]
    myseq2_2.bits.y_dest <= io.in_bits[2].y_dest @[Utility.scala 51:14]
    myseq2_2.bits.x_dest <= io.in_bits[2].x_dest @[Utility.scala 51:14]
    myseq2_2.bits.y_0 <= io.in_bits[2].y_0 @[Utility.scala 51:14]
    myseq2_2.bits.x_0 <= io.in_bits[2].x_0 @[Utility.scala 51:14]
    myseq2_2.bits.data <= io.in_bits[2].data @[Utility.scala 51:14]
    fourth.bits.y_dest <= io.in_bits[3].y_dest @[Utility.scala 52:15]
    fourth.bits.x_dest <= io.in_bits[3].x_dest @[Utility.scala 52:15]
    fourth.bits.y_0 <= io.in_bits[3].y_0 @[Utility.scala 52:15]
    fourth.bits.x_0 <= io.in_bits[3].x_0 @[Utility.scala 52:15]
    fourth.bits.data <= io.in_bits[3].data @[Utility.scala 52:15]
    myseq2_4.bits.data <= UInt<1>("h0") @[Utility.scala 54:28]
    myseq2_4.bits.x_0 <= UInt<1>("h0") @[Utility.scala 55:27]
    myseq2_4.bits.y_0 <= UInt<1>("h0") @[Utility.scala 56:27]
    myseq2_4.bits.x_dest <= UInt<1>("h0") @[Utility.scala 57:30]
    myseq2_4.bits.y_dest <= UInt<1>("h0") @[Utility.scala 58:30]
    first.selected <= UInt<1>("h1") @[Utility.scala 61:18]
    myseq2_1.selected <= UInt<2>("h2") @[Utility.scala 62:19]
    myseq2_2.selected <= UInt<3>("h4") @[Utility.scala 63:18]
    fourth.selected <= UInt<4>("h8") @[Utility.scala 64:19]
    myseq2_4.selected <= UInt<1>("h0") @[Utility.scala 65:27]
    node _T = mux(io.valid[3], fourth, myseq2_4) @[Mux.scala 47:69]
    node _T_1 = mux(io.valid[2], myseq2_2, _T) @[Mux.scala 47:69]
    node _T_2 = mux(io.valid[1], myseq2_1, _T_1) @[Mux.scala 47:69]
    node mux1 = mux(io.valid[0], first, _T_2) @[Mux.scala 47:69]
    io.out_val.selected <= mux1.selected @[Utility.scala 75:14]
    io.out_val.bits.y_dest <= mux1.bits.y_dest @[Utility.scala 75:14]
    io.out_val.bits.x_dest <= mux1.bits.x_dest @[Utility.scala 75:14]
    io.out_val.bits.y_0 <= mux1.bits.y_0 @[Utility.scala 75:14]
    io.out_val.bits.x_0 <= mux1.bits.x_0 @[Utility.scala 75:14]
    io.out_val.bits.data <= mux1.bits.data @[Utility.scala 75:14]
    node _T_3 = eq(io.valid[0], UInt<1>("h0")) @[Utility.scala 77:18]
    node _T_4 = eq(io.valid[1], UInt<1>("h0")) @[Utility.scala 77:34]
    node _T_5 = and(_T_3, _T_4) @[Utility.scala 77:31]
    node _T_6 = eq(io.valid[2], UInt<1>("h0")) @[Utility.scala 77:50]
    node _T_7 = and(_T_5, _T_6) @[Utility.scala 77:47]
    node _T_8 = eq(io.valid[3], UInt<1>("h0")) @[Utility.scala 77:66]
    node no_valid = and(_T_7, _T_8) @[Utility.scala 77:63]
    node _T_9 = mux(no_valid, UInt<1>("h0"), UInt<1>("h1")) @[Utility.scala 78:22]
    io.out_valid <= _T_9 @[Utility.scala 78:16]

  module MyPriorityMux_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip valid : UInt<1>[4], flip in_bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}[4], out_valid : UInt<1>, out_val : { bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}, selected : UInt<4>}}

    wire first : { bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}, selected : UInt<4>} @[Utility.scala 43:19]
    wire myseq2_1 : { bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}, selected : UInt<4>} @[Utility.scala 44:20]
    wire myseq2_2 : { bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}, selected : UInt<4>} @[Utility.scala 45:19]
    wire fourth : { bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}, selected : UInt<4>} @[Utility.scala 46:20]
    wire myseq2_4 : { bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}, selected : UInt<4>} @[Utility.scala 47:28]
    first.bits.y_dest <= io.in_bits[0].y_dest @[Utility.scala 49:14]
    first.bits.x_dest <= io.in_bits[0].x_dest @[Utility.scala 49:14]
    first.bits.y_0 <= io.in_bits[0].y_0 @[Utility.scala 49:14]
    first.bits.x_0 <= io.in_bits[0].x_0 @[Utility.scala 49:14]
    first.bits.data <= io.in_bits[0].data @[Utility.scala 49:14]
    myseq2_1.bits.y_dest <= io.in_bits[1].y_dest @[Utility.scala 50:15]
    myseq2_1.bits.x_dest <= io.in_bits[1].x_dest @[Utility.scala 50:15]
    myseq2_1.bits.y_0 <= io.in_bits[1].y_0 @[Utility.scala 50:15]
    myseq2_1.bits.x_0 <= io.in_bits[1].x_0 @[Utility.scala 50:15]
    myseq2_1.bits.data <= io.in_bits[1].data @[Utility.scala 50:15]
    myseq2_2.bits.y_dest <= io.in_bits[2].y_dest @[Utility.scala 51:14]
    myseq2_2.bits.x_dest <= io.in_bits[2].x_dest @[Utility.scala 51:14]
    myseq2_2.bits.y_0 <= io.in_bits[2].y_0 @[Utility.scala 51:14]
    myseq2_2.bits.x_0 <= io.in_bits[2].x_0 @[Utility.scala 51:14]
    myseq2_2.bits.data <= io.in_bits[2].data @[Utility.scala 51:14]
    fourth.bits.y_dest <= io.in_bits[3].y_dest @[Utility.scala 52:15]
    fourth.bits.x_dest <= io.in_bits[3].x_dest @[Utility.scala 52:15]
    fourth.bits.y_0 <= io.in_bits[3].y_0 @[Utility.scala 52:15]
    fourth.bits.x_0 <= io.in_bits[3].x_0 @[Utility.scala 52:15]
    fourth.bits.data <= io.in_bits[3].data @[Utility.scala 52:15]
    myseq2_4.bits.data <= UInt<1>("h0") @[Utility.scala 54:28]
    myseq2_4.bits.x_0 <= UInt<1>("h0") @[Utility.scala 55:27]
    myseq2_4.bits.y_0 <= UInt<1>("h0") @[Utility.scala 56:27]
    myseq2_4.bits.x_dest <= UInt<1>("h0") @[Utility.scala 57:30]
    myseq2_4.bits.y_dest <= UInt<1>("h0") @[Utility.scala 58:30]
    first.selected <= UInt<1>("h1") @[Utility.scala 61:18]
    myseq2_1.selected <= UInt<2>("h2") @[Utility.scala 62:19]
    myseq2_2.selected <= UInt<3>("h4") @[Utility.scala 63:18]
    fourth.selected <= UInt<4>("h8") @[Utility.scala 64:19]
    myseq2_4.selected <= UInt<1>("h0") @[Utility.scala 65:27]
    node _T = mux(io.valid[3], fourth, myseq2_4) @[Mux.scala 47:69]
    node _T_1 = mux(io.valid[2], myseq2_2, _T) @[Mux.scala 47:69]
    node _T_2 = mux(io.valid[1], myseq2_1, _T_1) @[Mux.scala 47:69]
    node mux1 = mux(io.valid[0], first, _T_2) @[Mux.scala 47:69]
    io.out_val.selected <= mux1.selected @[Utility.scala 75:14]
    io.out_val.bits.y_dest <= mux1.bits.y_dest @[Utility.scala 75:14]
    io.out_val.bits.x_dest <= mux1.bits.x_dest @[Utility.scala 75:14]
    io.out_val.bits.y_0 <= mux1.bits.y_0 @[Utility.scala 75:14]
    io.out_val.bits.x_0 <= mux1.bits.x_0 @[Utility.scala 75:14]
    io.out_val.bits.data <= mux1.bits.data @[Utility.scala 75:14]
    node _T_3 = eq(io.valid[0], UInt<1>("h0")) @[Utility.scala 77:18]
    node _T_4 = eq(io.valid[1], UInt<1>("h0")) @[Utility.scala 77:34]
    node _T_5 = and(_T_3, _T_4) @[Utility.scala 77:31]
    node _T_6 = eq(io.valid[2], UInt<1>("h0")) @[Utility.scala 77:50]
    node _T_7 = and(_T_5, _T_6) @[Utility.scala 77:47]
    node _T_8 = eq(io.valid[3], UInt<1>("h0")) @[Utility.scala 77:66]
    node no_valid = and(_T_7, _T_8) @[Utility.scala 77:63]
    node _T_9 = mux(no_valid, UInt<1>("h0"), UInt<1>("h1")) @[Utility.scala 78:22]
    io.out_valid <= _T_9 @[Utility.scala 78:16]

  module MyPriorityMux_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip valid : UInt<1>[4], flip in_bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}[4], out_valid : UInt<1>, out_val : { bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}, selected : UInt<4>}}

    wire first : { bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}, selected : UInt<4>} @[Utility.scala 43:19]
    wire myseq2_1 : { bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}, selected : UInt<4>} @[Utility.scala 44:20]
    wire myseq2_2 : { bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}, selected : UInt<4>} @[Utility.scala 45:19]
    wire fourth : { bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}, selected : UInt<4>} @[Utility.scala 46:20]
    wire myseq2_4 : { bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}, selected : UInt<4>} @[Utility.scala 47:28]
    first.bits.y_dest <= io.in_bits[0].y_dest @[Utility.scala 49:14]
    first.bits.x_dest <= io.in_bits[0].x_dest @[Utility.scala 49:14]
    first.bits.y_0 <= io.in_bits[0].y_0 @[Utility.scala 49:14]
    first.bits.x_0 <= io.in_bits[0].x_0 @[Utility.scala 49:14]
    first.bits.data <= io.in_bits[0].data @[Utility.scala 49:14]
    myseq2_1.bits.y_dest <= io.in_bits[1].y_dest @[Utility.scala 50:15]
    myseq2_1.bits.x_dest <= io.in_bits[1].x_dest @[Utility.scala 50:15]
    myseq2_1.bits.y_0 <= io.in_bits[1].y_0 @[Utility.scala 50:15]
    myseq2_1.bits.x_0 <= io.in_bits[1].x_0 @[Utility.scala 50:15]
    myseq2_1.bits.data <= io.in_bits[1].data @[Utility.scala 50:15]
    myseq2_2.bits.y_dest <= io.in_bits[2].y_dest @[Utility.scala 51:14]
    myseq2_2.bits.x_dest <= io.in_bits[2].x_dest @[Utility.scala 51:14]
    myseq2_2.bits.y_0 <= io.in_bits[2].y_0 @[Utility.scala 51:14]
    myseq2_2.bits.x_0 <= io.in_bits[2].x_0 @[Utility.scala 51:14]
    myseq2_2.bits.data <= io.in_bits[2].data @[Utility.scala 51:14]
    fourth.bits.y_dest <= io.in_bits[3].y_dest @[Utility.scala 52:15]
    fourth.bits.x_dest <= io.in_bits[3].x_dest @[Utility.scala 52:15]
    fourth.bits.y_0 <= io.in_bits[3].y_0 @[Utility.scala 52:15]
    fourth.bits.x_0 <= io.in_bits[3].x_0 @[Utility.scala 52:15]
    fourth.bits.data <= io.in_bits[3].data @[Utility.scala 52:15]
    myseq2_4.bits.data <= UInt<1>("h0") @[Utility.scala 54:28]
    myseq2_4.bits.x_0 <= UInt<1>("h0") @[Utility.scala 55:27]
    myseq2_4.bits.y_0 <= UInt<1>("h0") @[Utility.scala 56:27]
    myseq2_4.bits.x_dest <= UInt<1>("h0") @[Utility.scala 57:30]
    myseq2_4.bits.y_dest <= UInt<1>("h0") @[Utility.scala 58:30]
    first.selected <= UInt<1>("h1") @[Utility.scala 61:18]
    myseq2_1.selected <= UInt<2>("h2") @[Utility.scala 62:19]
    myseq2_2.selected <= UInt<3>("h4") @[Utility.scala 63:18]
    fourth.selected <= UInt<4>("h8") @[Utility.scala 64:19]
    myseq2_4.selected <= UInt<1>("h0") @[Utility.scala 65:27]
    node _T = mux(io.valid[3], fourth, myseq2_4) @[Mux.scala 47:69]
    node _T_1 = mux(io.valid[2], myseq2_2, _T) @[Mux.scala 47:69]
    node _T_2 = mux(io.valid[1], myseq2_1, _T_1) @[Mux.scala 47:69]
    node mux1 = mux(io.valid[0], first, _T_2) @[Mux.scala 47:69]
    io.out_val.selected <= mux1.selected @[Utility.scala 75:14]
    io.out_val.bits.y_dest <= mux1.bits.y_dest @[Utility.scala 75:14]
    io.out_val.bits.x_dest <= mux1.bits.x_dest @[Utility.scala 75:14]
    io.out_val.bits.y_0 <= mux1.bits.y_0 @[Utility.scala 75:14]
    io.out_val.bits.x_0 <= mux1.bits.x_0 @[Utility.scala 75:14]
    io.out_val.bits.data <= mux1.bits.data @[Utility.scala 75:14]
    node _T_3 = eq(io.valid[0], UInt<1>("h0")) @[Utility.scala 77:18]
    node _T_4 = eq(io.valid[1], UInt<1>("h0")) @[Utility.scala 77:34]
    node _T_5 = and(_T_3, _T_4) @[Utility.scala 77:31]
    node _T_6 = eq(io.valid[2], UInt<1>("h0")) @[Utility.scala 77:50]
    node _T_7 = and(_T_5, _T_6) @[Utility.scala 77:47]
    node _T_8 = eq(io.valid[3], UInt<1>("h0")) @[Utility.scala 77:66]
    node no_valid = and(_T_7, _T_8) @[Utility.scala 77:63]
    node _T_9 = mux(no_valid, UInt<1>("h0"), UInt<1>("h1")) @[Utility.scala 78:22]
    io.out_valid <= _T_9 @[Utility.scala 78:16]

  module RRArbiter :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}[4], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}, chosen : UInt<2>}

    wire choice : UInt
    choice <= UInt<2>("h3")
    io.chosen <= choice @[Arbiter.scala 40:13]
    io.out.valid <= io.in[io.chosen].valid @[Arbiter.scala 41:16]
    io.out.bits.y_dest <= io.in[io.chosen].bits.y_dest @[Arbiter.scala 42:15]
    io.out.bits.x_dest <= io.in[io.chosen].bits.x_dest @[Arbiter.scala 42:15]
    io.out.bits.y_0 <= io.in[io.chosen].bits.y_0 @[Arbiter.scala 42:15]
    io.out.bits.x_0 <= io.in[io.chosen].bits.x_0 @[Arbiter.scala 42:15]
    io.out.bits.data <= io.in[io.chosen].bits.data @[Arbiter.scala 42:15]
    node _ctrl_validMask_grantMask_lastGrant_T = and(io.out.ready, io.out.valid) @[Decoupled.scala 40:37]
    reg lastGrant : UInt<2>, clock with :
      reset => (UInt<1>("h0"), lastGrant) @[Reg.scala 15:16]
    when _ctrl_validMask_grantMask_lastGrant_T : @[Reg.scala 16:19]
      lastGrant <= io.chosen @[Reg.scala 16:23]
    node grantMask_0 = gt(UInt<1>("h0"), lastGrant) @[Arbiter.scala 67:49]
    node grantMask_1 = gt(UInt<1>("h1"), lastGrant) @[Arbiter.scala 67:49]
    node grantMask_2 = gt(UInt<2>("h2"), lastGrant) @[Arbiter.scala 67:49]
    node grantMask_3 = gt(UInt<2>("h3"), lastGrant) @[Arbiter.scala 67:49]
    node validMask_0 = and(io.in[0].valid, grantMask_0) @[Arbiter.scala 68:75]
    node validMask_1 = and(io.in[1].valid, grantMask_1) @[Arbiter.scala 68:75]
    node validMask_2 = and(io.in[2].valid, grantMask_2) @[Arbiter.scala 68:75]
    node validMask_3 = and(io.in[3].valid, grantMask_3) @[Arbiter.scala 68:75]
    node _ctrl_T = or(validMask_0, validMask_1) @[Arbiter.scala 31:68]
    node _ctrl_T_1 = or(_ctrl_T, validMask_2) @[Arbiter.scala 31:68]
    node _ctrl_T_2 = or(_ctrl_T_1, validMask_3) @[Arbiter.scala 31:68]
    node _ctrl_T_3 = or(_ctrl_T_2, io.in[0].valid) @[Arbiter.scala 31:68]
    node _ctrl_T_4 = or(_ctrl_T_3, io.in[1].valid) @[Arbiter.scala 31:68]
    node _ctrl_T_5 = or(_ctrl_T_4, io.in[2].valid) @[Arbiter.scala 31:68]
    node ctrl_1 = eq(validMask_0, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node ctrl_2 = eq(_ctrl_T, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node ctrl_3 = eq(_ctrl_T_1, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node ctrl_4 = eq(_ctrl_T_2, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node ctrl_5 = eq(_ctrl_T_3, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node ctrl_6 = eq(_ctrl_T_4, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node ctrl_7 = eq(_ctrl_T_5, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node _T = and(UInt<1>("h1"), grantMask_0) @[Arbiter.scala 72:34]
    node _T_1 = or(_T, ctrl_4) @[Arbiter.scala 72:50]
    node _T_2 = and(ctrl_1, grantMask_1) @[Arbiter.scala 72:34]
    node _T_3 = or(_T_2, ctrl_5) @[Arbiter.scala 72:50]
    node _T_4 = and(ctrl_2, grantMask_2) @[Arbiter.scala 72:34]
    node _T_5 = or(_T_4, ctrl_6) @[Arbiter.scala 72:50]
    node _T_6 = and(ctrl_3, grantMask_3) @[Arbiter.scala 72:34]
    node _T_7 = or(_T_6, ctrl_7) @[Arbiter.scala 72:50]
    node _io_in_0_ready_T = and(_T_1, io.out.ready) @[Arbiter.scala 60:21]
    io.in[0].ready <= _io_in_0_ready_T @[Arbiter.scala 60:16]
    node _io_in_1_ready_T = and(_T_3, io.out.ready) @[Arbiter.scala 60:21]
    io.in[1].ready <= _io_in_1_ready_T @[Arbiter.scala 60:16]
    node _io_in_2_ready_T = and(_T_5, io.out.ready) @[Arbiter.scala 60:21]
    io.in[2].ready <= _io_in_2_ready_T @[Arbiter.scala 60:16]
    node _io_in_3_ready_T = and(_T_7, io.out.ready) @[Arbiter.scala 60:21]
    io.in[3].ready <= _io_in_3_ready_T @[Arbiter.scala 60:16]
    when io.in[2].valid : @[Arbiter.scala 77:27]
      choice <= UInt<2>("h2") @[Arbiter.scala 77:36]
    when io.in[1].valid : @[Arbiter.scala 77:27]
      choice <= UInt<1>("h1") @[Arbiter.scala 77:36]
    when io.in[0].valid : @[Arbiter.scala 77:27]
      choice <= UInt<1>("h0") @[Arbiter.scala 77:36]
    when validMask_3 : @[Arbiter.scala 79:25]
      choice <= UInt<2>("h3") @[Arbiter.scala 79:34]
    when validMask_2 : @[Arbiter.scala 79:25]
      choice <= UInt<2>("h2") @[Arbiter.scala 79:34]
    when validMask_1 : @[Arbiter.scala 79:25]
      choice <= UInt<1>("h1") @[Arbiter.scala 79:34]

  module RRArbiter_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}[4], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}, chosen : UInt<2>}

    wire choice : UInt
    choice <= UInt<2>("h3")
    io.chosen <= choice @[Arbiter.scala 40:13]
    io.out.valid <= io.in[io.chosen].valid @[Arbiter.scala 41:16]
    io.out.bits.y_dest <= io.in[io.chosen].bits.y_dest @[Arbiter.scala 42:15]
    io.out.bits.x_dest <= io.in[io.chosen].bits.x_dest @[Arbiter.scala 42:15]
    io.out.bits.y_0 <= io.in[io.chosen].bits.y_0 @[Arbiter.scala 42:15]
    io.out.bits.x_0 <= io.in[io.chosen].bits.x_0 @[Arbiter.scala 42:15]
    io.out.bits.data <= io.in[io.chosen].bits.data @[Arbiter.scala 42:15]
    node _ctrl_validMask_grantMask_lastGrant_T = and(io.out.ready, io.out.valid) @[Decoupled.scala 40:37]
    reg lastGrant : UInt<2>, clock with :
      reset => (UInt<1>("h0"), lastGrant) @[Reg.scala 15:16]
    when _ctrl_validMask_grantMask_lastGrant_T : @[Reg.scala 16:19]
      lastGrant <= io.chosen @[Reg.scala 16:23]
    node grantMask_0 = gt(UInt<1>("h0"), lastGrant) @[Arbiter.scala 67:49]
    node grantMask_1 = gt(UInt<1>("h1"), lastGrant) @[Arbiter.scala 67:49]
    node grantMask_2 = gt(UInt<2>("h2"), lastGrant) @[Arbiter.scala 67:49]
    node grantMask_3 = gt(UInt<2>("h3"), lastGrant) @[Arbiter.scala 67:49]
    node validMask_0 = and(io.in[0].valid, grantMask_0) @[Arbiter.scala 68:75]
    node validMask_1 = and(io.in[1].valid, grantMask_1) @[Arbiter.scala 68:75]
    node validMask_2 = and(io.in[2].valid, grantMask_2) @[Arbiter.scala 68:75]
    node validMask_3 = and(io.in[3].valid, grantMask_3) @[Arbiter.scala 68:75]
    node _ctrl_T = or(validMask_0, validMask_1) @[Arbiter.scala 31:68]
    node _ctrl_T_1 = or(_ctrl_T, validMask_2) @[Arbiter.scala 31:68]
    node _ctrl_T_2 = or(_ctrl_T_1, validMask_3) @[Arbiter.scala 31:68]
    node _ctrl_T_3 = or(_ctrl_T_2, io.in[0].valid) @[Arbiter.scala 31:68]
    node _ctrl_T_4 = or(_ctrl_T_3, io.in[1].valid) @[Arbiter.scala 31:68]
    node _ctrl_T_5 = or(_ctrl_T_4, io.in[2].valid) @[Arbiter.scala 31:68]
    node ctrl_1 = eq(validMask_0, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node ctrl_2 = eq(_ctrl_T, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node ctrl_3 = eq(_ctrl_T_1, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node ctrl_4 = eq(_ctrl_T_2, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node ctrl_5 = eq(_ctrl_T_3, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node ctrl_6 = eq(_ctrl_T_4, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node ctrl_7 = eq(_ctrl_T_5, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node _T = and(UInt<1>("h1"), grantMask_0) @[Arbiter.scala 72:34]
    node _T_1 = or(_T, ctrl_4) @[Arbiter.scala 72:50]
    node _T_2 = and(ctrl_1, grantMask_1) @[Arbiter.scala 72:34]
    node _T_3 = or(_T_2, ctrl_5) @[Arbiter.scala 72:50]
    node _T_4 = and(ctrl_2, grantMask_2) @[Arbiter.scala 72:34]
    node _T_5 = or(_T_4, ctrl_6) @[Arbiter.scala 72:50]
    node _T_6 = and(ctrl_3, grantMask_3) @[Arbiter.scala 72:34]
    node _T_7 = or(_T_6, ctrl_7) @[Arbiter.scala 72:50]
    node _io_in_0_ready_T = and(_T_1, io.out.ready) @[Arbiter.scala 60:21]
    io.in[0].ready <= _io_in_0_ready_T @[Arbiter.scala 60:16]
    node _io_in_1_ready_T = and(_T_3, io.out.ready) @[Arbiter.scala 60:21]
    io.in[1].ready <= _io_in_1_ready_T @[Arbiter.scala 60:16]
    node _io_in_2_ready_T = and(_T_5, io.out.ready) @[Arbiter.scala 60:21]
    io.in[2].ready <= _io_in_2_ready_T @[Arbiter.scala 60:16]
    node _io_in_3_ready_T = and(_T_7, io.out.ready) @[Arbiter.scala 60:21]
    io.in[3].ready <= _io_in_3_ready_T @[Arbiter.scala 60:16]
    when io.in[2].valid : @[Arbiter.scala 77:27]
      choice <= UInt<2>("h2") @[Arbiter.scala 77:36]
    when io.in[1].valid : @[Arbiter.scala 77:27]
      choice <= UInt<1>("h1") @[Arbiter.scala 77:36]
    when io.in[0].valid : @[Arbiter.scala 77:27]
      choice <= UInt<1>("h0") @[Arbiter.scala 77:36]
    when validMask_3 : @[Arbiter.scala 79:25]
      choice <= UInt<2>("h3") @[Arbiter.scala 79:34]
    when validMask_2 : @[Arbiter.scala 79:25]
      choice <= UInt<2>("h2") @[Arbiter.scala 79:34]
    when validMask_1 : @[Arbiter.scala 79:25]
      choice <= UInt<1>("h1") @[Arbiter.scala 79:34]

  module RRArbiter_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}[4], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}, chosen : UInt<2>}

    wire choice : UInt
    choice <= UInt<2>("h3")
    io.chosen <= choice @[Arbiter.scala 40:13]
    io.out.valid <= io.in[io.chosen].valid @[Arbiter.scala 41:16]
    io.out.bits.y_dest <= io.in[io.chosen].bits.y_dest @[Arbiter.scala 42:15]
    io.out.bits.x_dest <= io.in[io.chosen].bits.x_dest @[Arbiter.scala 42:15]
    io.out.bits.y_0 <= io.in[io.chosen].bits.y_0 @[Arbiter.scala 42:15]
    io.out.bits.x_0 <= io.in[io.chosen].bits.x_0 @[Arbiter.scala 42:15]
    io.out.bits.data <= io.in[io.chosen].bits.data @[Arbiter.scala 42:15]
    node _ctrl_validMask_grantMask_lastGrant_T = and(io.out.ready, io.out.valid) @[Decoupled.scala 40:37]
    reg lastGrant : UInt<2>, clock with :
      reset => (UInt<1>("h0"), lastGrant) @[Reg.scala 15:16]
    when _ctrl_validMask_grantMask_lastGrant_T : @[Reg.scala 16:19]
      lastGrant <= io.chosen @[Reg.scala 16:23]
    node grantMask_0 = gt(UInt<1>("h0"), lastGrant) @[Arbiter.scala 67:49]
    node grantMask_1 = gt(UInt<1>("h1"), lastGrant) @[Arbiter.scala 67:49]
    node grantMask_2 = gt(UInt<2>("h2"), lastGrant) @[Arbiter.scala 67:49]
    node grantMask_3 = gt(UInt<2>("h3"), lastGrant) @[Arbiter.scala 67:49]
    node validMask_0 = and(io.in[0].valid, grantMask_0) @[Arbiter.scala 68:75]
    node validMask_1 = and(io.in[1].valid, grantMask_1) @[Arbiter.scala 68:75]
    node validMask_2 = and(io.in[2].valid, grantMask_2) @[Arbiter.scala 68:75]
    node validMask_3 = and(io.in[3].valid, grantMask_3) @[Arbiter.scala 68:75]
    node _ctrl_T = or(validMask_0, validMask_1) @[Arbiter.scala 31:68]
    node _ctrl_T_1 = or(_ctrl_T, validMask_2) @[Arbiter.scala 31:68]
    node _ctrl_T_2 = or(_ctrl_T_1, validMask_3) @[Arbiter.scala 31:68]
    node _ctrl_T_3 = or(_ctrl_T_2, io.in[0].valid) @[Arbiter.scala 31:68]
    node _ctrl_T_4 = or(_ctrl_T_3, io.in[1].valid) @[Arbiter.scala 31:68]
    node _ctrl_T_5 = or(_ctrl_T_4, io.in[2].valid) @[Arbiter.scala 31:68]
    node ctrl_1 = eq(validMask_0, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node ctrl_2 = eq(_ctrl_T, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node ctrl_3 = eq(_ctrl_T_1, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node ctrl_4 = eq(_ctrl_T_2, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node ctrl_5 = eq(_ctrl_T_3, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node ctrl_6 = eq(_ctrl_T_4, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node ctrl_7 = eq(_ctrl_T_5, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node _T = and(UInt<1>("h1"), grantMask_0) @[Arbiter.scala 72:34]
    node _T_1 = or(_T, ctrl_4) @[Arbiter.scala 72:50]
    node _T_2 = and(ctrl_1, grantMask_1) @[Arbiter.scala 72:34]
    node _T_3 = or(_T_2, ctrl_5) @[Arbiter.scala 72:50]
    node _T_4 = and(ctrl_2, grantMask_2) @[Arbiter.scala 72:34]
    node _T_5 = or(_T_4, ctrl_6) @[Arbiter.scala 72:50]
    node _T_6 = and(ctrl_3, grantMask_3) @[Arbiter.scala 72:34]
    node _T_7 = or(_T_6, ctrl_7) @[Arbiter.scala 72:50]
    node _io_in_0_ready_T = and(_T_1, io.out.ready) @[Arbiter.scala 60:21]
    io.in[0].ready <= _io_in_0_ready_T @[Arbiter.scala 60:16]
    node _io_in_1_ready_T = and(_T_3, io.out.ready) @[Arbiter.scala 60:21]
    io.in[1].ready <= _io_in_1_ready_T @[Arbiter.scala 60:16]
    node _io_in_2_ready_T = and(_T_5, io.out.ready) @[Arbiter.scala 60:21]
    io.in[2].ready <= _io_in_2_ready_T @[Arbiter.scala 60:16]
    node _io_in_3_ready_T = and(_T_7, io.out.ready) @[Arbiter.scala 60:21]
    io.in[3].ready <= _io_in_3_ready_T @[Arbiter.scala 60:16]
    when io.in[2].valid : @[Arbiter.scala 77:27]
      choice <= UInt<2>("h2") @[Arbiter.scala 77:36]
    when io.in[1].valid : @[Arbiter.scala 77:27]
      choice <= UInt<1>("h1") @[Arbiter.scala 77:36]
    when io.in[0].valid : @[Arbiter.scala 77:27]
      choice <= UInt<1>("h0") @[Arbiter.scala 77:36]
    when validMask_3 : @[Arbiter.scala 79:25]
      choice <= UInt<2>("h3") @[Arbiter.scala 79:34]
    when validMask_2 : @[Arbiter.scala 79:25]
      choice <= UInt<2>("h2") @[Arbiter.scala 79:34]
    when validMask_1 : @[Arbiter.scala 79:25]
      choice <= UInt<1>("h1") @[Arbiter.scala 79:34]

  module RRArbiter_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}[4], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}, chosen : UInt<2>}

    wire choice : UInt
    choice <= UInt<2>("h3")
    io.chosen <= choice @[Arbiter.scala 40:13]
    io.out.valid <= io.in[io.chosen].valid @[Arbiter.scala 41:16]
    io.out.bits.y_dest <= io.in[io.chosen].bits.y_dest @[Arbiter.scala 42:15]
    io.out.bits.x_dest <= io.in[io.chosen].bits.x_dest @[Arbiter.scala 42:15]
    io.out.bits.y_0 <= io.in[io.chosen].bits.y_0 @[Arbiter.scala 42:15]
    io.out.bits.x_0 <= io.in[io.chosen].bits.x_0 @[Arbiter.scala 42:15]
    io.out.bits.data <= io.in[io.chosen].bits.data @[Arbiter.scala 42:15]
    node _ctrl_validMask_grantMask_lastGrant_T = and(io.out.ready, io.out.valid) @[Decoupled.scala 40:37]
    reg lastGrant : UInt<2>, clock with :
      reset => (UInt<1>("h0"), lastGrant) @[Reg.scala 15:16]
    when _ctrl_validMask_grantMask_lastGrant_T : @[Reg.scala 16:19]
      lastGrant <= io.chosen @[Reg.scala 16:23]
    node grantMask_0 = gt(UInt<1>("h0"), lastGrant) @[Arbiter.scala 67:49]
    node grantMask_1 = gt(UInt<1>("h1"), lastGrant) @[Arbiter.scala 67:49]
    node grantMask_2 = gt(UInt<2>("h2"), lastGrant) @[Arbiter.scala 67:49]
    node grantMask_3 = gt(UInt<2>("h3"), lastGrant) @[Arbiter.scala 67:49]
    node validMask_0 = and(io.in[0].valid, grantMask_0) @[Arbiter.scala 68:75]
    node validMask_1 = and(io.in[1].valid, grantMask_1) @[Arbiter.scala 68:75]
    node validMask_2 = and(io.in[2].valid, grantMask_2) @[Arbiter.scala 68:75]
    node validMask_3 = and(io.in[3].valid, grantMask_3) @[Arbiter.scala 68:75]
    node _ctrl_T = or(validMask_0, validMask_1) @[Arbiter.scala 31:68]
    node _ctrl_T_1 = or(_ctrl_T, validMask_2) @[Arbiter.scala 31:68]
    node _ctrl_T_2 = or(_ctrl_T_1, validMask_3) @[Arbiter.scala 31:68]
    node _ctrl_T_3 = or(_ctrl_T_2, io.in[0].valid) @[Arbiter.scala 31:68]
    node _ctrl_T_4 = or(_ctrl_T_3, io.in[1].valid) @[Arbiter.scala 31:68]
    node _ctrl_T_5 = or(_ctrl_T_4, io.in[2].valid) @[Arbiter.scala 31:68]
    node ctrl_1 = eq(validMask_0, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node ctrl_2 = eq(_ctrl_T, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node ctrl_3 = eq(_ctrl_T_1, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node ctrl_4 = eq(_ctrl_T_2, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node ctrl_5 = eq(_ctrl_T_3, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node ctrl_6 = eq(_ctrl_T_4, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node ctrl_7 = eq(_ctrl_T_5, UInt<1>("h0")) @[Arbiter.scala 31:78]
    node _T = and(UInt<1>("h1"), grantMask_0) @[Arbiter.scala 72:34]
    node _T_1 = or(_T, ctrl_4) @[Arbiter.scala 72:50]
    node _T_2 = and(ctrl_1, grantMask_1) @[Arbiter.scala 72:34]
    node _T_3 = or(_T_2, ctrl_5) @[Arbiter.scala 72:50]
    node _T_4 = and(ctrl_2, grantMask_2) @[Arbiter.scala 72:34]
    node _T_5 = or(_T_4, ctrl_6) @[Arbiter.scala 72:50]
    node _T_6 = and(ctrl_3, grantMask_3) @[Arbiter.scala 72:34]
    node _T_7 = or(_T_6, ctrl_7) @[Arbiter.scala 72:50]
    node _io_in_0_ready_T = and(_T_1, io.out.ready) @[Arbiter.scala 60:21]
    io.in[0].ready <= _io_in_0_ready_T @[Arbiter.scala 60:16]
    node _io_in_1_ready_T = and(_T_3, io.out.ready) @[Arbiter.scala 60:21]
    io.in[1].ready <= _io_in_1_ready_T @[Arbiter.scala 60:16]
    node _io_in_2_ready_T = and(_T_5, io.out.ready) @[Arbiter.scala 60:21]
    io.in[2].ready <= _io_in_2_ready_T @[Arbiter.scala 60:16]
    node _io_in_3_ready_T = and(_T_7, io.out.ready) @[Arbiter.scala 60:21]
    io.in[3].ready <= _io_in_3_ready_T @[Arbiter.scala 60:16]
    when io.in[2].valid : @[Arbiter.scala 77:27]
      choice <= UInt<2>("h2") @[Arbiter.scala 77:36]
    when io.in[1].valid : @[Arbiter.scala 77:27]
      choice <= UInt<1>("h1") @[Arbiter.scala 77:36]
    when io.in[0].valid : @[Arbiter.scala 77:27]
      choice <= UInt<1>("h0") @[Arbiter.scala 77:36]
    when validMask_3 : @[Arbiter.scala 79:25]
      choice <= UInt<2>("h3") @[Arbiter.scala 79:34]
    when validMask_2 : @[Arbiter.scala 79:25]
      choice <= UInt<2>("h2") @[Arbiter.scala 79:34]
    when validMask_1 : @[Arbiter.scala 79:25]
      choice <= UInt<1>("h1") @[Arbiter.scala 79:34]

  module Queue_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}, count : UInt<7>}

    cmem ram : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>} [81] @[Decoupled.scala 218:16]
    reg value : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[Counter.scala 60:40]
    reg value_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[Counter.scala 60:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 221:27]
    node ptr_match = eq(value, value_1) @[Decoupled.scala 223:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 224:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 224:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 225:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 40:37]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 40:37]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 229:17]
      infer mport MPORT = ram[value], clock @[Decoupled.scala 230:8]
      MPORT.y_dest <= io.enq.bits.y_dest @[Decoupled.scala 230:24]
      MPORT.x_dest <= io.enq.bits.x_dest @[Decoupled.scala 230:24]
      MPORT.y_0 <= io.enq.bits.y_0 @[Decoupled.scala 230:24]
      MPORT.x_0 <= io.enq.bits.x_0 @[Decoupled.scala 230:24]
      MPORT.data <= io.enq.bits.data @[Decoupled.scala 230:24]
      node wrap = eq(value, UInt<7>("h50")) @[Counter.scala 72:24]
      node _value_T = add(value, UInt<1>("h1")) @[Counter.scala 76:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 76:24]
      value <= _value_T_1 @[Counter.scala 76:15]
      when wrap : @[Counter.scala 86:20]
        value <= UInt<1>("h0") @[Counter.scala 86:28]
    when do_deq : @[Decoupled.scala 233:17]
      node wrap_1 = eq(value_1, UInt<7>("h50")) @[Counter.scala 72:24]
      node _value_T_2 = add(value_1, UInt<1>("h1")) @[Counter.scala 76:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 76:24]
      value_1 <= _value_T_3 @[Counter.scala 76:15]
      when wrap_1 : @[Counter.scala 86:20]
        value_1 <= UInt<1>("h0") @[Counter.scala 86:28]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 236:16]
    when _T : @[Decoupled.scala 236:28]
      maybe_full <= do_enq @[Decoupled.scala 237:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 240:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 240:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 241:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 241:16]
    infer mport io_deq_bits_MPORT = ram[value_1], clock @[Decoupled.scala 242:21]
    io.deq.bits.y_dest <= io_deq_bits_MPORT.y_dest @[Decoupled.scala 242:15]
    io.deq.bits.x_dest <= io_deq_bits_MPORT.x_dest @[Decoupled.scala 242:15]
    io.deq.bits.y_0 <= io_deq_bits_MPORT.y_0 @[Decoupled.scala 242:15]
    io.deq.bits.x_0 <= io_deq_bits_MPORT.x_0 @[Decoupled.scala 242:15]
    io.deq.bits.data <= io_deq_bits_MPORT.data @[Decoupled.scala 242:15]
    node _ptr_diff_T = sub(value, value_1) @[Decoupled.scala 257:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 257:32]
    node _io_count_T = mux(maybe_full, UInt<7>("h51"), UInt<1>("h0")) @[Decoupled.scala 262:24]
    node _io_count_T_1 = gt(value_1, value) @[Decoupled.scala 264:39]
    node _io_count_T_2 = add(UInt<7>("h51"), ptr_diff) @[Decoupled.scala 265:38]
    node _io_count_T_3 = tail(_io_count_T_2, 1) @[Decoupled.scala 265:38]
    node _io_count_T_4 = mux(_io_count_T_1, _io_count_T_3, ptr_diff) @[Decoupled.scala 264:24]
    node _io_count_T_5 = mux(ptr_match, _io_count_T, _io_count_T_4) @[Decoupled.scala 261:20]
    io.count <= _io_count_T_5 @[Decoupled.scala 261:14]

  module Queue_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}, count : UInt<7>}

    cmem ram : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>} [81] @[Decoupled.scala 218:16]
    reg value : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[Counter.scala 60:40]
    reg value_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[Counter.scala 60:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 221:27]
    node ptr_match = eq(value, value_1) @[Decoupled.scala 223:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 224:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 224:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 225:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 40:37]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 40:37]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 229:17]
      infer mport MPORT = ram[value], clock @[Decoupled.scala 230:8]
      MPORT.y_dest <= io.enq.bits.y_dest @[Decoupled.scala 230:24]
      MPORT.x_dest <= io.enq.bits.x_dest @[Decoupled.scala 230:24]
      MPORT.y_0 <= io.enq.bits.y_0 @[Decoupled.scala 230:24]
      MPORT.x_0 <= io.enq.bits.x_0 @[Decoupled.scala 230:24]
      MPORT.data <= io.enq.bits.data @[Decoupled.scala 230:24]
      node wrap = eq(value, UInt<7>("h50")) @[Counter.scala 72:24]
      node _value_T = add(value, UInt<1>("h1")) @[Counter.scala 76:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 76:24]
      value <= _value_T_1 @[Counter.scala 76:15]
      when wrap : @[Counter.scala 86:20]
        value <= UInt<1>("h0") @[Counter.scala 86:28]
    when do_deq : @[Decoupled.scala 233:17]
      node wrap_1 = eq(value_1, UInt<7>("h50")) @[Counter.scala 72:24]
      node _value_T_2 = add(value_1, UInt<1>("h1")) @[Counter.scala 76:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 76:24]
      value_1 <= _value_T_3 @[Counter.scala 76:15]
      when wrap_1 : @[Counter.scala 86:20]
        value_1 <= UInt<1>("h0") @[Counter.scala 86:28]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 236:16]
    when _T : @[Decoupled.scala 236:28]
      maybe_full <= do_enq @[Decoupled.scala 237:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 240:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 240:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 241:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 241:16]
    infer mport io_deq_bits_MPORT = ram[value_1], clock @[Decoupled.scala 242:21]
    io.deq.bits.y_dest <= io_deq_bits_MPORT.y_dest @[Decoupled.scala 242:15]
    io.deq.bits.x_dest <= io_deq_bits_MPORT.x_dest @[Decoupled.scala 242:15]
    io.deq.bits.y_0 <= io_deq_bits_MPORT.y_0 @[Decoupled.scala 242:15]
    io.deq.bits.x_0 <= io_deq_bits_MPORT.x_0 @[Decoupled.scala 242:15]
    io.deq.bits.data <= io_deq_bits_MPORT.data @[Decoupled.scala 242:15]
    node _ptr_diff_T = sub(value, value_1) @[Decoupled.scala 257:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 257:32]
    node _io_count_T = mux(maybe_full, UInt<7>("h51"), UInt<1>("h0")) @[Decoupled.scala 262:24]
    node _io_count_T_1 = gt(value_1, value) @[Decoupled.scala 264:39]
    node _io_count_T_2 = add(UInt<7>("h51"), ptr_diff) @[Decoupled.scala 265:38]
    node _io_count_T_3 = tail(_io_count_T_2, 1) @[Decoupled.scala 265:38]
    node _io_count_T_4 = mux(_io_count_T_1, _io_count_T_3, ptr_diff) @[Decoupled.scala 264:24]
    node _io_count_T_5 = mux(ptr_match, _io_count_T, _io_count_T_4) @[Decoupled.scala 261:20]
    io.count <= _io_count_T_5 @[Decoupled.scala 261:14]

  module Queue_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}, count : UInt<7>}

    cmem ram : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>} [81] @[Decoupled.scala 218:16]
    reg value : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[Counter.scala 60:40]
    reg value_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[Counter.scala 60:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 221:27]
    node ptr_match = eq(value, value_1) @[Decoupled.scala 223:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 224:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 224:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 225:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 40:37]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 40:37]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 229:17]
      infer mport MPORT = ram[value], clock @[Decoupled.scala 230:8]
      MPORT.y_dest <= io.enq.bits.y_dest @[Decoupled.scala 230:24]
      MPORT.x_dest <= io.enq.bits.x_dest @[Decoupled.scala 230:24]
      MPORT.y_0 <= io.enq.bits.y_0 @[Decoupled.scala 230:24]
      MPORT.x_0 <= io.enq.bits.x_0 @[Decoupled.scala 230:24]
      MPORT.data <= io.enq.bits.data @[Decoupled.scala 230:24]
      node wrap = eq(value, UInt<7>("h50")) @[Counter.scala 72:24]
      node _value_T = add(value, UInt<1>("h1")) @[Counter.scala 76:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 76:24]
      value <= _value_T_1 @[Counter.scala 76:15]
      when wrap : @[Counter.scala 86:20]
        value <= UInt<1>("h0") @[Counter.scala 86:28]
    when do_deq : @[Decoupled.scala 233:17]
      node wrap_1 = eq(value_1, UInt<7>("h50")) @[Counter.scala 72:24]
      node _value_T_2 = add(value_1, UInt<1>("h1")) @[Counter.scala 76:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 76:24]
      value_1 <= _value_T_3 @[Counter.scala 76:15]
      when wrap_1 : @[Counter.scala 86:20]
        value_1 <= UInt<1>("h0") @[Counter.scala 86:28]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 236:16]
    when _T : @[Decoupled.scala 236:28]
      maybe_full <= do_enq @[Decoupled.scala 237:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 240:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 240:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 241:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 241:16]
    infer mport io_deq_bits_MPORT = ram[value_1], clock @[Decoupled.scala 242:21]
    io.deq.bits.y_dest <= io_deq_bits_MPORT.y_dest @[Decoupled.scala 242:15]
    io.deq.bits.x_dest <= io_deq_bits_MPORT.x_dest @[Decoupled.scala 242:15]
    io.deq.bits.y_0 <= io_deq_bits_MPORT.y_0 @[Decoupled.scala 242:15]
    io.deq.bits.x_0 <= io_deq_bits_MPORT.x_0 @[Decoupled.scala 242:15]
    io.deq.bits.data <= io_deq_bits_MPORT.data @[Decoupled.scala 242:15]
    node _ptr_diff_T = sub(value, value_1) @[Decoupled.scala 257:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 257:32]
    node _io_count_T = mux(maybe_full, UInt<7>("h51"), UInt<1>("h0")) @[Decoupled.scala 262:24]
    node _io_count_T_1 = gt(value_1, value) @[Decoupled.scala 264:39]
    node _io_count_T_2 = add(UInt<7>("h51"), ptr_diff) @[Decoupled.scala 265:38]
    node _io_count_T_3 = tail(_io_count_T_2, 1) @[Decoupled.scala 265:38]
    node _io_count_T_4 = mux(_io_count_T_1, _io_count_T_3, ptr_diff) @[Decoupled.scala 264:24]
    node _io_count_T_5 = mux(ptr_match, _io_count_T, _io_count_T_4) @[Decoupled.scala 261:20]
    io.count <= _io_count_T_5 @[Decoupled.scala 261:14]

  module Queue_7 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}, count : UInt<7>}

    cmem ram : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>} [81] @[Decoupled.scala 218:16]
    reg value : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[Counter.scala 60:40]
    reg value_1 : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[Counter.scala 60:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Decoupled.scala 221:27]
    node ptr_match = eq(value, value_1) @[Decoupled.scala 223:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[Decoupled.scala 224:28]
    node empty = and(ptr_match, _empty_T) @[Decoupled.scala 224:25]
    node full = and(ptr_match, maybe_full) @[Decoupled.scala 225:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 40:37]
    wire do_enq : UInt<1>
    do_enq <= _do_enq_T
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 40:37]
    wire do_deq : UInt<1>
    do_deq <= _do_deq_T
    when do_enq : @[Decoupled.scala 229:17]
      infer mport MPORT = ram[value], clock @[Decoupled.scala 230:8]
      MPORT.y_dest <= io.enq.bits.y_dest @[Decoupled.scala 230:24]
      MPORT.x_dest <= io.enq.bits.x_dest @[Decoupled.scala 230:24]
      MPORT.y_0 <= io.enq.bits.y_0 @[Decoupled.scala 230:24]
      MPORT.x_0 <= io.enq.bits.x_0 @[Decoupled.scala 230:24]
      MPORT.data <= io.enq.bits.data @[Decoupled.scala 230:24]
      node wrap = eq(value, UInt<7>("h50")) @[Counter.scala 72:24]
      node _value_T = add(value, UInt<1>("h1")) @[Counter.scala 76:24]
      node _value_T_1 = tail(_value_T, 1) @[Counter.scala 76:24]
      value <= _value_T_1 @[Counter.scala 76:15]
      when wrap : @[Counter.scala 86:20]
        value <= UInt<1>("h0") @[Counter.scala 86:28]
    when do_deq : @[Decoupled.scala 233:17]
      node wrap_1 = eq(value_1, UInt<7>("h50")) @[Counter.scala 72:24]
      node _value_T_2 = add(value_1, UInt<1>("h1")) @[Counter.scala 76:24]
      node _value_T_3 = tail(_value_T_2, 1) @[Counter.scala 76:24]
      value_1 <= _value_T_3 @[Counter.scala 76:15]
      when wrap_1 : @[Counter.scala 86:20]
        value_1 <= UInt<1>("h0") @[Counter.scala 86:28]
    node _T = neq(do_enq, do_deq) @[Decoupled.scala 236:16]
    when _T : @[Decoupled.scala 236:28]
      maybe_full <= do_enq @[Decoupled.scala 237:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[Decoupled.scala 240:19]
    io.deq.valid <= _io_deq_valid_T @[Decoupled.scala 240:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[Decoupled.scala 241:19]
    io.enq.ready <= _io_enq_ready_T @[Decoupled.scala 241:16]
    infer mport io_deq_bits_MPORT = ram[value_1], clock @[Decoupled.scala 242:21]
    io.deq.bits.y_dest <= io_deq_bits_MPORT.y_dest @[Decoupled.scala 242:15]
    io.deq.bits.x_dest <= io_deq_bits_MPORT.x_dest @[Decoupled.scala 242:15]
    io.deq.bits.y_0 <= io_deq_bits_MPORT.y_0 @[Decoupled.scala 242:15]
    io.deq.bits.x_0 <= io_deq_bits_MPORT.x_0 @[Decoupled.scala 242:15]
    io.deq.bits.data <= io_deq_bits_MPORT.data @[Decoupled.scala 242:15]
    node _ptr_diff_T = sub(value, value_1) @[Decoupled.scala 257:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[Decoupled.scala 257:32]
    node _io_count_T = mux(maybe_full, UInt<7>("h51"), UInt<1>("h0")) @[Decoupled.scala 262:24]
    node _io_count_T_1 = gt(value_1, value) @[Decoupled.scala 264:39]
    node _io_count_T_2 = add(UInt<7>("h51"), ptr_diff) @[Decoupled.scala 265:38]
    node _io_count_T_3 = tail(_io_count_T_2, 1) @[Decoupled.scala 265:38]
    node _io_count_T_4 = mux(_io_count_T_1, _io_count_T_3, ptr_diff) @[Decoupled.scala 264:24]
    node _io_count_T_5 = mux(ptr_match, _io_count_T, _io_count_T_4) @[Decoupled.scala 261:20]
    io.count <= _io_count_T_5 @[Decoupled.scala 261:14]

  module AllToAllPE :
    input clock : Clock
    input reset : UInt<1>
    output io : { busy : UInt<1>, flip end_AllToAll : UInt<1>, flip cmd : { flip ready : UInt<1>, valid : UInt<1>, bits : { load : UInt<1>, store : UInt<1>, doAllToAll : UInt<1>, rs1 : UInt<64>, rs2 : UInt<64>}}, resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, write_enable : UInt<1>}}, left : { out : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}, flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}}, right : { out : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}, flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}}, up : { out : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}, flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}}, bottom : { out : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}, flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>, x_0 : UInt<2>, y_0 : UInt<2>, x_dest : UInt<2>, y_dest : UInt<2>}}}}

    cmem memPE : UInt<64> [1024] @[AllToAllPE.scala 23:18]
    reg x_coord : UInt<2>, clock with :
      reset => (reset, UInt<2>("h2")) @[AllToAllPE.scala 26:24]
    reg y_coord : UInt<2>, clock with :
      reset => (reset, UInt<1>("h1")) @[AllToAllPE.scala 27:24]
    reg offset : UInt, clock with :
      reset => (reset, UInt<4>("h9")) @[AllToAllPE.scala 28:23]
    reg index_write_this_PE : UInt, clock with :
      reset => (reset, UInt<4>("he")) @[AllToAllPE.scala 30:36]
    reg rs1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), rs1) @[AllToAllPE.scala 33:16]
    reg rs2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), rs2) @[AllToAllPE.scala 34:16]
    rs1 <= io.cmd.bits.rs1 @[AllToAllPE.scala 36:7]
    rs2 <= io.cmd.bits.rs2 @[AllToAllPE.scala 37:7]
    reg dim_N : UInt<16>, clock with :
      reset => (UInt<1>("h0"), dim_N) @[AllToAllPE.scala 39:18]
    reg w_en : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[AllToAllPE.scala 52:21]
    reg state : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[AllToAllPE.scala 57:22]
    reg resp_value : UInt<64>, clock with :
      reset => (reset, UInt<1>("h0")) @[AllToAllPE.scala 58:27]
    node x_value = bits(rs2, 15, 0) @[AllToAllPE.scala 60:20]
    node y_value = bits(rs2, 31, 16) @[AllToAllPE.scala 61:20]
    node memIndex = bits(rs2, 63, 32) @[AllToAllPE.scala 62:21]
    node _T = eq(x_value, x_coord) @[AllToAllPE.scala 71:29]
    node _T_1 = eq(y_value, y_coord) @[AllToAllPE.scala 71:54]
    node is_this_PE = and(_T, _T_1) @[AllToAllPE.scala 71:42]
    node load_signal = and(io.cmd.valid, io.cmd.bits.load) @[AllToAllPE.scala 72:34]
    node store_signal = and(io.cmd.valid, io.cmd.bits.store) @[AllToAllPE.scala 73:35]
    node allToAll_signal = and(io.cmd.valid, io.cmd.bits.doAllToAll) @[AllToAllPE.scala 74:38]
    node _T_2 = eq(io.resp.ready, UInt<1>("h0")) @[AllToAllPE.scala 76:20]
    node stall_resp = and(_T_2, io.resp.valid) @[AllToAllPE.scala 76:35]
    node start_AllToAll = eq(state, UInt<3>("h1")) @[AllToAllPE.scala 77:30]
    node _T_3 = eq(state, UInt<3>("h0")) @[AllToAllPE.scala 95:14]
    when _T_3 : @[AllToAllPE.scala 95:23]
      io.busy <= UInt<1>("h0") @[AllToAllPE.scala 96:13]
      io.cmd.ready <= UInt<1>("h1") @[AllToAllPE.scala 97:18]
      io.resp.valid <= UInt<1>("h0") @[AllToAllPE.scala 98:19]
      io.resp.bits.data <= UInt<1>("h0") @[AllToAllPE.scala 99:23]
      io.resp.bits.write_enable <= UInt<1>("h0") @[AllToAllPE.scala 101:31]
      w_en <= UInt<1>("h0") @[AllToAllPE.scala 102:10]
      node _T_4 = bits(io.cmd.bits.rs1, 15, 0) @[AllToAllPE.scala 104:29]
      dim_N <= _T_4 @[AllToAllPE.scala 104:11]
      when load_signal : @[AllToAllPE.scala 109:22]
        state <= UInt<3>("h4") @[AllToAllPE.scala 110:13]
      else :
        when store_signal : @[AllToAllPE.scala 111:29]
          state <= UInt<3>("h5") @[AllToAllPE.scala 112:13]
        else :
          when allToAll_signal : @[AllToAllPE.scala 113:32]
            state <= UInt<3>("h1") @[AllToAllPE.scala 114:13]
          else :
            state <= UInt<3>("h0") @[AllToAllPE.scala 116:13]
    else :
      node _T_5 = eq(state, UInt<3>("h4")) @[AllToAllPE.scala 119:20]
      when _T_5 : @[AllToAllPE.scala 119:32]
        io.busy <= stall_resp @[AllToAllPE.scala 120:13]
        node _T_6 = eq(stall_resp, UInt<1>("h0")) @[AllToAllPE.scala 121:21]
        io.cmd.ready <= _T_6 @[AllToAllPE.scala 121:18]
        io.resp.valid <= UInt<1>("h1") @[AllToAllPE.scala 122:19]
        io.resp.bits.data <= UInt<6>("h20") @[AllToAllPE.scala 123:23]
        resp_value <= UInt<6>("h20") @[AllToAllPE.scala 124:16]
        when is_this_PE : @[AllToAllPE.scala 129:21]
          node _T_7 = bits(memIndex, 9, 0) @[AllToAllPE.scala 130:12]
          infer mport MPORT = memPE[_T_7], clock @[AllToAllPE.scala 130:12]
          MPORT <= rs1 @[AllToAllPE.scala 130:23]
          io.resp.bits.write_enable <= UInt<1>("h1") @[AllToAllPE.scala 131:33]
          w_en <= UInt<1>("h1") @[AllToAllPE.scala 132:12]
        else :
          io.resp.bits.write_enable <= UInt<1>("h0") @[AllToAllPE.scala 134:33]
          w_en <= UInt<1>("h0") @[AllToAllPE.scala 135:12]
        node _T_8 = bits(io.cmd.bits.rs1, 15, 0) @[AllToAllPE.scala 138:29]
        dim_N <= _T_8 @[AllToAllPE.scala 138:11]
        node _T_9 = eq(stall_resp, UInt<1>("h0")) @[AllToAllPE.scala 140:25]
        node _T_10 = and(load_signal, _T_9) @[AllToAllPE.scala 140:22]
        when _T_10 : @[AllToAllPE.scala 140:37]
          state <= UInt<3>("h4") @[AllToAllPE.scala 141:13]
        else :
          node _T_11 = eq(stall_resp, UInt<1>("h0")) @[AllToAllPE.scala 142:32]
          node _T_12 = and(store_signal, _T_11) @[AllToAllPE.scala 142:29]
          when _T_12 : @[AllToAllPE.scala 142:44]
            state <= UInt<3>("h5") @[AllToAllPE.scala 143:13]
          else :
            node _T_13 = eq(stall_resp, UInt<1>("h0")) @[AllToAllPE.scala 144:35]
            node _T_14 = and(allToAll_signal, _T_13) @[AllToAllPE.scala 144:32]
            when _T_14 : @[AllToAllPE.scala 144:47]
              state <= UInt<3>("h1") @[AllToAllPE.scala 145:13]
            else :
              when stall_resp : @[AllToAllPE.scala 146:27]
                state <= UInt<3>("h7") @[AllToAllPE.scala 147:13]
              else :
                state <= UInt<3>("h0") @[AllToAllPE.scala 149:13]
      else :
        node _T_15 = eq(state, UInt<3>("h5")) @[AllToAllPE.scala 152:20]
        when _T_15 : @[AllToAllPE.scala 152:33]
          io.busy <= UInt<1>("h1") @[AllToAllPE.scala 154:13]
          io.cmd.ready <= UInt<1>("h0") @[AllToAllPE.scala 155:18]
          io.resp.valid <= UInt<1>("h0") @[AllToAllPE.scala 156:19]
          io.resp.bits.data <= UInt<6>("h21") @[AllToAllPE.scala 157:23]
          when is_this_PE : @[AllToAllPE.scala 159:21]
            node _T_16 = bits(memIndex, 9, 0) @[AllToAllPE.scala 160:26]
            infer mport MPORT_1 = memPE[_T_16], clock @[AllToAllPE.scala 160:26]
            resp_value <= MPORT_1 @[AllToAllPE.scala 160:18]
            w_en <= UInt<1>("h1") @[AllToAllPE.scala 161:12]
          else :
            w_en <= UInt<1>("h0") @[AllToAllPE.scala 163:12]
          io.resp.bits.write_enable <= UInt<1>("h0") @[AllToAllPE.scala 166:31]
          state <= UInt<3>("h6") @[AllToAllPE.scala 171:11]
        else :
          node _T_17 = eq(state, UInt<3>("h6")) @[AllToAllPE.scala 173:20]
          when _T_17 : @[AllToAllPE.scala 173:35]
            io.busy <= stall_resp @[AllToAllPE.scala 175:13]
            node _T_18 = eq(stall_resp, UInt<1>("h0")) @[AllToAllPE.scala 176:21]
            io.cmd.ready <= _T_18 @[AllToAllPE.scala 176:18]
            io.resp.valid <= UInt<1>("h1") @[AllToAllPE.scala 177:19]
            io.resp.bits.data <= resp_value @[AllToAllPE.scala 178:23]
            io.resp.bits.write_enable <= w_en @[AllToAllPE.scala 179:31]
            node _T_19 = bits(io.cmd.bits.rs1, 15, 0) @[AllToAllPE.scala 183:29]
            dim_N <= _T_19 @[AllToAllPE.scala 183:11]
            node _T_20 = eq(stall_resp, UInt<1>("h0")) @[AllToAllPE.scala 185:25]
            node _T_21 = and(load_signal, _T_20) @[AllToAllPE.scala 185:22]
            when _T_21 : @[AllToAllPE.scala 185:37]
              state <= UInt<3>("h4") @[AllToAllPE.scala 186:13]
            else :
              node _T_22 = eq(stall_resp, UInt<1>("h0")) @[AllToAllPE.scala 187:32]
              node _T_23 = and(store_signal, _T_22) @[AllToAllPE.scala 187:29]
              when _T_23 : @[AllToAllPE.scala 187:44]
                state <= UInt<3>("h5") @[AllToAllPE.scala 188:13]
              else :
                node _T_24 = eq(stall_resp, UInt<1>("h0")) @[AllToAllPE.scala 189:35]
                node _T_25 = and(allToAll_signal, _T_24) @[AllToAllPE.scala 189:32]
                when _T_25 : @[AllToAllPE.scala 189:47]
                  state <= UInt<3>("h1") @[AllToAllPE.scala 190:13]
                else :
                  when stall_resp : @[AllToAllPE.scala 191:27]
                    state <= UInt<3>("h7") @[AllToAllPE.scala 192:13]
                  else :
                    state <= UInt<3>("h0") @[AllToAllPE.scala 194:13]
          else :
            node _T_26 = eq(state, UInt<3>("h7")) @[AllToAllPE.scala 197:20]
            when _T_26 : @[AllToAllPE.scala 197:36]
              io.busy <= UInt<1>("h1") @[AllToAllPE.scala 199:13]
              io.cmd.ready <= UInt<1>("h0") @[AllToAllPE.scala 200:18]
              io.resp.valid <= UInt<1>("h1") @[AllToAllPE.scala 201:19]
              io.resp.bits.data <= resp_value @[AllToAllPE.scala 202:23]
              io.resp.bits.write_enable <= w_en @[AllToAllPE.scala 204:31]
              when stall_resp : @[AllToAllPE.scala 209:21]
                state <= UInt<3>("h7") @[AllToAllPE.scala 210:13]
              else :
                state <= UInt<3>("h0") @[AllToAllPE.scala 212:13]
            else :
              node _T_27 = eq(state, UInt<3>("h1")) @[AllToAllPE.scala 215:20]
              when _T_27 : @[AllToAllPE.scala 215:31]
                io.busy <= UInt<1>("h1") @[AllToAllPE.scala 216:13]
                io.cmd.ready <= UInt<1>("h0") @[AllToAllPE.scala 217:18]
                io.resp.valid <= UInt<1>("h0") @[AllToAllPE.scala 218:19]
                io.resp.bits.data <= resp_value @[AllToAllPE.scala 219:23]
                w_en <= UInt<1>("h0") @[AllToAllPE.scala 221:10]
                io.resp.bits.write_enable <= UInt<1>("h0") @[AllToAllPE.scala 222:31]
                state <= UInt<3>("h3") @[AllToAllPE.scala 231:11]
              else :
                node _T_28 = eq(state, UInt<3>("h2")) @[AllToAllPE.scala 233:20]
                when _T_28 : @[AllToAllPE.scala 233:41]
                  node _T_29 = or(UInt<1>("h0"), UInt<1>("h0")) @[AllToAllPE.scala 235:25]
                  node _T_30 = or(_T_29, UInt<1>("h0")) @[AllToAllPE.scala 235:38]
                  node _T_31 = or(_T_30, UInt<1>("h0")) @[AllToAllPE.scala 235:48]
                  io.busy <= _T_31 @[AllToAllPE.scala 235:13]
                  io.cmd.ready <= UInt<1>("h0") @[AllToAllPE.scala 236:18]
                  io.resp.valid <= UInt<1>("h0") @[AllToAllPE.scala 237:19]
                  io.resp.bits.data <= resp_value @[AllToAllPE.scala 238:23]
                  io.resp.bits.write_enable <= UInt<1>("h0") @[AllToAllPE.scala 239:31]
                  io.left.in.ready <= UInt<1>("h1") @[AllToAllPE.scala 242:22]
                  io.right.in.ready <= UInt<1>("h1") @[AllToAllPE.scala 243:23]
                  io.up.in.ready <= UInt<1>("h1") @[AllToAllPE.scala 244:20]
                  io.bottom.in.ready <= UInt<1>("h1") @[AllToAllPE.scala 245:24]
                  when io.end_AllToAll : @[AllToAllPE.scala 250:27]
                    state <= UInt<3>("h3") @[AllToAllPE.scala 251:13]
                  else :
                    state <= UInt<3>("h2") @[AllToAllPE.scala 253:13]
                else :
                  node _T_32 = eq(state, UInt<3>("h3")) @[AllToAllPE.scala 256:20]
                  when _T_32 : @[AllToAllPE.scala 256:36]
                    io.busy <= UInt<1>("h0") @[AllToAllPE.scala 257:13]
                    io.cmd.ready <= UInt<1>("h0") @[AllToAllPE.scala 258:18]
                    io.resp.valid <= UInt<1>("h1") @[AllToAllPE.scala 259:19]
                    io.resp.bits.data <= UInt<1>("h0") @[AllToAllPE.scala 260:23]
                    io.resp.bits.write_enable <= UInt<1>("h1") @[AllToAllPE.scala 262:31]
                    state <= UInt<3>("h0") @[AllToAllPE.scala 266:11]
                  else :
                    io.busy <= UInt<1>("h0") @[AllToAllPE.scala 270:13]
                    io.cmd.ready <= UInt<1>("h0") @[AllToAllPE.scala 271:18]
                    io.resp.valid <= UInt<1>("h0") @[AllToAllPE.scala 272:19]
                    io.resp.bits.data <= UInt<64>("haaaaaaaa") @[AllToAllPE.scala 273:23]
                    io.resp.bits.write_enable <= UInt<1>("h1") @[AllToAllPE.scala 274:31]
    inst index_calcualtor of IndexCalculatorV1 @[AllToAllPE.scala 287:32]
    index_calcualtor.clock <= clock
    index_calcualtor.reset <= reset
    reg read_values : UInt<64>[4], clock with :
      reset => (UInt<1>("h0"), read_values) @[AllToAllPE.scala 289:24]
    wire _WIRE : UInt<1>[4] @[AllToAllPE.scala 290:42]
    _WIRE[0] <= UInt<1>("h0") @[AllToAllPE.scala 290:42]
    _WIRE[1] <= UInt<1>("h0") @[AllToAllPE.scala 290:42]
    _WIRE[2] <= UInt<1>("h0") @[AllToAllPE.scala 290:42]
    _WIRE[3] <= UInt<1>("h0") @[AllToAllPE.scala 290:42]
    reg read_values_valid : UInt<1>[4], clock with :
      reset => (reset, _WIRE) @[AllToAllPE.scala 290:34]
    reg read_x_dest : UInt<2>[4], clock with :
      reset => (UInt<1>("h0"), read_x_dest) @[AllToAllPE.scala 291:24]
    reg read_y_dest : UInt<2>[4], clock with :
      reset => (UInt<1>("h0"), read_y_dest) @[AllToAllPE.scala 292:24]
    node _T_33 = eq(read_x_dest[0], x_coord) @[AllToAllPE.scala 294:45]
    node _T_34 = eq(read_y_dest[0], y_coord) @[AllToAllPE.scala 294:77]
    node this_PE_generation_0 = and(_T_33, _T_34) @[AllToAllPE.scala 294:58]
    node _T_35 = eq(read_x_dest[1], x_coord) @[AllToAllPE.scala 295:45]
    node _T_36 = eq(read_y_dest[1], y_coord) @[AllToAllPE.scala 295:77]
    node this_PE_generation_1 = and(_T_35, _T_36) @[AllToAllPE.scala 295:58]
    node _T_37 = eq(read_x_dest[2], x_coord) @[AllToAllPE.scala 296:45]
    node _T_38 = eq(read_y_dest[2], y_coord) @[AllToAllPE.scala 296:77]
    node this_PE_generation_2 = and(_T_37, _T_38) @[AllToAllPE.scala 296:58]
    node _T_39 = eq(read_x_dest[3], x_coord) @[AllToAllPE.scala 297:45]
    node _T_40 = eq(read_y_dest[3], y_coord) @[AllToAllPE.scala 297:77]
    node this_PE_generation_3 = and(_T_39, _T_40) @[AllToAllPE.scala 297:58]
    node _T_41 = eq(read_values_valid[0], UInt<1>("h0")) @[AllToAllPE.scala 299:17]
    node _T_42 = eq(read_values_valid[1], UInt<1>("h0")) @[AllToAllPE.scala 299:42]
    node _T_43 = and(_T_41, _T_42) @[AllToAllPE.scala 299:39]
    node _T_44 = eq(read_values_valid[2], UInt<1>("h0")) @[AllToAllPE.scala 299:67]
    node _T_45 = and(_T_43, _T_44) @[AllToAllPE.scala 299:64]
    node _T_46 = eq(read_values_valid[3], UInt<1>("h0")) @[AllToAllPE.scala 299:92]
    node do_read = and(_T_45, _T_46) @[AllToAllPE.scala 299:89]
    inst left_in of Queue @[Decoupled.scala 296:21]
    left_in.clock <= clock
    left_in.reset <= reset
    left_in.io.enq.valid <= io.left.in.valid @[Decoupled.scala 297:22]
    left_in.io.enq.bits.y_dest <= io.left.in.bits.y_dest @[Decoupled.scala 298:21]
    left_in.io.enq.bits.x_dest <= io.left.in.bits.x_dest @[Decoupled.scala 298:21]
    left_in.io.enq.bits.y_0 <= io.left.in.bits.y_0 @[Decoupled.scala 298:21]
    left_in.io.enq.bits.x_0 <= io.left.in.bits.x_0 @[Decoupled.scala 298:21]
    left_in.io.enq.bits.data <= io.left.in.bits.data @[Decoupled.scala 298:21]
    io.left.in.ready <= left_in.io.enq.ready @[Decoupled.scala 299:17]
    inst right_in of Queue_1 @[Decoupled.scala 296:21]
    right_in.clock <= clock
    right_in.reset <= reset
    right_in.io.enq.valid <= io.right.in.valid @[Decoupled.scala 297:22]
    right_in.io.enq.bits.y_dest <= io.right.in.bits.y_dest @[Decoupled.scala 298:21]
    right_in.io.enq.bits.x_dest <= io.right.in.bits.x_dest @[Decoupled.scala 298:21]
    right_in.io.enq.bits.y_0 <= io.right.in.bits.y_0 @[Decoupled.scala 298:21]
    right_in.io.enq.bits.x_0 <= io.right.in.bits.x_0 @[Decoupled.scala 298:21]
    right_in.io.enq.bits.data <= io.right.in.bits.data @[Decoupled.scala 298:21]
    io.right.in.ready <= right_in.io.enq.ready @[Decoupled.scala 299:17]
    inst up_in of Queue_2 @[Decoupled.scala 296:21]
    up_in.clock <= clock
    up_in.reset <= reset
    up_in.io.enq.valid <= io.up.in.valid @[Decoupled.scala 297:22]
    up_in.io.enq.bits.y_dest <= io.up.in.bits.y_dest @[Decoupled.scala 298:21]
    up_in.io.enq.bits.x_dest <= io.up.in.bits.x_dest @[Decoupled.scala 298:21]
    up_in.io.enq.bits.y_0 <= io.up.in.bits.y_0 @[Decoupled.scala 298:21]
    up_in.io.enq.bits.x_0 <= io.up.in.bits.x_0 @[Decoupled.scala 298:21]
    up_in.io.enq.bits.data <= io.up.in.bits.data @[Decoupled.scala 298:21]
    io.up.in.ready <= up_in.io.enq.ready @[Decoupled.scala 299:17]
    inst bottom_in of Queue_3 @[Decoupled.scala 296:21]
    bottom_in.clock <= clock
    bottom_in.reset <= reset
    bottom_in.io.enq.valid <= io.bottom.in.valid @[Decoupled.scala 297:22]
    bottom_in.io.enq.bits.y_dest <= io.bottom.in.bits.y_dest @[Decoupled.scala 298:21]
    bottom_in.io.enq.bits.x_dest <= io.bottom.in.bits.x_dest @[Decoupled.scala 298:21]
    bottom_in.io.enq.bits.y_0 <= io.bottom.in.bits.y_0 @[Decoupled.scala 298:21]
    bottom_in.io.enq.bits.x_0 <= io.bottom.in.bits.x_0 @[Decoupled.scala 298:21]
    bottom_in.io.enq.bits.data <= io.bottom.in.bits.data @[Decoupled.scala 298:21]
    io.bottom.in.ready <= bottom_in.io.enq.ready @[Decoupled.scala 299:17]
    inst left_dispatcher of Dispatcher @[AllToAllPE.scala 320:31]
    left_dispatcher.clock <= clock
    left_dispatcher.reset <= reset
    inst right_dispatcher of Dispatcher_1 @[AllToAllPE.scala 321:32]
    right_dispatcher.clock <= clock
    right_dispatcher.reset <= reset
    inst up_dispatcher of Dispatcher_2 @[AllToAllPE.scala 322:29]
    up_dispatcher.clock <= clock
    up_dispatcher.reset <= reset
    inst bottom_dispatcher of Dispatcher_3 @[AllToAllPE.scala 323:33]
    bottom_dispatcher.clock <= clock
    bottom_dispatcher.reset <= reset
    inst generation_dispatcher_0 of GenerationDispatcher @[AllToAllPE.scala 328:39]
    generation_dispatcher_0.clock <= clock
    generation_dispatcher_0.reset <= reset
    inst generation_dispatcher_1 of GenerationDispatcher_1 @[AllToAllPE.scala 329:39]
    generation_dispatcher_1.clock <= clock
    generation_dispatcher_1.reset <= reset
    inst generation_dispatcher_2 of GenerationDispatcher_2 @[AllToAllPE.scala 330:39]
    generation_dispatcher_2.clock <= clock
    generation_dispatcher_2.reset <= reset
    inst generation_dispatcher_3 of GenerationDispatcher_3 @[AllToAllPE.scala 331:39]
    generation_dispatcher_3.clock <= clock
    generation_dispatcher_3.reset <= reset
    left_dispatcher.io.x_0 <= left_in.io.deq.bits.x_0 @[AllToAllPE.scala 334:26]
    left_dispatcher.io.y_0 <= left_in.io.deq.bits.y_0 @[AllToAllPE.scala 335:26]
    left_dispatcher.io.x_dest <= left_in.io.deq.bits.x_dest @[AllToAllPE.scala 336:29]
    left_dispatcher.io.y_dest <= left_in.io.deq.bits.y_dest @[AllToAllPE.scala 337:29]
    left_dispatcher.io.x_PE <= x_coord @[AllToAllPE.scala 338:27]
    left_dispatcher.io.y_PE <= y_coord @[AllToAllPE.scala 339:27]
    right_dispatcher.io.x_0 <= right_in.io.deq.bits.x_0 @[AllToAllPE.scala 341:27]
    right_dispatcher.io.y_0 <= right_in.io.deq.bits.y_0 @[AllToAllPE.scala 342:27]
    right_dispatcher.io.x_dest <= right_in.io.deq.bits.x_dest @[AllToAllPE.scala 343:30]
    right_dispatcher.io.y_dest <= right_in.io.deq.bits.y_dest @[AllToAllPE.scala 344:30]
    right_dispatcher.io.x_PE <= x_coord @[AllToAllPE.scala 345:28]
    right_dispatcher.io.y_PE <= y_coord @[AllToAllPE.scala 346:28]
    up_dispatcher.io.x_0 <= up_in.io.deq.bits.x_0 @[AllToAllPE.scala 348:24]
    up_dispatcher.io.y_0 <= up_in.io.deq.bits.y_0 @[AllToAllPE.scala 349:24]
    up_dispatcher.io.x_dest <= up_in.io.deq.bits.x_dest @[AllToAllPE.scala 350:27]
    up_dispatcher.io.y_dest <= up_in.io.deq.bits.y_dest @[AllToAllPE.scala 351:27]
    up_dispatcher.io.x_PE <= x_coord @[AllToAllPE.scala 352:25]
    up_dispatcher.io.y_PE <= y_coord @[AllToAllPE.scala 353:25]
    bottom_dispatcher.io.x_0 <= bottom_in.io.deq.bits.x_0 @[AllToAllPE.scala 355:28]
    bottom_dispatcher.io.y_0 <= bottom_in.io.deq.bits.y_0 @[AllToAllPE.scala 356:28]
    bottom_dispatcher.io.x_dest <= bottom_in.io.deq.bits.x_dest @[AllToAllPE.scala 357:31]
    bottom_dispatcher.io.y_dest <= bottom_in.io.deq.bits.y_dest @[AllToAllPE.scala 358:31]
    bottom_dispatcher.io.x_PE <= x_coord @[AllToAllPE.scala 359:29]
    bottom_dispatcher.io.y_PE <= y_coord @[AllToAllPE.scala 360:29]
    generation_dispatcher_0.io.x_PE <= x_coord @[AllToAllPE.scala 363:35]
    generation_dispatcher_0.io.y_PE <= y_coord @[AllToAllPE.scala 364:35]
    generation_dispatcher_0.io.x_dest <= read_x_dest[0] @[AllToAllPE.scala 365:37]
    generation_dispatcher_0.io.y_dest <= read_y_dest[0] @[AllToAllPE.scala 366:37]
    generation_dispatcher_1.io.x_PE <= x_coord @[AllToAllPE.scala 368:35]
    generation_dispatcher_1.io.y_PE <= y_coord @[AllToAllPE.scala 369:35]
    generation_dispatcher_1.io.x_dest <= read_x_dest[1] @[AllToAllPE.scala 370:37]
    generation_dispatcher_1.io.y_dest <= read_y_dest[1] @[AllToAllPE.scala 371:37]
    generation_dispatcher_2.io.x_PE <= x_coord @[AllToAllPE.scala 373:35]
    generation_dispatcher_2.io.y_PE <= y_coord @[AllToAllPE.scala 374:35]
    generation_dispatcher_2.io.x_dest <= read_x_dest[2] @[AllToAllPE.scala 375:37]
    generation_dispatcher_2.io.y_dest <= read_y_dest[2] @[AllToAllPE.scala 376:37]
    generation_dispatcher_3.io.x_PE <= x_coord @[AllToAllPE.scala 378:35]
    generation_dispatcher_3.io.y_PE <= y_coord @[AllToAllPE.scala 379:35]
    generation_dispatcher_3.io.x_dest <= read_x_dest[3] @[AllToAllPE.scala 380:37]
    generation_dispatcher_3.io.y_dest <= read_y_dest[3] @[AllToAllPE.scala 381:37]
    when left_dispatcher.io.this_PE : @[AllToAllPE.scala 386:35]
      node _T_47 = mul(left_in.io.deq.bits.y_0, UInt<2>("h3")) @[AllToAllPE.scala 387:47]
      node _T_48 = add(left_in.io.deq.bits.x_0, _T_47) @[AllToAllPE.scala 387:28]
      node _T_49 = tail(_T_48, 1) @[AllToAllPE.scala 387:28]
      node _T_50 = add(_T_49, offset) @[AllToAllPE.scala 387:53]
      node _T_51 = tail(_T_50, 1) @[AllToAllPE.scala 387:53]
      node _T_52 = or(_T_51, UInt<10>("h0")) @[AllToAllPE.scala 387:10]
      node _T_53 = bits(_T_52, 9, 0) @[AllToAllPE.scala 387:10]
      infer mport MPORT_2 = memPE[_T_53], clock @[AllToAllPE.scala 387:10]
      MPORT_2 <= left_in.io.deq.bits.data @[AllToAllPE.scala 387:63]
    when right_dispatcher.io.this_PE : @[AllToAllPE.scala 390:36]
      node _T_54 = mul(right_in.io.deq.bits.y_0, UInt<2>("h3")) @[AllToAllPE.scala 391:49]
      node _T_55 = add(right_in.io.deq.bits.x_0, _T_54) @[AllToAllPE.scala 391:29]
      node _T_56 = tail(_T_55, 1) @[AllToAllPE.scala 391:29]
      node _T_57 = add(_T_56, offset) @[AllToAllPE.scala 391:55]
      node _T_58 = tail(_T_57, 1) @[AllToAllPE.scala 391:55]
      node _T_59 = or(_T_58, UInt<10>("h0")) @[AllToAllPE.scala 391:10]
      node _T_60 = bits(_T_59, 9, 0) @[AllToAllPE.scala 391:10]
      infer mport MPORT_3 = memPE[_T_60], clock @[AllToAllPE.scala 391:10]
      MPORT_3 <= right_in.io.deq.bits.data @[AllToAllPE.scala 391:65]
    when up_dispatcher.io.this_PE : @[AllToAllPE.scala 394:33]
      node _T_61 = mul(up_in.io.deq.bits.y_0, UInt<2>("h3")) @[AllToAllPE.scala 395:43]
      node _T_62 = add(up_in.io.deq.bits.x_0, _T_61) @[AllToAllPE.scala 395:26]
      node _T_63 = tail(_T_62, 1) @[AllToAllPE.scala 395:26]
      node _T_64 = add(_T_63, offset) @[AllToAllPE.scala 395:49]
      node _T_65 = tail(_T_64, 1) @[AllToAllPE.scala 395:49]
      node _T_66 = or(_T_65, UInt<10>("h0")) @[AllToAllPE.scala 395:10]
      node _T_67 = bits(_T_66, 9, 0) @[AllToAllPE.scala 395:10]
      infer mport MPORT_4 = memPE[_T_67], clock @[AllToAllPE.scala 395:10]
      MPORT_4 <= up_in.io.deq.bits.data @[AllToAllPE.scala 395:59]
    when bottom_dispatcher.io.this_PE : @[AllToAllPE.scala 398:37]
      node _T_68 = mul(bottom_in.io.deq.bits.y_0, UInt<2>("h3")) @[AllToAllPE.scala 399:51]
      node _T_69 = add(bottom_in.io.deq.bits.x_0, _T_68) @[AllToAllPE.scala 399:30]
      node _T_70 = tail(_T_69, 1) @[AllToAllPE.scala 399:30]
      node _T_71 = add(_T_70, offset) @[AllToAllPE.scala 399:57]
      node _T_72 = tail(_T_71, 1) @[AllToAllPE.scala 399:57]
      node _T_73 = or(_T_72, UInt<10>("h0")) @[AllToAllPE.scala 399:10]
      node _T_74 = bits(_T_73, 9, 0) @[AllToAllPE.scala 399:10]
      infer mport MPORT_5 = memPE[_T_74], clock @[AllToAllPE.scala 399:10]
      MPORT_5 <= bottom_in.io.deq.bits.data @[AllToAllPE.scala 399:67]
    inst left_mux of MyPriorityMux @[AllToAllPE.scala 406:24]
    left_mux.clock <= clock
    left_mux.reset <= reset
    inst right_mux of MyPriorityMux_1 @[AllToAllPE.scala 407:25]
    right_mux.clock <= clock
    right_mux.reset <= reset
    inst up_mux of MyPriorityMux_2 @[AllToAllPE.scala 408:22]
    up_mux.clock <= clock
    up_mux.reset <= reset
    inst bottom_mux of MyPriorityMux_3 @[AllToAllPE.scala 409:26]
    bottom_mux.clock <= clock
    bottom_mux.reset <= reset
    node _T_75 = and(read_values_valid[0], generation_dispatcher_0.io.left) @[AllToAllPE.scala 414:48]
    node _T_76 = eq(this_PE_generation_0, UInt<1>("h0")) @[AllToAllPE.scala 414:86]
    node _T_77 = and(_T_75, _T_76) @[AllToAllPE.scala 414:83]
    left_mux.io.valid[0] <= _T_77 @[AllToAllPE.scala 414:24]
    node _T_78 = and(read_values_valid[1], generation_dispatcher_1.io.left) @[AllToAllPE.scala 415:48]
    node _T_79 = eq(this_PE_generation_1, UInt<1>("h0")) @[AllToAllPE.scala 415:86]
    node _T_80 = and(_T_78, _T_79) @[AllToAllPE.scala 415:83]
    left_mux.io.valid[1] <= _T_80 @[AllToAllPE.scala 415:24]
    node _T_81 = and(read_values_valid[2], generation_dispatcher_2.io.left) @[AllToAllPE.scala 416:48]
    node _T_82 = eq(this_PE_generation_2, UInt<1>("h0")) @[AllToAllPE.scala 416:86]
    node _T_83 = and(_T_81, _T_82) @[AllToAllPE.scala 416:83]
    left_mux.io.valid[2] <= _T_83 @[AllToAllPE.scala 416:24]
    node _T_84 = and(read_values_valid[3], generation_dispatcher_3.io.left) @[AllToAllPE.scala 417:48]
    node _T_85 = eq(this_PE_generation_3, UInt<1>("h0")) @[AllToAllPE.scala 417:86]
    node _T_86 = and(_T_84, _T_85) @[AllToAllPE.scala 417:83]
    left_mux.io.valid[3] <= _T_86 @[AllToAllPE.scala 417:24]
    left_mux.io.in_bits[0].data <= read_values[0] @[AllToAllPE.scala 419:31]
    left_mux.io.in_bits[0].x_0 <= x_coord @[AllToAllPE.scala 420:30]
    left_mux.io.in_bits[0].y_0 <= y_coord @[AllToAllPE.scala 421:30]
    left_mux.io.in_bits[0].x_dest <= read_x_dest[0] @[AllToAllPE.scala 422:33]
    left_mux.io.in_bits[0].y_dest <= read_y_dest[0] @[AllToAllPE.scala 423:33]
    left_mux.io.in_bits[1].data <= read_values[1] @[AllToAllPE.scala 425:31]
    left_mux.io.in_bits[1].x_0 <= x_coord @[AllToAllPE.scala 426:30]
    left_mux.io.in_bits[1].y_0 <= y_coord @[AllToAllPE.scala 427:30]
    left_mux.io.in_bits[1].x_dest <= read_x_dest[1] @[AllToAllPE.scala 428:33]
    left_mux.io.in_bits[1].y_dest <= read_y_dest[1] @[AllToAllPE.scala 429:33]
    left_mux.io.in_bits[2].data <= read_values[2] @[AllToAllPE.scala 431:31]
    left_mux.io.in_bits[2].x_0 <= x_coord @[AllToAllPE.scala 432:30]
    left_mux.io.in_bits[2].y_0 <= y_coord @[AllToAllPE.scala 433:30]
    left_mux.io.in_bits[2].x_dest <= read_x_dest[2] @[AllToAllPE.scala 434:33]
    left_mux.io.in_bits[2].y_dest <= read_y_dest[2] @[AllToAllPE.scala 435:33]
    left_mux.io.in_bits[3].data <= read_values[3] @[AllToAllPE.scala 437:31]
    left_mux.io.in_bits[3].x_0 <= x_coord @[AllToAllPE.scala 438:30]
    left_mux.io.in_bits[3].y_0 <= y_coord @[AllToAllPE.scala 439:30]
    left_mux.io.in_bits[3].x_dest <= read_x_dest[3] @[AllToAllPE.scala 440:33]
    left_mux.io.in_bits[3].y_dest <= read_y_dest[3] @[AllToAllPE.scala 441:33]
    node _T_87 = and(read_values_valid[0], generation_dispatcher_0.io.right) @[AllToAllPE.scala 444:49]
    node _T_88 = eq(this_PE_generation_0, UInt<1>("h0")) @[AllToAllPE.scala 444:88]
    node _T_89 = and(_T_87, _T_88) @[AllToAllPE.scala 444:85]
    right_mux.io.valid[0] <= _T_89 @[AllToAllPE.scala 444:25]
    node _T_90 = and(read_values_valid[1], generation_dispatcher_1.io.right) @[AllToAllPE.scala 445:49]
    node _T_91 = eq(this_PE_generation_1, UInt<1>("h0")) @[AllToAllPE.scala 445:88]
    node _T_92 = and(_T_90, _T_91) @[AllToAllPE.scala 445:85]
    right_mux.io.valid[1] <= _T_92 @[AllToAllPE.scala 445:25]
    node _T_93 = and(read_values_valid[2], generation_dispatcher_2.io.right) @[AllToAllPE.scala 446:49]
    node _T_94 = eq(this_PE_generation_2, UInt<1>("h0")) @[AllToAllPE.scala 446:88]
    node _T_95 = and(_T_93, _T_94) @[AllToAllPE.scala 446:85]
    right_mux.io.valid[2] <= _T_95 @[AllToAllPE.scala 446:25]
    node _T_96 = and(read_values_valid[3], generation_dispatcher_3.io.right) @[AllToAllPE.scala 447:49]
    node _T_97 = eq(this_PE_generation_3, UInt<1>("h0")) @[AllToAllPE.scala 447:88]
    node _T_98 = and(_T_96, _T_97) @[AllToAllPE.scala 447:85]
    right_mux.io.valid[3] <= _T_98 @[AllToAllPE.scala 447:25]
    right_mux.io.in_bits[0].data <= read_values[0] @[AllToAllPE.scala 449:32]
    right_mux.io.in_bits[0].x_0 <= x_coord @[AllToAllPE.scala 450:31]
    right_mux.io.in_bits[0].y_0 <= y_coord @[AllToAllPE.scala 451:31]
    right_mux.io.in_bits[0].x_dest <= read_x_dest[0] @[AllToAllPE.scala 452:34]
    right_mux.io.in_bits[0].y_dest <= read_y_dest[0] @[AllToAllPE.scala 453:34]
    right_mux.io.in_bits[1].data <= read_values[1] @[AllToAllPE.scala 455:32]
    right_mux.io.in_bits[1].x_0 <= x_coord @[AllToAllPE.scala 456:31]
    right_mux.io.in_bits[1].y_0 <= y_coord @[AllToAllPE.scala 457:31]
    right_mux.io.in_bits[1].x_dest <= read_x_dest[1] @[AllToAllPE.scala 458:34]
    right_mux.io.in_bits[1].y_dest <= read_y_dest[1] @[AllToAllPE.scala 459:34]
    right_mux.io.in_bits[2].data <= read_values[2] @[AllToAllPE.scala 461:32]
    right_mux.io.in_bits[2].x_0 <= x_coord @[AllToAllPE.scala 462:31]
    right_mux.io.in_bits[2].y_0 <= y_coord @[AllToAllPE.scala 463:31]
    right_mux.io.in_bits[2].x_dest <= read_x_dest[2] @[AllToAllPE.scala 464:34]
    right_mux.io.in_bits[2].y_dest <= read_y_dest[2] @[AllToAllPE.scala 465:34]
    right_mux.io.in_bits[3].data <= read_values[3] @[AllToAllPE.scala 467:32]
    right_mux.io.in_bits[3].x_0 <= x_coord @[AllToAllPE.scala 468:31]
    right_mux.io.in_bits[3].y_0 <= y_coord @[AllToAllPE.scala 469:31]
    right_mux.io.in_bits[3].x_dest <= read_x_dest[3] @[AllToAllPE.scala 470:34]
    right_mux.io.in_bits[3].y_dest <= read_y_dest[3] @[AllToAllPE.scala 471:34]
    node _T_99 = and(read_values_valid[0], generation_dispatcher_0.io.up) @[AllToAllPE.scala 474:46]
    node _T_100 = eq(this_PE_generation_0, UInt<1>("h0")) @[AllToAllPE.scala 474:82]
    node _T_101 = and(_T_99, _T_100) @[AllToAllPE.scala 474:79]
    up_mux.io.valid[0] <= _T_101 @[AllToAllPE.scala 474:22]
    node _T_102 = and(read_values_valid[1], generation_dispatcher_1.io.up) @[AllToAllPE.scala 475:46]
    node _T_103 = eq(this_PE_generation_1, UInt<1>("h0")) @[AllToAllPE.scala 475:82]
    node _T_104 = and(_T_102, _T_103) @[AllToAllPE.scala 475:79]
    up_mux.io.valid[1] <= _T_104 @[AllToAllPE.scala 475:22]
    node _T_105 = and(read_values_valid[2], generation_dispatcher_2.io.up) @[AllToAllPE.scala 476:46]
    node _T_106 = eq(this_PE_generation_2, UInt<1>("h0")) @[AllToAllPE.scala 476:82]
    node _T_107 = and(_T_105, _T_106) @[AllToAllPE.scala 476:79]
    up_mux.io.valid[2] <= _T_107 @[AllToAllPE.scala 476:22]
    node _T_108 = and(read_values_valid[3], generation_dispatcher_3.io.up) @[AllToAllPE.scala 477:46]
    node _T_109 = eq(this_PE_generation_3, UInt<1>("h0")) @[AllToAllPE.scala 477:82]
    node _T_110 = and(_T_108, _T_109) @[AllToAllPE.scala 477:79]
    up_mux.io.valid[3] <= _T_110 @[AllToAllPE.scala 477:22]
    up_mux.io.in_bits[0].data <= read_values[0] @[AllToAllPE.scala 479:29]
    up_mux.io.in_bits[0].x_0 <= x_coord @[AllToAllPE.scala 480:28]
    up_mux.io.in_bits[0].y_0 <= y_coord @[AllToAllPE.scala 481:28]
    up_mux.io.in_bits[0].x_dest <= read_x_dest[0] @[AllToAllPE.scala 482:31]
    up_mux.io.in_bits[0].y_dest <= read_y_dest[0] @[AllToAllPE.scala 483:31]
    up_mux.io.in_bits[1].data <= read_values[1] @[AllToAllPE.scala 485:29]
    up_mux.io.in_bits[1].x_0 <= x_coord @[AllToAllPE.scala 486:28]
    up_mux.io.in_bits[1].y_0 <= y_coord @[AllToAllPE.scala 487:28]
    up_mux.io.in_bits[1].x_dest <= read_x_dest[1] @[AllToAllPE.scala 488:31]
    up_mux.io.in_bits[1].y_dest <= read_y_dest[1] @[AllToAllPE.scala 489:31]
    up_mux.io.in_bits[2].data <= read_values[2] @[AllToAllPE.scala 491:29]
    up_mux.io.in_bits[2].x_0 <= x_coord @[AllToAllPE.scala 492:28]
    up_mux.io.in_bits[2].y_0 <= y_coord @[AllToAllPE.scala 493:28]
    up_mux.io.in_bits[2].x_dest <= read_x_dest[2] @[AllToAllPE.scala 494:31]
    up_mux.io.in_bits[2].y_dest <= read_y_dest[2] @[AllToAllPE.scala 495:31]
    up_mux.io.in_bits[3].data <= read_values[3] @[AllToAllPE.scala 497:29]
    up_mux.io.in_bits[3].x_0 <= x_coord @[AllToAllPE.scala 498:28]
    up_mux.io.in_bits[3].y_0 <= y_coord @[AllToAllPE.scala 499:28]
    up_mux.io.in_bits[3].x_dest <= read_x_dest[3] @[AllToAllPE.scala 500:31]
    up_mux.io.in_bits[3].y_dest <= read_y_dest[3] @[AllToAllPE.scala 501:31]
    node _T_111 = and(read_values_valid[0], generation_dispatcher_0.io.bottom) @[AllToAllPE.scala 504:50]
    node _T_112 = eq(this_PE_generation_0, UInt<1>("h0")) @[AllToAllPE.scala 504:90]
    node _T_113 = and(_T_111, _T_112) @[AllToAllPE.scala 504:87]
    bottom_mux.io.valid[0] <= _T_113 @[AllToAllPE.scala 504:26]
    node _T_114 = and(read_values_valid[1], generation_dispatcher_1.io.bottom) @[AllToAllPE.scala 505:50]
    node _T_115 = eq(this_PE_generation_1, UInt<1>("h0")) @[AllToAllPE.scala 505:90]
    node _T_116 = and(_T_114, _T_115) @[AllToAllPE.scala 505:87]
    bottom_mux.io.valid[1] <= _T_116 @[AllToAllPE.scala 505:26]
    node _T_117 = and(read_values_valid[2], generation_dispatcher_2.io.bottom) @[AllToAllPE.scala 506:50]
    node _T_118 = eq(this_PE_generation_2, UInt<1>("h0")) @[AllToAllPE.scala 506:90]
    node _T_119 = and(_T_117, _T_118) @[AllToAllPE.scala 506:87]
    bottom_mux.io.valid[2] <= _T_119 @[AllToAllPE.scala 506:26]
    node _T_120 = and(read_values_valid[3], generation_dispatcher_3.io.bottom) @[AllToAllPE.scala 507:50]
    node _T_121 = eq(this_PE_generation_3, UInt<1>("h0")) @[AllToAllPE.scala 507:90]
    node _T_122 = and(_T_120, _T_121) @[AllToAllPE.scala 507:87]
    bottom_mux.io.valid[3] <= _T_122 @[AllToAllPE.scala 507:26]
    bottom_mux.io.in_bits[0].data <= read_values[0] @[AllToAllPE.scala 509:33]
    bottom_mux.io.in_bits[0].x_0 <= x_coord @[AllToAllPE.scala 510:32]
    bottom_mux.io.in_bits[0].y_0 <= y_coord @[AllToAllPE.scala 511:32]
    bottom_mux.io.in_bits[0].x_dest <= read_x_dest[0] @[AllToAllPE.scala 512:35]
    bottom_mux.io.in_bits[0].y_dest <= read_y_dest[0] @[AllToAllPE.scala 513:35]
    bottom_mux.io.in_bits[1].data <= read_values[1] @[AllToAllPE.scala 515:33]
    bottom_mux.io.in_bits[1].x_0 <= x_coord @[AllToAllPE.scala 516:32]
    bottom_mux.io.in_bits[1].y_0 <= y_coord @[AllToAllPE.scala 517:32]
    bottom_mux.io.in_bits[1].x_dest <= read_x_dest[1] @[AllToAllPE.scala 518:35]
    bottom_mux.io.in_bits[1].y_dest <= read_y_dest[1] @[AllToAllPE.scala 519:35]
    bottom_mux.io.in_bits[2].data <= read_values[2] @[AllToAllPE.scala 521:33]
    bottom_mux.io.in_bits[2].x_0 <= x_coord @[AllToAllPE.scala 522:32]
    bottom_mux.io.in_bits[2].y_0 <= y_coord @[AllToAllPE.scala 523:32]
    bottom_mux.io.in_bits[2].x_dest <= read_x_dest[2] @[AllToAllPE.scala 524:35]
    bottom_mux.io.in_bits[2].y_dest <= read_y_dest[2] @[AllToAllPE.scala 525:35]
    bottom_mux.io.in_bits[3].data <= read_values[3] @[AllToAllPE.scala 527:33]
    bottom_mux.io.in_bits[3].x_0 <= x_coord @[AllToAllPE.scala 528:32]
    bottom_mux.io.in_bits[3].y_0 <= y_coord @[AllToAllPE.scala 529:32]
    bottom_mux.io.in_bits[3].x_dest <= read_x_dest[3] @[AllToAllPE.scala 530:35]
    bottom_mux.io.in_bits[3].y_dest <= read_y_dest[3] @[AllToAllPE.scala 531:35]
    inst left_out_arbiter of RRArbiter @[AllToAllPE.scala 540:32]
    left_out_arbiter.clock <= clock
    left_out_arbiter.reset <= reset
    inst right_out_arbiter of RRArbiter_1 @[AllToAllPE.scala 541:33]
    right_out_arbiter.clock <= clock
    right_out_arbiter.reset <= reset
    inst up_out_arbiter of RRArbiter_2 @[AllToAllPE.scala 542:30]
    up_out_arbiter.clock <= clock
    up_out_arbiter.reset <= reset
    inst bottom_out_arbiter of RRArbiter_3 @[AllToAllPE.scala 543:33]
    bottom_out_arbiter.clock <= clock
    bottom_out_arbiter.reset <= reset
    inst left_out of Queue_4 @[Decoupled.scala 296:21]
    left_out.clock <= clock
    left_out.reset <= reset
    left_out.io.enq.valid <= left_out_arbiter.io.out.valid @[Decoupled.scala 297:22]
    left_out.io.enq.bits.y_dest <= left_out_arbiter.io.out.bits.y_dest @[Decoupled.scala 298:21]
    left_out.io.enq.bits.x_dest <= left_out_arbiter.io.out.bits.x_dest @[Decoupled.scala 298:21]
    left_out.io.enq.bits.y_0 <= left_out_arbiter.io.out.bits.y_0 @[Decoupled.scala 298:21]
    left_out.io.enq.bits.x_0 <= left_out_arbiter.io.out.bits.x_0 @[Decoupled.scala 298:21]
    left_out.io.enq.bits.data <= left_out_arbiter.io.out.bits.data @[Decoupled.scala 298:21]
    left_out_arbiter.io.out.ready <= left_out.io.enq.ready @[Decoupled.scala 299:17]
    inst right_out of Queue_5 @[Decoupled.scala 296:21]
    right_out.clock <= clock
    right_out.reset <= reset
    right_out.io.enq.valid <= right_out_arbiter.io.out.valid @[Decoupled.scala 297:22]
    right_out.io.enq.bits.y_dest <= right_out_arbiter.io.out.bits.y_dest @[Decoupled.scala 298:21]
    right_out.io.enq.bits.x_dest <= right_out_arbiter.io.out.bits.x_dest @[Decoupled.scala 298:21]
    right_out.io.enq.bits.y_0 <= right_out_arbiter.io.out.bits.y_0 @[Decoupled.scala 298:21]
    right_out.io.enq.bits.x_0 <= right_out_arbiter.io.out.bits.x_0 @[Decoupled.scala 298:21]
    right_out.io.enq.bits.data <= right_out_arbiter.io.out.bits.data @[Decoupled.scala 298:21]
    right_out_arbiter.io.out.ready <= right_out.io.enq.ready @[Decoupled.scala 299:17]
    inst up_out of Queue_6 @[Decoupled.scala 296:21]
    up_out.clock <= clock
    up_out.reset <= reset
    up_out.io.enq.valid <= up_out_arbiter.io.out.valid @[Decoupled.scala 297:22]
    up_out.io.enq.bits.y_dest <= up_out_arbiter.io.out.bits.y_dest @[Decoupled.scala 298:21]
    up_out.io.enq.bits.x_dest <= up_out_arbiter.io.out.bits.x_dest @[Decoupled.scala 298:21]
    up_out.io.enq.bits.y_0 <= up_out_arbiter.io.out.bits.y_0 @[Decoupled.scala 298:21]
    up_out.io.enq.bits.x_0 <= up_out_arbiter.io.out.bits.x_0 @[Decoupled.scala 298:21]
    up_out.io.enq.bits.data <= up_out_arbiter.io.out.bits.data @[Decoupled.scala 298:21]
    up_out_arbiter.io.out.ready <= up_out.io.enq.ready @[Decoupled.scala 299:17]
    inst bottom_out of Queue_7 @[Decoupled.scala 296:21]
    bottom_out.clock <= clock
    bottom_out.reset <= reset
    bottom_out.io.enq.valid <= bottom_out_arbiter.io.out.valid @[Decoupled.scala 297:22]
    bottom_out.io.enq.bits.y_dest <= bottom_out_arbiter.io.out.bits.y_dest @[Decoupled.scala 298:21]
    bottom_out.io.enq.bits.x_dest <= bottom_out_arbiter.io.out.bits.x_dest @[Decoupled.scala 298:21]
    bottom_out.io.enq.bits.y_0 <= bottom_out_arbiter.io.out.bits.y_0 @[Decoupled.scala 298:21]
    bottom_out.io.enq.bits.x_0 <= bottom_out_arbiter.io.out.bits.x_0 @[Decoupled.scala 298:21]
    bottom_out.io.enq.bits.data <= bottom_out_arbiter.io.out.bits.data @[Decoupled.scala 298:21]
    bottom_out_arbiter.io.out.ready <= bottom_out.io.enq.ready @[Decoupled.scala 299:17]
    io.left.out.bits.y_dest <= left_out.io.deq.bits.y_dest @[AllToAllPE.scala 552:15]
    io.left.out.bits.x_dest <= left_out.io.deq.bits.x_dest @[AllToAllPE.scala 552:15]
    io.left.out.bits.y_0 <= left_out.io.deq.bits.y_0 @[AllToAllPE.scala 552:15]
    io.left.out.bits.x_0 <= left_out.io.deq.bits.x_0 @[AllToAllPE.scala 552:15]
    io.left.out.bits.data <= left_out.io.deq.bits.data @[AllToAllPE.scala 552:15]
    io.left.out.valid <= left_out.io.deq.valid @[AllToAllPE.scala 552:15]
    left_out.io.deq.ready <= io.left.out.ready @[AllToAllPE.scala 552:15]
    io.right.out.bits.y_dest <= right_out.io.deq.bits.y_dest @[AllToAllPE.scala 553:16]
    io.right.out.bits.x_dest <= right_out.io.deq.bits.x_dest @[AllToAllPE.scala 553:16]
    io.right.out.bits.y_0 <= right_out.io.deq.bits.y_0 @[AllToAllPE.scala 553:16]
    io.right.out.bits.x_0 <= right_out.io.deq.bits.x_0 @[AllToAllPE.scala 553:16]
    io.right.out.bits.data <= right_out.io.deq.bits.data @[AllToAllPE.scala 553:16]
    io.right.out.valid <= right_out.io.deq.valid @[AllToAllPE.scala 553:16]
    right_out.io.deq.ready <= io.right.out.ready @[AllToAllPE.scala 553:16]
    io.up.out.bits.y_dest <= up_out.io.deq.bits.y_dest @[AllToAllPE.scala 554:13]
    io.up.out.bits.x_dest <= up_out.io.deq.bits.x_dest @[AllToAllPE.scala 554:13]
    io.up.out.bits.y_0 <= up_out.io.deq.bits.y_0 @[AllToAllPE.scala 554:13]
    io.up.out.bits.x_0 <= up_out.io.deq.bits.x_0 @[AllToAllPE.scala 554:13]
    io.up.out.bits.data <= up_out.io.deq.bits.data @[AllToAllPE.scala 554:13]
    io.up.out.valid <= up_out.io.deq.valid @[AllToAllPE.scala 554:13]
    up_out.io.deq.ready <= io.up.out.ready @[AllToAllPE.scala 554:13]
    io.bottom.out.bits.y_dest <= bottom_out.io.deq.bits.y_dest @[AllToAllPE.scala 555:17]
    io.bottom.out.bits.x_dest <= bottom_out.io.deq.bits.x_dest @[AllToAllPE.scala 555:17]
    io.bottom.out.bits.y_0 <= bottom_out.io.deq.bits.y_0 @[AllToAllPE.scala 555:17]
    io.bottom.out.bits.x_0 <= bottom_out.io.deq.bits.x_0 @[AllToAllPE.scala 555:17]
    io.bottom.out.bits.data <= bottom_out.io.deq.bits.data @[AllToAllPE.scala 555:17]
    io.bottom.out.valid <= bottom_out.io.deq.valid @[AllToAllPE.scala 555:17]
    bottom_out.io.deq.ready <= io.bottom.out.ready @[AllToAllPE.scala 555:17]
    left_out_arbiter.io.in[0].valid <= left_mux.io.out_valid @[AllToAllPE.scala 563:35]
    left_out_arbiter.io.in[0].bits.y_dest <= left_mux.io.out_val.bits.y_dest @[AllToAllPE.scala 564:34]
    left_out_arbiter.io.in[0].bits.x_dest <= left_mux.io.out_val.bits.x_dest @[AllToAllPE.scala 564:34]
    left_out_arbiter.io.in[0].bits.y_0 <= left_mux.io.out_val.bits.y_0 @[AllToAllPE.scala 564:34]
    left_out_arbiter.io.in[0].bits.x_0 <= left_mux.io.out_val.bits.x_0 @[AllToAllPE.scala 564:34]
    left_out_arbiter.io.in[0].bits.data <= left_mux.io.out_val.bits.data @[AllToAllPE.scala 564:34]
    left_out_arbiter.io.in[1].bits.y_dest <= right_in.io.deq.bits.y_dest @[AllToAllPE.scala 565:34]
    left_out_arbiter.io.in[1].bits.x_dest <= right_in.io.deq.bits.x_dest @[AllToAllPE.scala 565:34]
    left_out_arbiter.io.in[1].bits.y_0 <= right_in.io.deq.bits.y_0 @[AllToAllPE.scala 565:34]
    left_out_arbiter.io.in[1].bits.x_0 <= right_in.io.deq.bits.x_0 @[AllToAllPE.scala 565:34]
    left_out_arbiter.io.in[1].bits.data <= right_in.io.deq.bits.data @[AllToAllPE.scala 565:34]
    node _T_123 = and(right_dispatcher.io.left, right_in.io.deq.valid) @[AllToAllPE.scala 566:63]
    left_out_arbiter.io.in[1].valid <= _T_123 @[AllToAllPE.scala 566:35]
    left_out_arbiter.io.in[2].bits.y_dest <= up_in.io.deq.bits.y_dest @[AllToAllPE.scala 567:34]
    left_out_arbiter.io.in[2].bits.x_dest <= up_in.io.deq.bits.x_dest @[AllToAllPE.scala 567:34]
    left_out_arbiter.io.in[2].bits.y_0 <= up_in.io.deq.bits.y_0 @[AllToAllPE.scala 567:34]
    left_out_arbiter.io.in[2].bits.x_0 <= up_in.io.deq.bits.x_0 @[AllToAllPE.scala 567:34]
    left_out_arbiter.io.in[2].bits.data <= up_in.io.deq.bits.data @[AllToAllPE.scala 567:34]
    node _T_124 = and(up_dispatcher.io.left, up_in.io.deq.valid) @[AllToAllPE.scala 568:60]
    left_out_arbiter.io.in[2].valid <= _T_124 @[AllToAllPE.scala 568:35]
    left_out_arbiter.io.in[3].bits.y_dest <= bottom_in.io.deq.bits.y_dest @[AllToAllPE.scala 569:34]
    left_out_arbiter.io.in[3].bits.x_dest <= bottom_in.io.deq.bits.x_dest @[AllToAllPE.scala 569:34]
    left_out_arbiter.io.in[3].bits.y_0 <= bottom_in.io.deq.bits.y_0 @[AllToAllPE.scala 569:34]
    left_out_arbiter.io.in[3].bits.x_0 <= bottom_in.io.deq.bits.x_0 @[AllToAllPE.scala 569:34]
    left_out_arbiter.io.in[3].bits.data <= bottom_in.io.deq.bits.data @[AllToAllPE.scala 569:34]
    node _T_125 = and(bottom_dispatcher.io.left, bottom_in.io.deq.valid) @[AllToAllPE.scala 570:64]
    left_out_arbiter.io.in[3].valid <= _T_125 @[AllToAllPE.scala 570:35]
    right_out_arbiter.io.in[0].valid <= right_mux.io.out_valid @[AllToAllPE.scala 573:36]
    right_out_arbiter.io.in[0].bits.y_dest <= right_mux.io.out_val.bits.y_dest @[AllToAllPE.scala 574:35]
    right_out_arbiter.io.in[0].bits.x_dest <= right_mux.io.out_val.bits.x_dest @[AllToAllPE.scala 574:35]
    right_out_arbiter.io.in[0].bits.y_0 <= right_mux.io.out_val.bits.y_0 @[AllToAllPE.scala 574:35]
    right_out_arbiter.io.in[0].bits.x_0 <= right_mux.io.out_val.bits.x_0 @[AllToAllPE.scala 574:35]
    right_out_arbiter.io.in[0].bits.data <= right_mux.io.out_val.bits.data @[AllToAllPE.scala 574:35]
    right_out_arbiter.io.in[1].bits.y_dest <= left_in.io.deq.bits.y_dest @[AllToAllPE.scala 575:35]
    right_out_arbiter.io.in[1].bits.x_dest <= left_in.io.deq.bits.x_dest @[AllToAllPE.scala 575:35]
    right_out_arbiter.io.in[1].bits.y_0 <= left_in.io.deq.bits.y_0 @[AllToAllPE.scala 575:35]
    right_out_arbiter.io.in[1].bits.x_0 <= left_in.io.deq.bits.x_0 @[AllToAllPE.scala 575:35]
    right_out_arbiter.io.in[1].bits.data <= left_in.io.deq.bits.data @[AllToAllPE.scala 575:35]
    node _T_126 = and(left_dispatcher.io.right, left_in.io.deq.valid) @[AllToAllPE.scala 576:64]
    right_out_arbiter.io.in[1].valid <= _T_126 @[AllToAllPE.scala 576:36]
    right_out_arbiter.io.in[2].bits.y_dest <= up_in.io.deq.bits.y_dest @[AllToAllPE.scala 577:35]
    right_out_arbiter.io.in[2].bits.x_dest <= up_in.io.deq.bits.x_dest @[AllToAllPE.scala 577:35]
    right_out_arbiter.io.in[2].bits.y_0 <= up_in.io.deq.bits.y_0 @[AllToAllPE.scala 577:35]
    right_out_arbiter.io.in[2].bits.x_0 <= up_in.io.deq.bits.x_0 @[AllToAllPE.scala 577:35]
    right_out_arbiter.io.in[2].bits.data <= up_in.io.deq.bits.data @[AllToAllPE.scala 577:35]
    node _T_127 = and(up_dispatcher.io.right, up_in.io.deq.valid) @[AllToAllPE.scala 578:62]
    right_out_arbiter.io.in[2].valid <= _T_127 @[AllToAllPE.scala 578:36]
    right_out_arbiter.io.in[3].bits.y_dest <= bottom_in.io.deq.bits.y_dest @[AllToAllPE.scala 579:35]
    right_out_arbiter.io.in[3].bits.x_dest <= bottom_in.io.deq.bits.x_dest @[AllToAllPE.scala 579:35]
    right_out_arbiter.io.in[3].bits.y_0 <= bottom_in.io.deq.bits.y_0 @[AllToAllPE.scala 579:35]
    right_out_arbiter.io.in[3].bits.x_0 <= bottom_in.io.deq.bits.x_0 @[AllToAllPE.scala 579:35]
    right_out_arbiter.io.in[3].bits.data <= bottom_in.io.deq.bits.data @[AllToAllPE.scala 579:35]
    node _T_128 = and(bottom_dispatcher.io.right, bottom_in.io.deq.valid) @[AllToAllPE.scala 580:66]
    right_out_arbiter.io.in[3].valid <= _T_128 @[AllToAllPE.scala 580:36]
    up_out_arbiter.io.in[0].valid <= up_mux.io.out_valid @[AllToAllPE.scala 583:33]
    up_out_arbiter.io.in[0].bits.y_dest <= up_mux.io.out_val.bits.y_dest @[AllToAllPE.scala 584:32]
    up_out_arbiter.io.in[0].bits.x_dest <= up_mux.io.out_val.bits.x_dest @[AllToAllPE.scala 584:32]
    up_out_arbiter.io.in[0].bits.y_0 <= up_mux.io.out_val.bits.y_0 @[AllToAllPE.scala 584:32]
    up_out_arbiter.io.in[0].bits.x_0 <= up_mux.io.out_val.bits.x_0 @[AllToAllPE.scala 584:32]
    up_out_arbiter.io.in[0].bits.data <= up_mux.io.out_val.bits.data @[AllToAllPE.scala 584:32]
    up_out_arbiter.io.in[1].bits.y_dest <= left_in.io.deq.bits.y_dest @[AllToAllPE.scala 585:32]
    up_out_arbiter.io.in[1].bits.x_dest <= left_in.io.deq.bits.x_dest @[AllToAllPE.scala 585:32]
    up_out_arbiter.io.in[1].bits.y_0 <= left_in.io.deq.bits.y_0 @[AllToAllPE.scala 585:32]
    up_out_arbiter.io.in[1].bits.x_0 <= left_in.io.deq.bits.x_0 @[AllToAllPE.scala 585:32]
    up_out_arbiter.io.in[1].bits.data <= left_in.io.deq.bits.data @[AllToAllPE.scala 585:32]
    node _T_129 = and(left_dispatcher.io.up, left_in.io.deq.valid) @[AllToAllPE.scala 586:58]
    up_out_arbiter.io.in[1].valid <= _T_129 @[AllToAllPE.scala 586:33]
    up_out_arbiter.io.in[2].bits.y_dest <= right_in.io.deq.bits.y_dest @[AllToAllPE.scala 587:32]
    up_out_arbiter.io.in[2].bits.x_dest <= right_in.io.deq.bits.x_dest @[AllToAllPE.scala 587:32]
    up_out_arbiter.io.in[2].bits.y_0 <= right_in.io.deq.bits.y_0 @[AllToAllPE.scala 587:32]
    up_out_arbiter.io.in[2].bits.x_0 <= right_in.io.deq.bits.x_0 @[AllToAllPE.scala 587:32]
    up_out_arbiter.io.in[2].bits.data <= right_in.io.deq.bits.data @[AllToAllPE.scala 587:32]
    node _T_130 = and(right_dispatcher.io.up, right_in.io.deq.valid) @[AllToAllPE.scala 588:59]
    up_out_arbiter.io.in[2].valid <= _T_130 @[AllToAllPE.scala 588:33]
    up_out_arbiter.io.in[3].bits.y_dest <= bottom_in.io.deq.bits.y_dest @[AllToAllPE.scala 589:32]
    up_out_arbiter.io.in[3].bits.x_dest <= bottom_in.io.deq.bits.x_dest @[AllToAllPE.scala 589:32]
    up_out_arbiter.io.in[3].bits.y_0 <= bottom_in.io.deq.bits.y_0 @[AllToAllPE.scala 589:32]
    up_out_arbiter.io.in[3].bits.x_0 <= bottom_in.io.deq.bits.x_0 @[AllToAllPE.scala 589:32]
    up_out_arbiter.io.in[3].bits.data <= bottom_in.io.deq.bits.data @[AllToAllPE.scala 589:32]
    node _T_131 = and(bottom_dispatcher.io.up, bottom_in.io.deq.valid) @[AllToAllPE.scala 590:60]
    up_out_arbiter.io.in[3].valid <= _T_131 @[AllToAllPE.scala 590:33]
    bottom_out_arbiter.io.in[0].valid <= bottom_mux.io.out_valid @[AllToAllPE.scala 593:37]
    bottom_out_arbiter.io.in[0].bits.y_dest <= bottom_mux.io.out_val.bits.y_dest @[AllToAllPE.scala 594:36]
    bottom_out_arbiter.io.in[0].bits.x_dest <= bottom_mux.io.out_val.bits.x_dest @[AllToAllPE.scala 594:36]
    bottom_out_arbiter.io.in[0].bits.y_0 <= bottom_mux.io.out_val.bits.y_0 @[AllToAllPE.scala 594:36]
    bottom_out_arbiter.io.in[0].bits.x_0 <= bottom_mux.io.out_val.bits.x_0 @[AllToAllPE.scala 594:36]
    bottom_out_arbiter.io.in[0].bits.data <= bottom_mux.io.out_val.bits.data @[AllToAllPE.scala 594:36]
    bottom_out_arbiter.io.in[1].bits.y_dest <= left_in.io.deq.bits.y_dest @[AllToAllPE.scala 595:36]
    bottom_out_arbiter.io.in[1].bits.x_dest <= left_in.io.deq.bits.x_dest @[AllToAllPE.scala 595:36]
    bottom_out_arbiter.io.in[1].bits.y_0 <= left_in.io.deq.bits.y_0 @[AllToAllPE.scala 595:36]
    bottom_out_arbiter.io.in[1].bits.x_0 <= left_in.io.deq.bits.x_0 @[AllToAllPE.scala 595:36]
    bottom_out_arbiter.io.in[1].bits.data <= left_in.io.deq.bits.data @[AllToAllPE.scala 595:36]
    node _T_132 = and(left_dispatcher.io.bottom, left_in.io.deq.valid) @[AllToAllPE.scala 596:66]
    bottom_out_arbiter.io.in[1].valid <= _T_132 @[AllToAllPE.scala 596:37]
    bottom_out_arbiter.io.in[2].bits.y_dest <= right_in.io.deq.bits.y_dest @[AllToAllPE.scala 597:36]
    bottom_out_arbiter.io.in[2].bits.x_dest <= right_in.io.deq.bits.x_dest @[AllToAllPE.scala 597:36]
    bottom_out_arbiter.io.in[2].bits.y_0 <= right_in.io.deq.bits.y_0 @[AllToAllPE.scala 597:36]
    bottom_out_arbiter.io.in[2].bits.x_0 <= right_in.io.deq.bits.x_0 @[AllToAllPE.scala 597:36]
    bottom_out_arbiter.io.in[2].bits.data <= right_in.io.deq.bits.data @[AllToAllPE.scala 597:36]
    node _T_133 = and(right_dispatcher.io.bottom, right_in.io.deq.valid) @[AllToAllPE.scala 598:67]
    bottom_out_arbiter.io.in[2].valid <= _T_133 @[AllToAllPE.scala 598:37]
    bottom_out_arbiter.io.in[3].bits.y_dest <= up_in.io.deq.bits.y_dest @[AllToAllPE.scala 599:36]
    bottom_out_arbiter.io.in[3].bits.x_dest <= up_in.io.deq.bits.x_dest @[AllToAllPE.scala 599:36]
    bottom_out_arbiter.io.in[3].bits.y_0 <= up_in.io.deq.bits.y_0 @[AllToAllPE.scala 599:36]
    bottom_out_arbiter.io.in[3].bits.x_0 <= up_in.io.deq.bits.x_0 @[AllToAllPE.scala 599:36]
    bottom_out_arbiter.io.in[3].bits.data <= up_in.io.deq.bits.data @[AllToAllPE.scala 599:36]
    node _T_134 = and(bottom_dispatcher.io.bottom, bottom_in.io.deq.valid) @[AllToAllPE.scala 600:68]
    bottom_out_arbiter.io.in[3].valid <= _T_134 @[AllToAllPE.scala 600:37]
    node _q_io_deq_ready_T = eq(right_out_arbiter.io.chosen, UInt<1>("h1")) @[AllToAllPE.scala 606:76]
    node _q_io_deq_ready_T_1 = and(left_dispatcher.io.right, _q_io_deq_ready_T) @[AllToAllPE.scala 606:45]
    node _q_io_deq_ready_T_2 = and(_q_io_deq_ready_T_1, right_out_arbiter.io.in[1].ready) @[AllToAllPE.scala 606:84]
    node _q_io_deq_ready_T_3 = or(left_dispatcher.io.this_PE, _q_io_deq_ready_T_2) @[AllToAllPE.scala 605:47]
    node _q_io_deq_ready_T_4 = eq(up_out_arbiter.io.chosen, UInt<1>("h1")) @[AllToAllPE.scala 607:70]
    node _q_io_deq_ready_T_5 = and(left_dispatcher.io.up, _q_io_deq_ready_T_4) @[AllToAllPE.scala 607:42]
    node _q_io_deq_ready_T_6 = and(_q_io_deq_ready_T_5, up_out_arbiter.io.in[1].ready) @[AllToAllPE.scala 607:78]
    node _q_io_deq_ready_T_7 = or(_q_io_deq_ready_T_3, _q_io_deq_ready_T_6) @[AllToAllPE.scala 606:121]
    node _q_io_deq_ready_T_8 = eq(bottom_out_arbiter.io.chosen, UInt<1>("h1")) @[AllToAllPE.scala 608:78]
    node _q_io_deq_ready_T_9 = and(left_dispatcher.io.bottom, _q_io_deq_ready_T_8) @[AllToAllPE.scala 608:46]
    node _q_io_deq_ready_T_10 = and(_q_io_deq_ready_T_9, bottom_out_arbiter.io.in[1].ready) @[AllToAllPE.scala 608:86]
    node _q_io_deq_ready_T_11 = or(_q_io_deq_ready_T_7, _q_io_deq_ready_T_10) @[AllToAllPE.scala 607:112]
    left_in.io.deq.ready <= _q_io_deq_ready_T_11 @[AllToAllPE.scala 605:17]
    node _q_io_deq_ready_T_12 = eq(left_out_arbiter.io.chosen, UInt<1>("h1")) @[AllToAllPE.scala 611:75]
    node _q_io_deq_ready_T_13 = and(right_dispatcher.io.left, _q_io_deq_ready_T_12) @[AllToAllPE.scala 611:45]
    node _q_io_deq_ready_T_14 = and(_q_io_deq_ready_T_13, left_out_arbiter.io.in[1].ready) @[AllToAllPE.scala 611:83]
    node _q_io_deq_ready_T_15 = or(right_dispatcher.io.this_PE, _q_io_deq_ready_T_14) @[AllToAllPE.scala 610:49]
    node _q_io_deq_ready_T_16 = eq(up_out_arbiter.io.chosen, UInt<2>("h2")) @[AllToAllPE.scala 612:71]
    node _q_io_deq_ready_T_17 = and(right_dispatcher.io.up, _q_io_deq_ready_T_16) @[AllToAllPE.scala 612:43]
    node _q_io_deq_ready_T_18 = and(_q_io_deq_ready_T_17, up_out_arbiter.io.in[2].ready) @[AllToAllPE.scala 612:79]
    node _q_io_deq_ready_T_19 = or(_q_io_deq_ready_T_15, _q_io_deq_ready_T_18) @[AllToAllPE.scala 611:119]
    node _q_io_deq_ready_T_20 = eq(bottom_out_arbiter.io.chosen, UInt<2>("h2")) @[AllToAllPE.scala 613:79]
    node _q_io_deq_ready_T_21 = and(right_dispatcher.io.bottom, _q_io_deq_ready_T_20) @[AllToAllPE.scala 613:47]
    node _q_io_deq_ready_T_22 = and(_q_io_deq_ready_T_21, bottom_out_arbiter.io.in[2].ready) @[AllToAllPE.scala 613:87]
    node _q_io_deq_ready_T_23 = or(_q_io_deq_ready_T_19, _q_io_deq_ready_T_22) @[AllToAllPE.scala 612:113]
    right_in.io.deq.ready <= _q_io_deq_ready_T_23 @[AllToAllPE.scala 610:18]
    node _q_io_deq_ready_T_24 = eq(left_out_arbiter.io.chosen, UInt<2>("h2")) @[AllToAllPE.scala 616:72]
    node _q_io_deq_ready_T_25 = and(up_dispatcher.io.left, _q_io_deq_ready_T_24) @[AllToAllPE.scala 616:42]
    node _q_io_deq_ready_T_26 = and(_q_io_deq_ready_T_25, left_out_arbiter.io.in[2].ready) @[AllToAllPE.scala 616:80]
    node _q_io_deq_ready_T_27 = or(up_dispatcher.io.this_PE, _q_io_deq_ready_T_26) @[AllToAllPE.scala 615:43]
    node _q_io_deq_ready_T_28 = eq(right_out_arbiter.io.chosen, UInt<2>("h2")) @[AllToAllPE.scala 617:74]
    node _q_io_deq_ready_T_29 = and(up_dispatcher.io.right, _q_io_deq_ready_T_28) @[AllToAllPE.scala 617:43]
    node _q_io_deq_ready_T_30 = and(_q_io_deq_ready_T_29, right_out_arbiter.io.in[2].ready) @[AllToAllPE.scala 617:82]
    node _q_io_deq_ready_T_31 = or(_q_io_deq_ready_T_27, _q_io_deq_ready_T_30) @[AllToAllPE.scala 616:116]
    node _q_io_deq_ready_T_32 = eq(bottom_out_arbiter.io.chosen, UInt<2>("h3")) @[AllToAllPE.scala 618:76]
    node _q_io_deq_ready_T_33 = and(up_dispatcher.io.bottom, _q_io_deq_ready_T_32) @[AllToAllPE.scala 618:44]
    node _q_io_deq_ready_T_34 = and(_q_io_deq_ready_T_33, bottom_out_arbiter.io.in[3].ready) @[AllToAllPE.scala 618:84]
    node _q_io_deq_ready_T_35 = or(_q_io_deq_ready_T_31, _q_io_deq_ready_T_34) @[AllToAllPE.scala 617:119]
    up_in.io.deq.ready <= _q_io_deq_ready_T_35 @[AllToAllPE.scala 615:15]
    node _q_io_deq_ready_T_36 = eq(left_out_arbiter.io.chosen, UInt<2>("h3")) @[AllToAllPE.scala 621:76]
    node _q_io_deq_ready_T_37 = and(bottom_dispatcher.io.left, _q_io_deq_ready_T_36) @[AllToAllPE.scala 621:46]
    node _q_io_deq_ready_T_38 = and(_q_io_deq_ready_T_37, left_out_arbiter.io.in[3].ready) @[AllToAllPE.scala 621:84]
    node _q_io_deq_ready_T_39 = or(bottom_dispatcher.io.this_PE, _q_io_deq_ready_T_38) @[AllToAllPE.scala 620:51]
    node _q_io_deq_ready_T_40 = eq(right_out_arbiter.io.chosen, UInt<2>("h3")) @[AllToAllPE.scala 622:78]
    node _q_io_deq_ready_T_41 = and(bottom_dispatcher.io.right, _q_io_deq_ready_T_40) @[AllToAllPE.scala 622:47]
    node _q_io_deq_ready_T_42 = and(_q_io_deq_ready_T_41, right_out_arbiter.io.in[3].ready) @[AllToAllPE.scala 622:86]
    node _q_io_deq_ready_T_43 = or(_q_io_deq_ready_T_39, _q_io_deq_ready_T_42) @[AllToAllPE.scala 621:120]
    node _q_io_deq_ready_T_44 = eq(up_out_arbiter.io.chosen, UInt<2>("h3")) @[AllToAllPE.scala 623:72]
    node _q_io_deq_ready_T_45 = and(bottom_dispatcher.io.up, _q_io_deq_ready_T_44) @[AllToAllPE.scala 623:44]
    node _q_io_deq_ready_T_46 = and(_q_io_deq_ready_T_45, up_out_arbiter.io.in[3].ready) @[AllToAllPE.scala 623:80]
    node _q_io_deq_ready_T_47 = or(_q_io_deq_ready_T_43, _q_io_deq_ready_T_46) @[AllToAllPE.scala 622:123]
    bottom_in.io.deq.ready <= _q_io_deq_ready_T_47 @[AllToAllPE.scala 620:19]
    reg stateAction : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[AllToAllPE.scala 684:28]
    index_calcualtor.io.dim_N <= dim_N @[AllToAllPE.scala 686:29]
    node _T_135 = eq(stateAction, UInt<1>("h0")) @[AllToAllPE.scala 688:20]
    when _T_135 : @[AllToAllPE.scala 688:30]
      index_calcualtor.io.enable <= UInt<1>("h1") @[AllToAllPE.scala 690:32]
      index_calcualtor.io.reset <= UInt<1>("h1") @[AllToAllPE.scala 691:31]
      read_values_valid[0] <= UInt<1>("h0") @[AllToAllPE.scala 693:26]
      read_values_valid[1] <= UInt<1>("h0") @[AllToAllPE.scala 694:26]
      read_values_valid[2] <= UInt<1>("h0") @[AllToAllPE.scala 695:26]
      read_values_valid[3] <= UInt<1>("h0") @[AllToAllPE.scala 696:26]
      when start_AllToAll : @[AllToAllPE.scala 698:25]
        stateAction <= UInt<1>("h1") @[AllToAllPE.scala 699:19]
      else :
        stateAction <= UInt<1>("h0") @[AllToAllPE.scala 701:19]
    else :
      node _T_136 = eq(stateAction, UInt<1>("h1")) @[AllToAllPE.scala 703:26]
      when _T_136 : @[AllToAllPE.scala 703:38]
        index_calcualtor.io.reset <= UInt<1>("h0") @[AllToAllPE.scala 705:31]
        when do_read : @[AllToAllPE.scala 707:18]
          node _T_137 = eq(index_calcualtor.io.last_iteration, UInt<1>("h0")) @[AllToAllPE.scala 710:37]
          index_calcualtor.io.enable <= _T_137 @[AllToAllPE.scala 710:34]
          infer mport MPORT_6 = memPE[index_calcualtor.io.index0], clock @[AllToAllPE.scala 712:30]
          read_values[0] <= MPORT_6 @[AllToAllPE.scala 712:22]
          infer mport MPORT_7 = memPE[index_calcualtor.io.index1], clock @[AllToAllPE.scala 713:30]
          read_values[1] <= MPORT_7 @[AllToAllPE.scala 713:22]
          infer mport MPORT_8 = memPE[index_calcualtor.io.index2], clock @[AllToAllPE.scala 714:30]
          read_values[2] <= MPORT_8 @[AllToAllPE.scala 714:22]
          infer mport MPORT_9 = memPE[index_calcualtor.io.index3], clock @[AllToAllPE.scala 715:30]
          read_values[3] <= MPORT_9 @[AllToAllPE.scala 715:22]
          read_values_valid[0] <= index_calcualtor.io.valid0 @[AllToAllPE.scala 717:28]
          read_values_valid[1] <= index_calcualtor.io.valid1 @[AllToAllPE.scala 718:28]
          read_values_valid[2] <= index_calcualtor.io.valid2 @[AllToAllPE.scala 719:28]
          read_values_valid[3] <= index_calcualtor.io.valid3 @[AllToAllPE.scala 720:28]
          read_x_dest[0] <= index_calcualtor.io.x_dest_0 @[AllToAllPE.scala 722:22]
          read_x_dest[1] <= index_calcualtor.io.x_dest_1 @[AllToAllPE.scala 723:22]
          read_x_dest[2] <= index_calcualtor.io.x_dest_2 @[AllToAllPE.scala 724:22]
          read_x_dest[3] <= index_calcualtor.io.x_dest_3 @[AllToAllPE.scala 725:22]
          read_y_dest[0] <= index_calcualtor.io.y_dest_0 @[AllToAllPE.scala 727:22]
          read_y_dest[1] <= index_calcualtor.io.y_dest_1 @[AllToAllPE.scala 728:22]
          read_y_dest[2] <= index_calcualtor.io.y_dest_2 @[AllToAllPE.scala 729:22]
          read_y_dest[3] <= index_calcualtor.io.y_dest_3 @[AllToAllPE.scala 730:22]
        else :
          index_calcualtor.io.enable <= UInt<1>("h0") @[AllToAllPE.scala 734:34]
          node _T_138 = eq(left_mux.io.out_val.selected, UInt<1>("h1")) @[AllToAllPE.scala 736:62]
          node _T_139 = eq(left_out_arbiter.io.chosen, UInt<1>("h0")) @[AllToAllPE.scala 736:106]
          node _T_140 = and(_T_138, _T_139) @[AllToAllPE.scala 736:76]
          node _T_141 = and(_T_140, left_out_arbiter.io.in[0].ready) @[AllToAllPE.scala 736:114]
          node _T_142 = eq(right_mux.io.out_val.selected, UInt<1>("h1")) @[AllToAllPE.scala 737:63]
          node _T_143 = eq(right_out_arbiter.io.chosen, UInt<1>("h0")) @[AllToAllPE.scala 737:108]
          node _T_144 = and(_T_142, _T_143) @[AllToAllPE.scala 737:77]
          node _T_145 = and(_T_144, right_out_arbiter.io.in[0].ready) @[AllToAllPE.scala 737:116]
          node _T_146 = or(_T_141, _T_145) @[AllToAllPE.scala 736:149]
          node _T_147 = eq(up_mux.io.out_val.selected, UInt<1>("h1")) @[AllToAllPE.scala 738:60]
          node _T_148 = eq(up_out_arbiter.io.chosen, UInt<1>("h0")) @[AllToAllPE.scala 738:102]
          node _T_149 = and(_T_147, _T_148) @[AllToAllPE.scala 738:74]
          node _T_150 = and(_T_149, up_out_arbiter.io.in[0].ready) @[AllToAllPE.scala 738:110]
          node _T_151 = or(_T_146, _T_150) @[AllToAllPE.scala 737:152]
          node _T_152 = eq(bottom_mux.io.out_val.selected, UInt<1>("h1")) @[AllToAllPE.scala 739:64]
          node _T_153 = eq(bottom_out_arbiter.io.chosen, UInt<1>("h0")) @[AllToAllPE.scala 739:110]
          node _T_154 = and(_T_152, _T_153) @[AllToAllPE.scala 739:78]
          node _T_155 = and(_T_154, bottom_out_arbiter.io.in[0].ready) @[AllToAllPE.scala 739:118]
          node _T_156 = or(_T_151, _T_155) @[AllToAllPE.scala 738:143]
          node _T_157 = or(_T_156, this_PE_generation_0) @[AllToAllPE.scala 739:155]
          node _T_158 = eq(_T_157, UInt<1>("h0")) @[AllToAllPE.scala 736:31]
          read_values_valid[0] <= _T_158 @[AllToAllPE.scala 736:28]
          node _T_159 = eq(left_mux.io.out_val.selected, UInt<2>("h2")) @[AllToAllPE.scala 742:62]
          node _T_160 = eq(left_out_arbiter.io.chosen, UInt<1>("h0")) @[AllToAllPE.scala 742:106]
          node _T_161 = and(_T_159, _T_160) @[AllToAllPE.scala 742:76]
          node _T_162 = and(_T_161, left_out_arbiter.io.in[0].ready) @[AllToAllPE.scala 742:114]
          node _T_163 = eq(right_mux.io.out_val.selected, UInt<2>("h2")) @[AllToAllPE.scala 743:63]
          node _T_164 = eq(right_out_arbiter.io.chosen, UInt<1>("h0")) @[AllToAllPE.scala 743:108]
          node _T_165 = and(_T_163, _T_164) @[AllToAllPE.scala 743:77]
          node _T_166 = and(_T_165, right_out_arbiter.io.in[0].ready) @[AllToAllPE.scala 743:116]
          node _T_167 = or(_T_162, _T_166) @[AllToAllPE.scala 742:148]
          node _T_168 = eq(up_mux.io.out_val.selected, UInt<2>("h2")) @[AllToAllPE.scala 744:60]
          node _T_169 = eq(up_out_arbiter.io.chosen, UInt<1>("h0")) @[AllToAllPE.scala 744:102]
          node _T_170 = and(_T_168, _T_169) @[AllToAllPE.scala 744:74]
          node _T_171 = and(_T_170, up_out_arbiter.io.in[0].ready) @[AllToAllPE.scala 744:110]
          node _T_172 = or(_T_167, _T_171) @[AllToAllPE.scala 743:152]
          node _T_173 = eq(bottom_mux.io.out_val.selected, UInt<2>("h2")) @[AllToAllPE.scala 745:64]
          node _T_174 = eq(bottom_out_arbiter.io.chosen, UInt<1>("h0")) @[AllToAllPE.scala 745:110]
          node _T_175 = and(_T_173, _T_174) @[AllToAllPE.scala 745:78]
          node _T_176 = and(_T_175, bottom_out_arbiter.io.in[0].ready) @[AllToAllPE.scala 745:118]
          node _T_177 = or(_T_172, _T_176) @[AllToAllPE.scala 744:143]
          node _T_178 = or(_T_177, this_PE_generation_1) @[AllToAllPE.scala 745:155]
          node _T_179 = eq(_T_178, UInt<1>("h0")) @[AllToAllPE.scala 742:31]
          read_values_valid[1] <= _T_179 @[AllToAllPE.scala 742:28]
          node _T_180 = eq(left_mux.io.out_val.selected, UInt<3>("h4")) @[AllToAllPE.scala 748:62]
          node _T_181 = eq(left_out_arbiter.io.chosen, UInt<1>("h0")) @[AllToAllPE.scala 748:106]
          node _T_182 = and(_T_180, _T_181) @[AllToAllPE.scala 748:76]
          node _T_183 = and(_T_182, left_out_arbiter.io.in[0].ready) @[AllToAllPE.scala 748:114]
          node _T_184 = eq(right_mux.io.out_val.selected, UInt<3>("h4")) @[AllToAllPE.scala 749:63]
          node _T_185 = eq(right_out_arbiter.io.chosen, UInt<1>("h0")) @[AllToAllPE.scala 749:108]
          node _T_186 = and(_T_184, _T_185) @[AllToAllPE.scala 749:77]
          node _T_187 = and(_T_186, right_out_arbiter.io.in[0].ready) @[AllToAllPE.scala 749:116]
          node _T_188 = or(_T_183, _T_187) @[AllToAllPE.scala 748:149]
          node _T_189 = eq(up_mux.io.out_val.selected, UInt<3>("h4")) @[AllToAllPE.scala 750:60]
          node _T_190 = eq(up_out_arbiter.io.chosen, UInt<1>("h0")) @[AllToAllPE.scala 750:102]
          node _T_191 = and(_T_189, _T_190) @[AllToAllPE.scala 750:74]
          node _T_192 = and(_T_191, up_out_arbiter.io.in[0].ready) @[AllToAllPE.scala 750:110]
          node _T_193 = or(_T_188, _T_192) @[AllToAllPE.scala 749:152]
          node _T_194 = eq(bottom_mux.io.out_val.selected, UInt<3>("h4")) @[AllToAllPE.scala 751:64]
          node _T_195 = eq(bottom_out_arbiter.io.chosen, UInt<1>("h0")) @[AllToAllPE.scala 751:110]
          node _T_196 = and(_T_194, _T_195) @[AllToAllPE.scala 751:78]
          node _T_197 = and(_T_196, bottom_out_arbiter.io.in[0].ready) @[AllToAllPE.scala 751:118]
          node _T_198 = or(_T_193, _T_197) @[AllToAllPE.scala 750:143]
          node _T_199 = or(_T_198, this_PE_generation_2) @[AllToAllPE.scala 751:155]
          node _T_200 = eq(_T_199, UInt<1>("h0")) @[AllToAllPE.scala 748:31]
          read_values_valid[2] <= _T_200 @[AllToAllPE.scala 748:28]
          node _T_201 = eq(left_mux.io.out_val.selected, UInt<4>("h8")) @[AllToAllPE.scala 754:62]
          node _T_202 = eq(left_out_arbiter.io.chosen, UInt<1>("h0")) @[AllToAllPE.scala 754:106]
          node _T_203 = and(_T_201, _T_202) @[AllToAllPE.scala 754:76]
          node _T_204 = and(_T_203, left_out_arbiter.io.in[0].ready) @[AllToAllPE.scala 754:114]
          node _T_205 = eq(right_mux.io.out_val.selected, UInt<4>("h8")) @[AllToAllPE.scala 755:63]
          node _T_206 = eq(right_out_arbiter.io.chosen, UInt<1>("h0")) @[AllToAllPE.scala 755:108]
          node _T_207 = and(_T_205, _T_206) @[AllToAllPE.scala 755:77]
          node _T_208 = and(_T_207, right_out_arbiter.io.in[0].ready) @[AllToAllPE.scala 755:116]
          node _T_209 = or(_T_204, _T_208) @[AllToAllPE.scala 754:149]
          node _T_210 = eq(up_mux.io.out_val.selected, UInt<4>("h8")) @[AllToAllPE.scala 756:60]
          node _T_211 = eq(up_out_arbiter.io.chosen, UInt<1>("h0")) @[AllToAllPE.scala 756:102]
          node _T_212 = and(_T_210, _T_211) @[AllToAllPE.scala 756:74]
          node _T_213 = and(_T_212, up_out_arbiter.io.in[0].ready) @[AllToAllPE.scala 756:110]
          node _T_214 = or(_T_209, _T_213) @[AllToAllPE.scala 755:152]
          node _T_215 = eq(bottom_mux.io.out_val.selected, UInt<4>("h8")) @[AllToAllPE.scala 757:64]
          node _T_216 = eq(bottom_out_arbiter.io.chosen, UInt<1>("h0")) @[AllToAllPE.scala 757:110]
          node _T_217 = and(_T_215, _T_216) @[AllToAllPE.scala 757:78]
          node _T_218 = and(_T_217, bottom_out_arbiter.io.in[0].ready) @[AllToAllPE.scala 757:118]
          node _T_219 = or(_T_214, _T_218) @[AllToAllPE.scala 756:143]
          node _T_220 = or(_T_219, this_PE_generation_3) @[AllToAllPE.scala 757:155]
          node _T_221 = eq(_T_220, UInt<1>("h0")) @[AllToAllPE.scala 754:31]
          read_values_valid[3] <= _T_221 @[AllToAllPE.scala 754:28]
          when this_PE_generation_0 : @[AllToAllPE.scala 760:33]
            node _T_222 = or(index_write_this_PE, UInt<10>("h0")) @[AllToAllPE.scala 761:14]
            node _T_223 = bits(_T_222, 9, 0) @[AllToAllPE.scala 761:14]
            infer mport MPORT_10 = memPE[_T_223], clock @[AllToAllPE.scala 761:14]
            MPORT_10 <= read_values[0] @[AllToAllPE.scala 761:36]
          when this_PE_generation_1 : @[AllToAllPE.scala 763:33]
            node _T_224 = or(index_write_this_PE, UInt<10>("h0")) @[AllToAllPE.scala 764:14]
            node _T_225 = bits(_T_224, 9, 0) @[AllToAllPE.scala 764:14]
            infer mport MPORT_11 = memPE[_T_225], clock @[AllToAllPE.scala 764:14]
            MPORT_11 <= read_values[1] @[AllToAllPE.scala 764:36]
          when this_PE_generation_2 : @[AllToAllPE.scala 766:33]
            node _T_226 = or(index_write_this_PE, UInt<10>("h0")) @[AllToAllPE.scala 767:14]
            node _T_227 = bits(_T_226, 9, 0) @[AllToAllPE.scala 767:14]
            infer mport MPORT_12 = memPE[_T_227], clock @[AllToAllPE.scala 767:14]
            MPORT_12 <= read_values[2] @[AllToAllPE.scala 767:36]
          when this_PE_generation_3 : @[AllToAllPE.scala 769:33]
            node _T_228 = or(index_write_this_PE, UInt<10>("h0")) @[AllToAllPE.scala 770:14]
            node _T_229 = bits(_T_228, 9, 0) @[AllToAllPE.scala 770:14]
            infer mport MPORT_13 = memPE[_T_229], clock @[AllToAllPE.scala 770:14]
            MPORT_13 <= read_values[3] @[AllToAllPE.scala 770:36]
        node _T_230 = and(index_calcualtor.io.last_iteration, do_read) @[AllToAllPE.scala 776:45]
        when _T_230 : @[AllToAllPE.scala 776:56]
          stateAction <= UInt<1>("h0") @[AllToAllPE.scala 777:19]
        else :
          stateAction <= UInt<1>("h1") @[AllToAllPE.scala 779:19]
      else :
        index_calcualtor.io.enable <= UInt<1>("h1") @[AllToAllPE.scala 784:32]
        index_calcualtor.io.reset <= UInt<1>("h1") @[AllToAllPE.scala 785:31]

