// Seed: 424709458
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input supply1 id_2
);
  parameter id_4 = 1;
  assign module_1.id_23 = 0;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    output wor id_2,
    input wire id_3
    , id_30,
    input wor id_4,
    input tri id_5,
    output tri id_6,
    input supply1 id_7,
    output supply1 id_8,
    input supply1 id_9,
    input tri0 id_10,
    input supply1 id_11,
    input uwire id_12,
    input wand id_13,
    output logic id_14,
    output uwire id_15,
    input tri0 id_16,
    input supply1 id_17,
    output tri id_18
    , id_31,
    output wor id_19,
    output supply0 id_20,
    output logic id_21,
    output supply0 id_22,
    input supply0 id_23,
    output tri0 id_24,
    input tri0 id_25,
    input uwire id_26,
    input wire id_27,
    inout uwire id_28
);
  always assign id_21 = -1;
  wire id_32 = id_1;
  always @(-1);
  uwire [1 : -1] id_33 = 1'b0;
  assign id_30 = 1'b0;
  wor id_34 = -1'b0;
  assign id_19 = -1;
  initial begin : LABEL_0
    id_21 <= (1);
    id_14 <= id_30;
  end
  module_0 modCall_1 (
      id_22,
      id_12,
      id_26
  );
  wire id_35 = id_5;
endmodule
