[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/DataAttrib/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 44
LIB: work
FILE f<10>:${SURELOG_DIR}/tests/DataAttrib/dut.sv
n<> u<43> t<Top_level_rule> c<1> l<1:1> el<8:1>
  n<> u<1> t<Null_rule> p<43> s<42> l<1:1> el<1:0>
  n<> u<42> t<Source_text> p<43> c<41> l<1:1> el<7:10>
    n<> u<41> t<Description> p<42> c<40> l<1:1> el<7:10>
      n<> u<40> t<Module_declaration> p<41> c<6> l<1:1> el<7:10>
        n<> u<6> t<Module_nonansi_header> p<40> c<2> s<25> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
          n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
            n<> u<4> t<Port> p<5> l<1:12> el<1:12>
        n<> u<25> t<Module_item> p<40> c<24> s<38> l<3:1> el<3:37>
          n<> u<24> t<Non_port_module_item> p<25> c<23> l<3:1> el<3:37>
            n<> u<23> t<Module_or_generate_item> p<24> c<10> l<3:1> el<3:37>
              n<> u<10> t<Attribute_instance> p<23> c<9> s<22> l<3:1> el<3:15>
                n<> u<9> t<Attr_spec> p<10> c<8> l<3:4> el<3:12>
                  n<> u<8> t<Attr_name> p<9> c<7> l<3:4> el<3:12>
                    n<preserve> u<7> t<StringConst> p<8> l<3:4> el<3:12>
              n<> u<22> t<Module_common_item> p<23> c<21> l<3:16> el<3:37>
                n<> u<21> t<Module_or_generate_item_declaration> p<22> c<20> l<3:16> el<3:37>
                  n<> u<20> t<Package_or_generate_item_declaration> p<21> c<19> l<3:16> el<3:37>
                    n<> u<19> t<Data_declaration> p<20> c<18> l<3:16> el<3:37>
                      n<> u<18> t<Variable_declaration> p<19> c<12> l<3:16> el<3:37>
                        n<> u<12> t<Data_type> p<18> c<11> s<17> l<3:16> el<3:19>
                          n<> u<11> t<IntVec_TypeReg> p<12> l<3:16> el<3:19>
                        n<> u<17> t<List_of_variable_decl_assignments> p<18> c<14> l<3:20> el<3:36>
                          n<> u<14> t<Variable_decl_assignment> p<17> c<13> s<16> l<3:20> el<3:27>
                            n<my_reg1> u<13> t<StringConst> p<14> l<3:20> el<3:27>
                          n<> u<16> t<Variable_decl_assignment> p<17> c<15> l<3:29> el<3:36>
                            n<my_reg2> u<15> t<StringConst> p<16> l<3:29> el<3:36>
        n<> u<38> t<Module_item> p<40> c<37> s<39> l<5:1> el<5:15>
          n<> u<37> t<Non_port_module_item> p<38> c<36> l<5:1> el<5:15>
            n<> u<36> t<Module_or_generate_item> p<37> c<35> l<5:1> el<5:15>
              n<> u<35> t<Module_common_item> p<36> c<34> l<5:1> el<5:15>
                n<> u<34> t<Module_or_generate_item_declaration> p<35> c<33> l<5:1> el<5:15>
                  n<> u<33> t<Package_or_generate_item_declaration> p<34> c<32> l<5:1> el<5:15>
                    n<> u<32> t<Data_declaration> p<33> c<31> l<5:1> el<5:15>
                      n<> u<31> t<Variable_declaration> p<32> c<27> l<5:1> el<5:15>
                        n<> u<27> t<Data_type> p<31> c<26> s<30> l<5:1> el<5:4>
                          n<> u<26> t<IntVec_TypeReg> p<27> l<5:1> el<5:4>
                        n<> u<30> t<List_of_variable_decl_assignments> p<31> c<29> l<5:5> el<5:14>
                          n<> u<29> t<Variable_decl_assignment> p<30> c<28> l<5:5> el<5:14>
                            n<no_attrib> u<28> t<StringConst> p<29> l<5:5> el<5:14>
        n<> u<39> t<ENDMODULE> p<40> l<7:1> el<7:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/DataAttrib/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/DataAttrib/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Attribute                                              1
Design                                                 1
LogicNet                                               3
LogicTypespec                                          3
Module                                                 1
RefTypespec                                            3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DataAttrib/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/DataAttrib/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/DataAttrib/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|uhdmallModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DataAttrib/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.my_reg1), line:3:20, endln:3:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DataAttrib/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.my_reg1)
      |vpiParent:
      \_LogicNet: (work@top.my_reg1), line:3:20, endln:3:27
      |vpiFullName:work@top.my_reg1
      |vpiActual:
      \_LogicTypespec: , line:3:16, endln:3:19
    |vpiName:my_reg1
    |vpiFullName:work@top.my_reg1
    |vpiNetType:48
  |vpiNet:
  \_LogicNet: (work@top.my_reg2), line:3:29, endln:3:36
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DataAttrib/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.my_reg2)
      |vpiParent:
      \_LogicNet: (work@top.my_reg2), line:3:29, endln:3:36
      |vpiFullName:work@top.my_reg2
      |vpiActual:
      \_LogicTypespec: , line:3:16, endln:3:19
    |vpiName:my_reg2
    |vpiFullName:work@top.my_reg2
    |vpiNetType:48
  |vpiNet:
  \_LogicNet: (work@top.no_attrib), line:5:5, endln:5:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DataAttrib/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.no_attrib)
      |vpiParent:
      \_LogicNet: (work@top.no_attrib), line:5:5, endln:5:14
      |vpiFullName:work@top.no_attrib
      |vpiActual:
      \_LogicTypespec: , line:5:1, endln:5:4
    |vpiName:no_attrib
    |vpiFullName:work@top.no_attrib
    |vpiNetType:48
\_weaklyReferenced:
\_LogicTypespec: , line:3:16, endln:3:19
\_LogicTypespec: , line:3:16, endln:3:19
\_LogicTypespec: , line:5:1, endln:5:4
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
