{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561675540386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561675540387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 18:45:40 2019 " "Processing started: Thu Jun 27 18:45:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561675540387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561675540387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off operation -c operation " "Command: quartus_map --read_settings_files=on --write_settings_files=off operation -c operation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561675540388 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561675541802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/signal_compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/signal_compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_compare-arq1 " "Found design unit 1: signal_compare-arq1" {  } { { "COMPONENTS/signal_compare.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/signal_compare.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561675542809 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_compare " "Found entity 1: signal_compare" {  } { { "COMPONENTS/signal_compare.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/signal_compare.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561675542809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561675542809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/op_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/op_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 op_controller-arq1 " "Found design unit 1: op_controller-arq1" {  } { { "COMPONENTS/op_controller.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/op_controller.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561675542816 ""} { "Info" "ISGN_ENTITY_NAME" "1 op_controller " "Found entity 1: op_controller" {  } { { "COMPONENTS/op_controller.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/op_controller.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561675542816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561675542816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux_select_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux_select_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_select_input-arq1 " "Found design unit 1: mux_select_input-arq1" {  } { { "COMPONENTS/mux_select_input.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/mux_select_input.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561675542826 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_select_input " "Found entity 1: mux_select_input" {  } { { "COMPONENTS/mux_select_input.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/mux_select_input.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561675542826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561675542826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "COMPONENTS/lpm_mux0.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/lpm_mux0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561675542838 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "COMPONENTS/lpm_mux0.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561675542838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561675542838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "COMPONENTS/lpm_counter0.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/lpm_counter0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561675542847 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "COMPONENTS/lpm_counter0.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561675542847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561675542847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/dsf_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/dsf_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dsf_timer-arch " "Found design unit 1: dsf_timer-arch" {  } { { "COMPONENTS/dsf_timer.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/dsf_timer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561675542858 ""} { "Info" "ISGN_ENTITY_NAME" "1 dsf_timer " "Found entity 1: dsf_timer" {  } { { "COMPONENTS/dsf_timer.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/dsf_timer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561675542858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561675542858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/dsf_shiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/dsf_shiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dsf_shiftregister-load_register " "Found design unit 1: dsf_shiftregister-load_register" {  } { { "COMPONENTS/dsf_shiftregister.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/dsf_shiftregister.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561675542866 ""} { "Info" "ISGN_ENTITY_NAME" "1 dsf_shiftregister " "Found entity 1: dsf_shiftregister" {  } { { "COMPONENTS/dsf_shiftregister.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/dsf_shiftregister.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561675542866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561675542866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/div_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/div_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_freq-arch " "Found design unit 1: div_freq-arch" {  } { { "COMPONENTS/div_freq.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/div_freq.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561675542879 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "COMPONENTS/div_freq.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/div_freq.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561675542879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561675542879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/demux_rotation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/demux_rotation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_rotation-arq1 " "Found design unit 1: demux_rotation-arq1" {  } { { "COMPONENTS/demux_rotation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/demux_rotation.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561675542889 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_rotation " "Found entity 1: demux_rotation" {  } { { "COMPONENTS/demux_rotation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/demux_rotation.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561675542889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561675542889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blackbox/operation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blackbox/operation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operation-bdf_type " "Found design unit 1: operation-bdf_type" {  } { { "BLACKBOX/operation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561675542896 ""} { "Info" "ISGN_ENTITY_NAME" "1 operation " "Found entity 1: operation" {  } { { "BLACKBOX/operation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561675542896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561675542896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "operation " "Elaborating entity \"operation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561675543123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_controller op_controller:b2v_inst " "Elaborating entity \"op_controller\" for hierarchy \"op_controller:b2v_inst\"" {  } { { "BLACKBOX/operation.vhd" "b2v_inst" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561675543131 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "speed_low op_controller.vhd(64) " "VHDL Signal Declaration warning at op_controller.vhd(64): used explicit default value for signal \"speed_low\" because signal was never assigned a value" {  } { { "COMPONENTS/op_controller.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/op_controller.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1561675543133 "|operation|op_controller:b2v_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "speed_high op_controller.vhd(65) " "VHDL Signal Declaration warning at op_controller.vhd(65): used explicit default value for signal \"speed_high\" because signal was never assigned a value" {  } { { "COMPONENTS/op_controller.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/op_controller.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1561675543133 "|operation|op_controller:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsf_timer dsf_timer:b2v_inst1 " "Elaborating entity \"dsf_timer\" for hierarchy \"dsf_timer:b2v_inst1\"" {  } { { "BLACKBOX/operation.vhd" "b2v_inst1" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561675543165 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buz_output dsf_timer.vhd(30) " "VHDL Process Statement warning at dsf_timer.vhd(30): signal \"buz_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COMPONENTS/dsf_timer.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/dsf_timer.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561675543167 "|operation|dsf_timer:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:b2v_inst10 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:b2v_inst10\"" {  } { { "BLACKBOX/operation.vhd" "b2v_inst10" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561675543172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:b2v_inst10\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:b2v_inst10\|lpm_counter:LPM_COUNTER_component\"" {  } { { "COMPONENTS/lpm_counter0.vhd" "LPM_COUNTER_component" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/lpm_counter0.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561675543396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:b2v_inst10\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:b2v_inst10\|lpm_counter:LPM_COUNTER_component\"" {  } { { "COMPONENTS/lpm_counter0.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/lpm_counter0.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561675543398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:b2v_inst10\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:b2v_inst10\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561675543399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561675543399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561675543399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561675543399 ""}  } { { "COMPONENTS/lpm_counter0.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/lpm_counter0.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1561675543399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5ei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5ei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5ei " "Found entity 1: cntr_5ei" {  } { { "db/cntr_5ei.tdf" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/db/cntr_5ei.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561675543550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561675543550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5ei lpm_counter0:b2v_inst10\|lpm_counter:LPM_COUNTER_component\|cntr_5ei:auto_generated " "Elaborating entity \"cntr_5ei\" for hierarchy \"lpm_counter0:b2v_inst10\|lpm_counter:LPM_COUNTER_component\|cntr_5ei:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "z:/users/caiotelles/desktop/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561675543554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsf_shiftregister dsf_shiftregister:b2v_inst2 " "Elaborating entity \"dsf_shiftregister\" for hierarchy \"dsf_shiftregister:b2v_inst2\"" {  } { { "BLACKBOX/operation.vhd" "b2v_inst2" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561675543564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_rotation demux_rotation:b2v_inst3 " "Elaborating entity \"demux_rotation\" for hierarchy \"demux_rotation:b2v_inst3\"" {  } { { "BLACKBOX/operation.vhd" "b2v_inst3" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561675543571 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in0 demux_rotation.vhd(21) " "VHDL Process Statement warning at demux_rotation.vhd(21): inferring latch(es) for signal or variable \"in0\", which holds its previous value in one or more paths through the process" {  } { { "COMPONENTS/demux_rotation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/demux_rotation.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561675543574 "|operation|demux_rotation:b2v_inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in1 demux_rotation.vhd(21) " "VHDL Process Statement warning at demux_rotation.vhd(21): inferring latch(es) for signal or variable \"in1\", which holds its previous value in one or more paths through the process" {  } { { "COMPONENTS/demux_rotation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/demux_rotation.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561675543574 "|operation|demux_rotation:b2v_inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led_in0 demux_rotation.vhd(21) " "VHDL Process Statement warning at demux_rotation.vhd(21): inferring latch(es) for signal or variable \"led_in0\", which holds its previous value in one or more paths through the process" {  } { { "COMPONENTS/demux_rotation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/demux_rotation.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561675543574 "|operation|demux_rotation:b2v_inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led_in1 demux_rotation.vhd(21) " "VHDL Process Statement warning at demux_rotation.vhd(21): inferring latch(es) for signal or variable \"led_in1\", which holds its previous value in one or more paths through the process" {  } { { "COMPONENTS/demux_rotation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/demux_rotation.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561675543574 "|operation|demux_rotation:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_in1 demux_rotation.vhd(21) " "Inferred latch for \"led_in1\" at demux_rotation.vhd(21)" {  } { { "COMPONENTS/demux_rotation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/demux_rotation.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561675543574 "|operation|demux_rotation:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_in0 demux_rotation.vhd(21) " "Inferred latch for \"led_in0\" at demux_rotation.vhd(21)" {  } { { "COMPONENTS/demux_rotation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/demux_rotation.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561675543574 "|operation|demux_rotation:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in1 demux_rotation.vhd(21) " "Inferred latch for \"in1\" at demux_rotation.vhd(21)" {  } { { "COMPONENTS/demux_rotation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/demux_rotation.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561675543574 "|operation|demux_rotation:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in0 demux_rotation.vhd(21) " "Inferred latch for \"in0\" at demux_rotation.vhd(21)" {  } { { "COMPONENTS/demux_rotation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/demux_rotation.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561675543574 "|operation|demux_rotation:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_compare signal_compare:b2v_inst4 " "Elaborating entity \"signal_compare\" for hierarchy \"signal_compare:b2v_inst4\"" {  } { { "BLACKBOX/operation.vhd" "b2v_inst4" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561675543579 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a signal_compare.vhd(21) " "VHDL Process Statement warning at signal_compare.vhd(21): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COMPONENTS/signal_compare.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/signal_compare.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561675543580 "|operation|signal_compare:b2v_inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b signal_compare.vhd(21) " "VHDL Process Statement warning at signal_compare.vhd(21): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COMPONENTS/signal_compare.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/signal_compare.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561675543580 "|operation|signal_compare:b2v_inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a signal_compare.vhd(24) " "VHDL Process Statement warning at signal_compare.vhd(24): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COMPONENTS/signal_compare.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/signal_compare.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561675543580 "|operation|signal_compare:b2v_inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b signal_compare.vhd(24) " "VHDL Process Statement warning at signal_compare.vhd(24): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "COMPONENTS/signal_compare.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/signal_compare.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561675543580 "|operation|signal_compare:b2v_inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led_ls signal_compare.vhd(16) " "VHDL Process Statement warning at signal_compare.vhd(16): inferring latch(es) for signal or variable \"led_ls\", which holds its previous value in one or more paths through the process" {  } { { "COMPONENTS/signal_compare.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/signal_compare.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561675543580 "|operation|signal_compare:b2v_inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ls signal_compare.vhd(16) " "VHDL Process Statement warning at signal_compare.vhd(16): inferring latch(es) for signal or variable \"ls\", which holds its previous value in one or more paths through the process" {  } { { "COMPONENTS/signal_compare.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/signal_compare.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561675543581 "|operation|signal_compare:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls signal_compare.vhd(16) " "Inferred latch for \"ls\" at signal_compare.vhd(16)" {  } { { "COMPONENTS/signal_compare.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/signal_compare.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561675543581 "|operation|signal_compare:b2v_inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_ls signal_compare.vhd(16) " "Inferred latch for \"led_ls\" at signal_compare.vhd(16)" {  } { { "COMPONENTS/signal_compare.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/signal_compare.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561675543581 "|operation|signal_compare:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq div_freq:b2v_inst5 " "Elaborating entity \"div_freq\" for hierarchy \"div_freq:b2v_inst5\"" {  } { { "BLACKBOX/operation.vhd" "b2v_inst5" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561675543597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:b2v_inst9 " "Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:b2v_inst9\"" {  } { { "BLACKBOX/operation.vhd" "b2v_inst9" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561675543606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_mux0:b2v_inst9\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_mux0:b2v_inst9\|LPM_MUX:LPM_MUX_component\"" {  } { { "COMPONENTS/lpm_mux0.vhd" "LPM_MUX_component" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/lpm_mux0.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561675543785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux0:b2v_inst9\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux0:b2v_inst9\|LPM_MUX:LPM_MUX_component\"" {  } { { "COMPONENTS/lpm_mux0.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/lpm_mux0.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561675543787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux0:b2v_inst9\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"lpm_mux0:b2v_inst9\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561675543787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561675543787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561675543787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561675543787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561675543787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561675543787 ""}  } { { "COMPONENTS/lpm_mux0.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/lpm_mux0.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1561675543787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_p7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p7e " "Found entity 1: mux_p7e" {  } { { "db/mux_p7e.tdf" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/db/mux_p7e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561675543972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561675543972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_p7e lpm_mux0:b2v_inst9\|LPM_MUX:LPM_MUX_component\|mux_p7e:auto_generated " "Elaborating entity \"mux_p7e\" for hierarchy \"lpm_mux0:b2v_inst9\|LPM_MUX:LPM_MUX_component\|mux_p7e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "z:/users/caiotelles/desktop/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561675543975 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1561675546005 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1561675547103 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561675547103 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1561675547320 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1561675547320 ""} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Implemented 124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1561675547320 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1561675547320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561675547366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 18:45:47 2019 " "Processing ended: Thu Jun 27 18:45:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561675547366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561675547366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561675547366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561675547366 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561675558631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561675558632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 18:45:57 2019 " "Processing started: Thu Jun 27 18:45:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561675558632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1561675558632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off operation -c operation " "Command: quartus_fit --read_settings_files=off --write_settings_files=off operation -c operation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1561675558633 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1561675558973 ""}
{ "Info" "0" "" "Project  = operation" {  } {  } 0 0 "Project  = operation" 0 0 "Fitter" 0 0 1561675558974 ""}
{ "Info" "0" "" "Revision = operation" {  } {  } 0 0 "Revision = operation" 0 0 "Fitter" 0 0 1561675558974 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1561675559148 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "operation EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design operation" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1561675559610 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1561675559810 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1561675559810 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1561675560294 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1561675560343 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1561675561195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1561675561195 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1561675561195 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1561675561195 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561675561199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561675561199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561675561199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561675561199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561675561199 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1561675561199 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1561675561200 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "duty_cycle " "Pin duty_cycle not assigned to an exact location on the device" {  } { { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" { duty_cycle } } } { "BLACKBOX/operation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 32 0 0 } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { duty_cycle } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561675561854 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1 " "Pin in1 not assigned to an exact location on the device" {  } { { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" { in1 } } } { "BLACKBOX/operation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 33 0 0 } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561675561854 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in0 " "Pin in0 not assigned to an exact location on the device" {  } { { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" { in0 } } } { "BLACKBOX/operation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 34 0 0 } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561675561854 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buzzer " "Pin buzzer not assigned to an exact location on the device" {  } { { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" { buzzer } } } { "BLACKBOX/operation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 35 0 0 } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { buzzer } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561675561854 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_door " "Pin led_door not assigned to an exact location on the device" {  } { { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" { led_door } } } { "BLACKBOX/operation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 36 0 0 } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_door } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561675561854 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "remote " "Pin remote not assigned to an exact location on the device" {  } { { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" { remote } } } { "BLACKBOX/operation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 27 0 0 } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { remote } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561675561854 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "local " "Pin local not assigned to an exact location on the device" {  } { { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" { local } } } { "BLACKBOX/operation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 28 0 0 } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { local } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561675561854 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable " "Pin enable not assigned to an exact location on the device" {  } { { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" { enable } } } { "BLACKBOX/operation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 31 0 0 } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561675561854 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "door " "Pin door not assigned to an exact location on the device" {  } { { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" { door } } } { "BLACKBOX/operation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 30 0 0 } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { door } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561675561854 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_fpga " "Pin clk_fpga not assigned to an exact location on the device" {  } { { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/pin_planner.ppl" { clk_fpga } } } { "BLACKBOX/operation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 29 0 0 } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fpga } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561675561854 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1561675561854 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1561675562193 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "operation.sdc " "Synopsys Design Constraints File file not found: 'operation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1561675562195 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1561675562197 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1561675562202 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1561675562203 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1561675562204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_fpga~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_fpga~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561675562236 ""}  } { { "BLACKBOX/operation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 29 0 0 } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fpga~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561675562236 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div_freq:b2v_inst5\|clk_30KHz  " "Automatically promoted node div_freq:b2v_inst5\|clk_30KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561675562236 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_freq:b2v_inst5\|clk_30KHz~0 " "Destination node div_freq:b2v_inst5\|clk_30KHz~0" {  } { { "COMPONENTS/div_freq.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/div_freq.vhd" 8 -1 0 } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_freq:b2v_inst5|clk_30KHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561675562236 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1561675562236 ""}  } { { "COMPONENTS/div_freq.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/div_freq.vhd" 8 -1 0 } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_freq:b2v_inst5|clk_30KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561675562236 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div_freq:b2v_inst5\|clk_1KHz  " "Automatically promoted node div_freq:b2v_inst5\|clk_1KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561675562236 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_freq:b2v_inst5\|clk_1KHz~0 " "Destination node div_freq:b2v_inst5\|clk_1KHz~0" {  } { { "COMPONENTS/div_freq.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/div_freq.vhd" 7 -1 0 } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_freq:b2v_inst5|clk_1KHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561675562236 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1561675562236 ""}  } { { "COMPONENTS/div_freq.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/div_freq.vhd" 7 -1 0 } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_freq:b2v_inst5|clk_1KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561675562236 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "enable~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node enable~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561675562237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "op_controller:b2v_inst\|rt " "Destination node op_controller:b2v_inst\|rt" {  } { { "COMPONENTS/op_controller.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/op_controller.vhd" 61 -1 0 } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_controller:b2v_inst|rt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561675562237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "op_controller:b2v_inst\|en_count " "Destination node op_controller:b2v_inst\|en_count" {  } { { "COMPONENTS/op_controller.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/op_controller.vhd" 63 -1 0 } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_controller:b2v_inst|en_count } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561675562237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "op_controller:b2v_inst\|led_door " "Destination node op_controller:b2v_inst\|led_door" {  } { { "COMPONENTS/op_controller.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/op_controller.vhd" 67 -1 0 } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_controller:b2v_inst|led_door } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561675562237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "op_controller:b2v_inst\|state_controller~12 " "Destination node op_controller:b2v_inst\|state_controller~12" {  } { { "COMPONENTS/op_controller.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/op_controller.vhd" 73 -1 0 } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_controller:b2v_inst|state_controller~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561675562237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "op_controller:b2v_inst\|Selector1~3 " "Destination node op_controller:b2v_inst\|Selector1~3" {  } { { "COMPONENTS/op_controller.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/op_controller.vhd" 83 -1 0 } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_controller:b2v_inst|Selector1~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561675562237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "op_controller:b2v_inst\|load " "Destination node op_controller:b2v_inst\|load" {  } { { "COMPONENTS/op_controller.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/op_controller.vhd" 62 -1 0 } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_controller:b2v_inst|load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561675562237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "op_controller:b2v_inst\|process_0~0 " "Destination node op_controller:b2v_inst\|process_0~0" {  } { { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_controller:b2v_inst|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561675562237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "op_controller:b2v_inst\|Selector7~1 " "Destination node op_controller:b2v_inst\|Selector7~1" {  } { { "COMPONENTS/op_controller.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/op_controller.vhd" 83 -1 0 } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_controller:b2v_inst|Selector7~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561675562237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "op_controller:b2v_inst\|Selector7~2 " "Destination node op_controller:b2v_inst\|Selector7~2" {  } { { "COMPONENTS/op_controller.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/op_controller.vhd" 83 -1 0 } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_controller:b2v_inst|Selector7~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561675562237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "op_controller:b2v_inst\|Selector7~3 " "Destination node op_controller:b2v_inst\|Selector7~3" {  } { { "COMPONENTS/op_controller.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/COMPONENTS/op_controller.vhd" 83 -1 0 } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_controller:b2v_inst|Selector7~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561675562237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1561675562237 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1561675562237 ""}  } { { "BLACKBOX/operation.vhd" "" { Text "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/BLACKBOX/operation.vhd" 31 0 0 } } { "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/users/caiotelles/desktop/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561675562237 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1561675562781 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561675562782 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561675562782 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561675562784 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561675562785 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1561675562786 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1561675562787 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1561675562787 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1561675562830 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1561675562833 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1561675562833 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 3 5 0 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 3 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1561675562837 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1561675562837 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1561675562837 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561675562838 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561675562838 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561675562838 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561675562838 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561675562838 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561675562838 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561675562838 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561675562838 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1561675562838 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1561675562838 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561675562856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1561675567170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561675567355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1561675567371 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1561675568499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561675568500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1561675569053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1561675571072 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1561675571072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561675572750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1561675572753 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1561675572753 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.28 " "Total time spent on timing analysis during the Fitter is 1.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1561675572766 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561675572843 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561675573083 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561675573175 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561675573371 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561675574242 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/output_files/operation.fit.smsg " "Generated suppressed messages file Z:/Users/caiotelles/Google Drive/Universidade/Eletrônica Digital II/Caminhadas/iicaminhada/Operation/h4(h6)integracao/output_files/operation.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1561675575155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561675575948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 18:46:15 2019 " "Processing ended: Thu Jun 27 18:46:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561675575948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561675575948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561675575948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1561675575948 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1561675589422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561675589423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 18:46:29 2019 " "Processing started: Thu Jun 27 18:46:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561675589423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1561675589423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off operation -c operation " "Command: quartus_asm --read_settings_files=off --write_settings_files=off operation -c operation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1561675589423 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1561675591036 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1561675591166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561675592043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 18:46:32 2019 " "Processing ended: Thu Jun 27 18:46:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561675592043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561675592043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561675592043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1561675592043 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1561675593026 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1561675604505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561675604506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 18:46:43 2019 " "Processing started: Thu Jun 27 18:46:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561675604506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561675604506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta operation -c operation " "Command: quartus_sta operation -c operation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561675604507 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1561675604861 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561675605480 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1561675605728 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1561675605729 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1561675606155 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "operation.sdc " "Synopsys Design Constraints File file not found: 'operation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1561675606276 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1561675606277 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_freq:b2v_inst5\|clk_30KHz div_freq:b2v_inst5\|clk_30KHz " "create_clock -period 1.000 -name div_freq:b2v_inst5\|clk_30KHz div_freq:b2v_inst5\|clk_30KHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1561675606279 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_fpga clk_fpga " "create_clock -period 1.000 -name clk_fpga clk_fpga" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1561675606279 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_freq:b2v_inst5\|clk_1KHz div_freq:b2v_inst5\|clk_1KHz " "create_clock -period 1.000 -name div_freq:b2v_inst5\|clk_1KHz div_freq:b2v_inst5\|clk_1KHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1561675606279 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name op_controller:b2v_inst\|en_count op_controller:b2v_inst\|en_count " "create_clock -period 1.000 -name op_controller:b2v_inst\|en_count op_controller:b2v_inst\|en_count" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1561675606279 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1561675606279 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1561675606433 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1561675606436 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1561675606438 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1561675606454 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1561675606527 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1561675606527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.513 " "Worst-case setup slack is -4.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675606530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675606530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.513        -4.513 op_controller:b2v_inst\|en_count  " "   -4.513        -4.513 op_controller:b2v_inst\|en_count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675606530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.196       -77.770 clk_fpga  " "   -3.196       -77.770 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675606530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.505       -13.834 div_freq:b2v_inst5\|clk_1KHz  " "   -1.505       -13.834 div_freq:b2v_inst5\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675606530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.998        -9.261 div_freq:b2v_inst5\|clk_30KHz  " "   -0.998        -9.261 div_freq:b2v_inst5\|clk_30KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675606530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561675606530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.230 " "Worst-case hold slack is -0.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675606541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675606541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.230        -1.406 div_freq:b2v_inst5\|clk_30KHz  " "   -0.230        -1.406 div_freq:b2v_inst5\|clk_30KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675606541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029        -0.029 clk_fpga  " "   -0.029        -0.029 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675606541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203         0.000 div_freq:b2v_inst5\|clk_1KHz  " "    0.203         0.000 div_freq:b2v_inst5\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675606541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.417         0.000 op_controller:b2v_inst\|en_count  " "    3.417         0.000 op_controller:b2v_inst\|en_count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675606541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561675606541 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561675606547 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561675606553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675606558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675606558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -32.000 clk_fpga  " "   -3.000       -32.000 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675606558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -17.000 div_freq:b2v_inst5\|clk_30KHz  " "   -1.000       -17.000 div_freq:b2v_inst5\|clk_30KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675606558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -11.000 div_freq:b2v_inst5\|clk_1KHz  " "   -1.000       -11.000 div_freq:b2v_inst5\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675606558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420         0.000 op_controller:b2v_inst\|en_count  " "    0.420         0.000 op_controller:b2v_inst\|en_count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675606558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561675606558 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1561675606773 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1561675606816 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1561675607511 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1561675607617 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1561675607640 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1561675607640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.014 " "Worst-case setup slack is -4.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675607644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675607644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.014        -4.014 op_controller:b2v_inst\|en_count  " "   -4.014        -4.014 op_controller:b2v_inst\|en_count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675607644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.720       -65.921 clk_fpga  " "   -2.720       -65.921 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675607644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.233       -11.164 div_freq:b2v_inst5\|clk_1KHz  " "   -1.233       -11.164 div_freq:b2v_inst5\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675607644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.801        -6.701 div_freq:b2v_inst5\|clk_30KHz  " "   -0.801        -6.701 div_freq:b2v_inst5\|clk_30KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675607644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561675607644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.171 " "Worst-case hold slack is -0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675607658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675607658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.171        -0.971 div_freq:b2v_inst5\|clk_30KHz  " "   -0.171        -0.971 div_freq:b2v_inst5\|clk_30KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675607658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.012        -0.012 clk_fpga  " "   -0.012        -0.012 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675607658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243         0.000 div_freq:b2v_inst5\|clk_1KHz  " "    0.243         0.000 div_freq:b2v_inst5\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675607658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.139         0.000 op_controller:b2v_inst\|en_count  " "    3.139         0.000 op_controller:b2v_inst\|en_count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675607658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561675607658 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561675607664 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561675607673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675607679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675607679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -32.000 clk_fpga  " "   -3.000       -32.000 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675607679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -17.000 div_freq:b2v_inst5\|clk_30KHz  " "   -1.000       -17.000 div_freq:b2v_inst5\|clk_30KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675607679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -11.000 div_freq:b2v_inst5\|clk_1KHz  " "   -1.000       -11.000 div_freq:b2v_inst5\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675607679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431         0.000 op_controller:b2v_inst\|en_count  " "    0.431         0.000 op_controller:b2v_inst\|en_count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675607679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561675607679 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1561675607891 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1561675608143 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1561675608147 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1561675608147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.322 " "Worst-case setup slack is -2.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675608154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675608154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.322        -2.322 op_controller:b2v_inst\|en_count  " "   -2.322        -2.322 op_controller:b2v_inst\|en_count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675608154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.343       -30.459 clk_fpga  " "   -1.343       -30.459 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675608154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.418        -2.863 div_freq:b2v_inst5\|clk_1KHz  " "   -0.418        -2.863 div_freq:b2v_inst5\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675608154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082        -0.173 div_freq:b2v_inst5\|clk_30KHz  " "   -0.082        -0.173 div_freq:b2v_inst5\|clk_30KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675608154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561675608154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.198 " "Worst-case hold slack is -0.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675608166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675608166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.198        -1.150 div_freq:b2v_inst5\|clk_30KHz  " "   -0.198        -1.150 div_freq:b2v_inst5\|clk_30KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675608166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.098        -0.130 clk_fpga  " "   -0.098        -0.130 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675608166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 div_freq:b2v_inst5\|clk_1KHz  " "    0.186         0.000 div_freq:b2v_inst5\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675608166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.153         0.000 op_controller:b2v_inst\|en_count  " "    2.153         0.000 op_controller:b2v_inst\|en_count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675608166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561675608166 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561675608177 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561675608185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675608193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675608193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -33.967 clk_fpga  " "   -3.000       -33.967 clk_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675608193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -17.000 div_freq:b2v_inst5\|clk_30KHz  " "   -1.000       -17.000 div_freq:b2v_inst5\|clk_30KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675608193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -11.000 div_freq:b2v_inst5\|clk_1KHz  " "   -1.000       -11.000 div_freq:b2v_inst5\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675608193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 op_controller:b2v_inst\|en_count  " "    0.453         0.000 op_controller:b2v_inst\|en_count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561675608193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561675608193 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1561675608927 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1561675608927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561675609178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 18:46:49 2019 " "Processing ended: Thu Jun 27 18:46:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561675609178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561675609178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561675609178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561675609178 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561675610303 ""}
