Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov  9 13:46:32 2023
| Host         : TeddyLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  38          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (38)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (77)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (38)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clk_div_inst/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (77)
-------------------------------------------------
 There are 77 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   85          inf        0.000                      0                   85           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.492ns  (logic 4.554ns (47.975%)  route 4.938ns (52.025%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    P16                  IBUF (Prop_ibuf_I_O)         1.308     1.308 f  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           1.610     2.918    btn_IBUF[0]
    SLICE_X113Y45        LUT2 (Prop_lut2_I1_O)        0.152     3.070 r  leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.328     6.398    leds_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         3.094     9.492 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.492    leds[0]
    U14                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.015ns  (logic 4.595ns (57.332%)  route 3.420ns (42.668%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    P16                  IBUF (Prop_ibuf_I_O)         1.308     1.308 f  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           1.612     2.920    btn_IBUF[0]
    SLICE_X113Y45        LUT2 (Prop_lut2_I1_O)        0.152     3.072 r  leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807     4.880    leds_OBUF[3]
    V22                  OBUF (Prop_obuf_I_O)         3.135     8.015 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.015    leds[3]
    V22                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.852ns  (logic 4.578ns (58.306%)  route 3.274ns (41.694%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    P16                  IBUF (Prop_ibuf_I_O)         1.308     1.308 f  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           1.603     2.911    btn_IBUF[0]
    SLICE_X113Y45        LUT2 (Prop_lut2_I1_O)        0.150     3.061 r  leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.671     4.732    leds_OBUF[7]
    T22                  OBUF (Prop_obuf_I_O)         3.120     7.852 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.852    leds[7]
    T22                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.804ns  (logic 4.334ns (55.540%)  route 3.470ns (44.460%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    P16                  IBUF (Prop_ibuf_I_O)         1.308     1.308 f  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           1.610     2.918    btn_IBUF[0]
    SLICE_X113Y45        LUT2 (Prop_lut2_I1_O)        0.124     3.042 r  leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.859     4.902    leds_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         2.902     7.804 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.804    leds[1]
    U19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.794ns  (logic 4.336ns (55.627%)  route 3.459ns (44.373%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    P16                  IBUF (Prop_ibuf_I_O)         1.308     1.308 f  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           1.603     2.911    btn_IBUF[0]
    SLICE_X113Y45        LUT2 (Prop_lut2_I1_O)        0.124     3.035 r  leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.855     4.891    leds_OBUF[6]
    T21                  OBUF (Prop_obuf_I_O)         2.904     7.794 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.794    leds[6]
    T21                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.635ns  (logic 4.353ns (57.014%)  route 3.282ns (42.986%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    P16                  IBUF (Prop_ibuf_I_O)         1.308     1.308 f  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           1.612     2.920    btn_IBUF[0]
    SLICE_X113Y45        LUT2 (Prop_lut2_I1_O)        0.124     3.044 r  leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.670     4.714    leds_OBUF[2]
    W22                  OBUF (Prop_obuf_I_O)         2.921     7.635 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.635    leds[2]
    W22                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.629ns  (logic 4.585ns (60.101%)  route 3.044ns (39.899%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    P16                  IBUF (Prop_ibuf_I_O)         1.308     1.308 f  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           1.375     2.683    btn_IBUF[0]
    SLICE_X113Y45        LUT2 (Prop_lut2_I1_O)        0.153     2.836 r  leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.669     4.505    leds_OBUF[5]
    U22                  OBUF (Prop_obuf_I_O)         3.124     7.629 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.629    leds[5]
    U22                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.531ns  (logic 4.352ns (57.788%)  route 3.179ns (42.212%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    P16                  IBUF (Prop_ibuf_I_O)         1.308     1.308 f  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           1.375     2.683    btn_IBUF[0]
    SLICE_X113Y45        LUT2 (Prop_lut2_I1_O)        0.124     2.807 r  leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.804     4.611    leds_OBUF[4]
    U21                  OBUF (Prop_obuf_I_O)         2.920     7.531 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.531    leds[4]
    U21                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/count_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_inst/count_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.049ns  (logic 0.704ns (17.386%)  route 3.345ns (82.614%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDRE                         0.000     0.000 r  clk_div_inst/count_reg[28]/C
    SLICE_X106Y49        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  clk_div_inst/count_reg[28]/Q
                         net (fo=2, routed)           1.276     1.732    clk_div_inst/count[28]
    SLICE_X107Y49        LUT6 (Prop_lut6_I0_O)        0.124     1.856 r  clk_div_inst/count[31]_i_7/O
                         net (fo=1, routed)           0.954     2.810    clk_div_inst/count[31]_i_7_n_0
    SLICE_X107Y45        LUT6 (Prop_lut6_I5_O)        0.124     2.934 r  clk_div_inst/count[31]_i_1/O
                         net (fo=33, routed)          1.115     4.049    clk_div_inst/clk_out
    SLICE_X106Y50        FDRE                                         r  clk_div_inst/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/count_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_inst/count_reg[30]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.049ns  (logic 0.704ns (17.386%)  route 3.345ns (82.614%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDRE                         0.000     0.000 r  clk_div_inst/count_reg[28]/C
    SLICE_X106Y49        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  clk_div_inst/count_reg[28]/Q
                         net (fo=2, routed)           1.276     1.732    clk_div_inst/count[28]
    SLICE_X107Y49        LUT6 (Prop_lut6_I0_O)        0.124     1.856 r  clk_div_inst/count[31]_i_7/O
                         net (fo=1, routed)           0.954     2.810    clk_div_inst/count[31]_i_7_n_0
    SLICE_X107Y45        LUT6 (Prop_lut6_I5_O)        0.124     2.934 r  clk_div_inst/count[31]_i_1/O
                         net (fo=33, routed)          1.115     4.049    clk_div_inst/clk_out
    SLICE_X106Y50        FDRE                                         r  clk_div_inst/count_reg[30]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_inst/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y43        FDRE                         0.000     0.000 r  clk_div_inst/count_reg[0]/C
    SLICE_X107Y43        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clk_div_inst/count_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    clk_div_inst/count[0]
    SLICE_X107Y43        LUT1 (Prop_lut1_I0_O)        0.042     0.350 r  clk_div_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.350    clk_div_inst/p_1_in[0]
    SLICE_X107Y43        FDRE                                         r  clk_div_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_addr_inst/addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen_addr_inst/addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y45        FDCE                         0.000     0.000 r  gen_addr_inst/addr_reg[1]/C
    SLICE_X107Y45        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gen_addr_inst/addr_reg[1]/Q
                         net (fo=4, routed)           0.168     0.309    gen_addr_inst/Q[1]
    SLICE_X107Y45        LUT3 (Prop_lut3_I1_O)        0.042     0.351 r  gen_addr_inst/addr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.351    gen_addr_inst/addr[2]_i_1_n_0
    SLICE_X107Y45        FDCE                                         r  gen_addr_inst/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_addr_inst/addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen_addr_inst/addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y45        FDCE                         0.000     0.000 r  gen_addr_inst/addr_reg[1]/C
    SLICE_X107Y45        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gen_addr_inst/addr_reg[1]/Q
                         net (fo=4, routed)           0.168     0.309    gen_addr_inst/Q[1]
    SLICE_X107Y45        LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  gen_addr_inst/addr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    gen_addr_inst/addr[1]_i_1_n_0
    SLICE_X107Y45        FDCE                                         r  gen_addr_inst/addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/clk_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_inst/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y46        FDRE                         0.000     0.000 r  clk_div_inst/clk_out_reg/C
    SLICE_X107Y46        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_inst/clk_out_reg/Q
                         net (fo=6, routed)           0.193     0.334    clk_div_inst/CLK
    SLICE_X107Y46        LUT2 (Prop_lut2_I1_O)        0.045     0.379 r  clk_div_inst/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.379    clk_div_inst/clk_out_i_1_n_0
    SLICE_X107Y46        FDRE                                         r  clk_div_inst/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_inst/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y44        FDRE                         0.000     0.000 r  clk_div_inst/count_reg[7]/C
    SLICE_X106Y44        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_inst/count_reg[7]/Q
                         net (fo=2, routed)           0.133     0.274    clk_div_inst/count[7]
    SLICE_X106Y44        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  clk_div_inst/count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.385    clk_div_inst/p_1_in[7]
    SLICE_X106Y44        FDRE                                         r  clk_div_inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/count_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_inst/count_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDRE                         0.000     0.000 r  clk_div_inst/count_reg[27]/C
    SLICE_X106Y49        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_inst/count_reg[27]/Q
                         net (fo=2, routed)           0.133     0.274    clk_div_inst/count[27]
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  clk_div_inst/count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     0.385    clk_div_inst/p_1_in[27]
    SLICE_X106Y49        FDRE                                         r  clk_div_inst/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/count_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_inst/count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y47        FDRE                         0.000     0.000 r  clk_div_inst/count_reg[19]/C
    SLICE_X106Y47        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_inst/count_reg[19]/Q
                         net (fo=2, routed)           0.134     0.275    clk_div_inst/count[19]
    SLICE_X106Y47        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  clk_div_inst/count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     0.386    clk_div_inst/p_1_in[19]
    SLICE_X106Y47        FDRE                                         r  clk_div_inst/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/count_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_inst/count_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y50        FDRE                         0.000     0.000 r  clk_div_inst/count_reg[31]/C
    SLICE_X106Y50        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_inst/count_reg[31]/Q
                         net (fo=2, routed)           0.134     0.275    clk_div_inst/count[31]
    SLICE_X106Y50        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  clk_div_inst/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     0.386    clk_div_inst/p_1_in[31]
    SLICE_X106Y50        FDRE                                         r  clk_div_inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_addr_inst/addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bram8x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.128ns (31.987%)  route 0.272ns (68.013%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y45        FDCE                         0.000     0.000 r  gen_addr_inst/addr_reg[2]/C
    SLICE_X107Y45        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  gen_addr_inst/addr_reg[2]/Q
                         net (fo=3, routed)           0.272     0.400    bram8x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X5Y18         RAMB18E1                                     r  bram8x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_addr_inst/addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bram8x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.128ns (31.863%)  route 0.274ns (68.137%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y45        FDCE                         0.000     0.000 r  gen_addr_inst/addr_reg[2]/C
    SLICE_X107Y45        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  gen_addr_inst/addr_reg[2]/Q
                         net (fo=3, routed)           0.274     0.402    bram8x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X5Y18         RAMB18E1                                     r  bram8x8_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------





