Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Nov 16 08:40:44 2023
| Host         : PARALED02 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ps2_keyboard_to_ascii_timing_summary_routed.rpt -pb ps2_keyboard_to_ascii_timing_summary_routed.pb -rpx ps2_keyboard_to_ascii_timing_summary_routed.rpx -warn_on_violation
| Design       : ps2_keyboard_to_ascii
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  80          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (143)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (80)
-------------------------
 There are 69 register/latch pins with no clock driven by root clock pin: clk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ps2_keyboard_0/debounce_ps2_clk/O_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (143)
--------------------------------------------------
 There are 143 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.661ns  (required time - arrival time)
  Source:                 clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.580ns (43.520%)  route 0.753ns (56.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk1_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk1_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_reg/Q
                         net (fo=2, routed)           0.753     6.295    clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.419 r  clk_i_1/O
                         net (fo=1, routed)           0.000     6.419    p_0_in
    SLICE_X36Y46         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk1 (IN)
                         net (fo=0)                   0.000    10.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk1_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    clk1_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    clk_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  8.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.514%)  route 0.285ns (60.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk1_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk1_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clk_reg/Q
                         net (fo=2, routed)           0.285     1.872    clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.917 r  clk_i_1/O
                         net (fo=1, routed)           0.000     1.917    p_0_in
    SLICE_X36Y46         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk1_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk1_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clk1_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clk_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk1_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           151 Endpoints
Min Delay           151 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ascii_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.256ns  (logic 1.317ns (18.151%)  route 5.939ns (81.849%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE                         0.000     0.000 r  ps2_keyboard_0/ps2_code_reg[5]/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=46, routed)          2.310     2.729    ps2_keyboard_0/ps2_code[5]
    SLICE_X0Y8           LUT3 (Prop_lut3_I1_O)        0.324     3.053 f  ps2_keyboard_0/caps_lock_i_2/O
                         net (fo=20, routed)          1.344     4.397    ps2_keyboard_0/caps_lock_i_2_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I2_O)        0.326     4.723 r  ps2_keyboard_0/ascii[6]_i_13/O
                         net (fo=2, routed)           0.721     5.444    ps2_keyboard_0/ascii[6]_i_13_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I0_O)        0.124     5.568 r  ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.452     6.020    ps2_keyboard_0/ascii[6]_i_3_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124     6.144 r  ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           1.112     7.256    ps2_keyboard_0_n_2
    SLICE_X4Y6           FDRE                                         r  ascii_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ascii_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.167ns  (logic 1.317ns (18.375%)  route 5.850ns (81.625%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE                         0.000     0.000 r  ps2_keyboard_0/ps2_code_reg[5]/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=46, routed)          2.310     2.729    ps2_keyboard_0/ps2_code[5]
    SLICE_X0Y8           LUT3 (Prop_lut3_I1_O)        0.324     3.053 f  ps2_keyboard_0/caps_lock_i_2/O
                         net (fo=20, routed)          1.344     4.397    ps2_keyboard_0/caps_lock_i_2_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I2_O)        0.326     4.723 r  ps2_keyboard_0/ascii[6]_i_13/O
                         net (fo=2, routed)           0.721     5.444    ps2_keyboard_0/ascii[6]_i_13_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I0_O)        0.124     5.568 r  ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.452     6.020    ps2_keyboard_0/ascii[6]_i_3_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124     6.144 r  ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           1.024     7.167    ps2_keyboard_0_n_2
    SLICE_X2Y7           FDRE                                         r  ascii_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ascii_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.119ns  (logic 1.317ns (18.500%)  route 5.802ns (81.500%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE                         0.000     0.000 r  ps2_keyboard_0/ps2_code_reg[5]/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=46, routed)          2.310     2.729    ps2_keyboard_0/ps2_code[5]
    SLICE_X0Y8           LUT3 (Prop_lut3_I1_O)        0.324     3.053 f  ps2_keyboard_0/caps_lock_i_2/O
                         net (fo=20, routed)          1.344     4.397    ps2_keyboard_0/caps_lock_i_2_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I2_O)        0.326     4.723 r  ps2_keyboard_0/ascii[6]_i_13/O
                         net (fo=2, routed)           0.721     5.444    ps2_keyboard_0/ascii[6]_i_13_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I0_O)        0.124     5.568 r  ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.452     6.020    ps2_keyboard_0/ascii[6]_i_3_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124     6.144 r  ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.976     7.119    ps2_keyboard_0_n_2
    SLICE_X1Y6           FDRE                                         r  ascii_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ascii_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.117ns  (logic 1.543ns (21.679%)  route 5.574ns (78.321%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE                         0.000     0.000 r  ps2_keyboard_0/ps2_code_reg[5]/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=46, routed)          2.310     2.729    ps2_keyboard_0/ps2_code[5]
    SLICE_X0Y8           LUT3 (Prop_lut3_I1_O)        0.324     3.053 f  ps2_keyboard_0/caps_lock_i_2/O
                         net (fo=20, routed)          1.551     4.604    ps2_keyboard_0/caps_lock_i_2_n_0
    SLICE_X6Y6           LUT5 (Prop_lut5_I0_O)        0.348     4.952 r  ps2_keyboard_0/ascii[3]_i_16/O
                         net (fo=1, routed)           0.881     5.833    ps2_keyboard_0/ascii[3]_i_16_n_0
    SLICE_X6Y7           LUT6 (Prop_lut6_I5_O)        0.328     6.161 r  ps2_keyboard_0/ascii[3]_i_4/O
                         net (fo=1, routed)           0.832     6.993    ps2_keyboard_0/ascii[3]_i_4_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I2_O)        0.124     7.117 r  ps2_keyboard_0/ascii[3]_i_1/O
                         net (fo=1, routed)           0.000     7.117    ascii[3]
    SLICE_X2Y7           FDRE                                         r  ascii_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ascii_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.116ns  (logic 1.317ns (18.508%)  route 5.799ns (81.492%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE                         0.000     0.000 r  ps2_keyboard_0/ps2_code_reg[5]/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=46, routed)          2.310     2.729    ps2_keyboard_0/ps2_code[5]
    SLICE_X0Y8           LUT3 (Prop_lut3_I1_O)        0.324     3.053 f  ps2_keyboard_0/caps_lock_i_2/O
                         net (fo=20, routed)          1.344     4.397    ps2_keyboard_0/caps_lock_i_2_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I2_O)        0.326     4.723 r  ps2_keyboard_0/ascii[6]_i_13/O
                         net (fo=2, routed)           0.721     5.444    ps2_keyboard_0/ascii[6]_i_13_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I0_O)        0.124     5.568 r  ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.452     6.020    ps2_keyboard_0/ascii[6]_i_3_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124     6.144 r  ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.972     7.116    ps2_keyboard_0_n_2
    SLICE_X4Y7           FDRE                                         r  ascii_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ascii_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.978ns  (logic 1.317ns (18.874%)  route 5.661ns (81.126%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE                         0.000     0.000 r  ps2_keyboard_0/ps2_code_reg[5]/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=46, routed)          2.310     2.729    ps2_keyboard_0/ps2_code[5]
    SLICE_X0Y8           LUT3 (Prop_lut3_I1_O)        0.324     3.053 f  ps2_keyboard_0/caps_lock_i_2/O
                         net (fo=20, routed)          1.344     4.397    ps2_keyboard_0/caps_lock_i_2_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I2_O)        0.326     4.723 r  ps2_keyboard_0/ascii[6]_i_13/O
                         net (fo=2, routed)           0.721     5.444    ps2_keyboard_0/ascii[6]_i_13_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I0_O)        0.124     5.568 r  ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.452     6.020    ps2_keyboard_0/ascii[6]_i_3_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124     6.144 r  ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.834     6.978    ps2_keyboard_0_n_2
    SLICE_X3Y7           FDRE                                         r  ascii_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ascii_code_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ascii_code[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 4.048ns (58.567%)  route 2.864ns (41.433%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  ascii_code_reg[0]/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ascii_code_reg[0]/Q
                         net (fo=1, routed)           2.864     3.382    ascii_code_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.911 r  ascii_code_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.911    ascii_code[0]
    E19                                                               r  ascii_code[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ascii_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.819ns  (logic 1.317ns (19.313%)  route 5.502ns (80.687%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE                         0.000     0.000 r  ps2_keyboard_0/ps2_code_reg[5]/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=46, routed)          2.310     2.729    ps2_keyboard_0/ps2_code[5]
    SLICE_X0Y8           LUT3 (Prop_lut3_I1_O)        0.324     3.053 f  ps2_keyboard_0/caps_lock_i_2/O
                         net (fo=20, routed)          1.344     4.397    ps2_keyboard_0/caps_lock_i_2_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I2_O)        0.326     4.723 r  ps2_keyboard_0/ascii[6]_i_13/O
                         net (fo=2, routed)           0.721     5.444    ps2_keyboard_0/ascii[6]_i_13_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I0_O)        0.124     5.568 r  ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.452     6.020    ps2_keyboard_0/ascii[6]_i_3_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124     6.144 r  ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.676     6.819    ps2_keyboard_0_n_2
    SLICE_X3Y8           FDRE                                         r  ascii_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ascii_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.676ns  (logic 1.317ns (19.728%)  route 5.359ns (80.272%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE                         0.000     0.000 r  ps2_keyboard_0/ps2_code_reg[5]/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=46, routed)          2.310     2.729    ps2_keyboard_0/ps2_code[5]
    SLICE_X0Y8           LUT3 (Prop_lut3_I1_O)        0.324     3.053 f  ps2_keyboard_0/caps_lock_i_2/O
                         net (fo=20, routed)          1.388     4.441    ps2_keyboard_0/caps_lock_i_2_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.326     4.767 r  ps2_keyboard_0/ascii[0]_i_14/O
                         net (fo=1, routed)           0.791     5.558    ps2_keyboard_0/ascii[0]_i_14_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124     5.682 r  ps2_keyboard_0/ascii[0]_i_7/O
                         net (fo=1, routed)           0.870     6.552    ps2_keyboard_0/ascii[0]_i_7_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.124     6.676 r  ps2_keyboard_0/ascii[0]_i_1/O
                         net (fo=1, routed)           0.000     6.676    ascii[0]
    SLICE_X4Y6           FDRE                                         r  ascii_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ascii_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.656ns  (logic 1.317ns (19.788%)  route 5.339ns (80.212%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE                         0.000     0.000 r  ps2_keyboard_0/ps2_code_reg[5]/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=46, routed)          2.310     2.729    ps2_keyboard_0/ps2_code[5]
    SLICE_X0Y8           LUT3 (Prop_lut3_I1_O)        0.324     3.053 f  ps2_keyboard_0/caps_lock_i_2/O
                         net (fo=20, routed)          1.344     4.397    ps2_keyboard_0/caps_lock_i_2_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I2_O)        0.326     4.723 r  ps2_keyboard_0/ascii[6]_i_13/O
                         net (fo=2, routed)           0.965     5.688    ps2_keyboard_0/ascii[6]_i_13_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I3_O)        0.124     5.812 r  ps2_keyboard_0/ascii[2]_i_3/O
                         net (fo=1, routed)           0.720     6.532    ps2_keyboard_0/ascii[2]_i_3_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I1_O)        0.124     6.656 r  ps2_keyboard_0/ascii[2]_i_1/O
                         net (fo=1, routed)           0.000     6.656    ascii[2]
    SLICE_X1Y9           FDRE                                         r  ascii_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ascii_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ascii_code_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE                         0.000     0.000 r  ascii_reg[4]/C
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ascii_reg[4]/Q
                         net (fo=1, routed)           0.110     0.251    ascii_reg_n_0_[4]
    SLICE_X2Y6           FDRE                                         r  ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_keyboard_0/debounce_ps2_data/O_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_keyboard_0/ps2_word_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.797%)  route 0.126ns (47.203%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE                         0.000     0.000 r  ps2_keyboard_0/debounce_ps2_data/O_reg/C
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ps2_keyboard_0/debounce_ps2_data/O_reg/Q
                         net (fo=2, routed)           0.126     0.267    ps2_keyboard_0/debounce_ps2_data_n_0
    SLICE_X5Y15          FDRE                                         r  ps2_keyboard_0/ps2_word_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_keyboard_0/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            prev_ps2_code_new_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.128ns (47.636%)  route 0.141ns (52.364%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE                         0.000     0.000 r  ps2_keyboard_0/ps2_code_new_reg/C
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ps2_keyboard_0/ps2_code_new_reg/Q
                         net (fo=3, routed)           0.141     0.269    ps2_code_new
    SLICE_X4Y10          FDRE                                         r  prev_ps2_code_new_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prev_ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE                         0.000     0.000 r  prev_ps2_code_new_reg/C
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  prev_ps2_code_new_reg/Q
                         net (fo=2, routed)           0.076     0.204    ps2_keyboard_0/prev_ps2_code_new
    SLICE_X4Y10          LUT5 (Prop_lut5_I2_O)        0.099     0.303 r  ps2_keyboard_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.303    state__0[0]
    SLICE_X4Y10          FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_keyboard_0/debounce_ps2_data/Iv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_keyboard_0/debounce_ps2_data/O_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.227ns (74.539%)  route 0.078ns (25.461%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE                         0.000     0.000 r  ps2_keyboard_0/debounce_ps2_data/Iv_reg/C
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ps2_keyboard_0/debounce_ps2_data/Iv_reg/Q
                         net (fo=2, routed)           0.078     0.206    ps2_keyboard_0/debounce_ps2_data/Iv_reg_n_0
    SLICE_X4Y16          LUT4 (Prop_lut4_I1_O)        0.099     0.305 r  ps2_keyboard_0/debounce_ps2_data/O_i_1__0/O
                         net (fo=1, routed)           0.000     0.305    ps2_keyboard_0/debounce_ps2_data/O_i_1__0_n_0
    SLICE_X4Y16          FDRE                                         r  ps2_keyboard_0/debounce_ps2_data/O_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ascii_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ascii_code_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  ascii_reg[2]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ascii_reg[2]/Q
                         net (fo=1, routed)           0.164     0.305    ascii_reg_n_0_[2]
    SLICE_X1Y10          FDRE                                         r  ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ascii_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ascii_code_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.501%)  route 0.169ns (54.499%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE                         0.000     0.000 r  ascii_reg[6]/C
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ascii_reg[6]/Q
                         net (fo=1, routed)           0.169     0.310    ascii_reg_n_0_[6]
    SLICE_X2Y6           FDRE                                         r  ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ascii_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ascii_code_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.626%)  route 0.175ns (55.374%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE                         0.000     0.000 r  ascii_reg[5]/C
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ascii_reg[5]/Q
                         net (fo=1, routed)           0.175     0.316    ascii_reg_n_0_[5]
    SLICE_X2Y6           FDRE                                         r  ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ascii_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ascii_code_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  ascii_reg[1]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ascii_reg[1]/Q
                         net (fo=1, routed)           0.176     0.317    ascii_reg_n_0_[1]
    SLICE_X1Y10          FDRE                                         r  ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_keyboard_0/ps2_word_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_keyboard_0/ps2_code_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.199ns (62.565%)  route 0.119ns (37.435%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  ps2_keyboard_0/ps2_word_reg[1]/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.199     0.199 r  ps2_keyboard_0/ps2_word_reg[1]/Q
                         net (fo=3, routed)           0.119     0.318    ps2_keyboard_0/p_0_in
    SLICE_X5Y13          FDRE                                         r  ps2_keyboard_0/ps2_code_reg[0]/D
  -------------------------------------------------------------------    -------------------





