Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec 19 21:56:22 2018
| Host         : pakanalk-5510 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uartTestece530winter2017_control_sets_placed.rpt
| Design       : uartTestece530winter2017
| Device       : xc7z010
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            1 |
|      8 |            2 |
|     12 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             100 |           14 |
| Yes          | No                    | No                     |              64 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------+-------------------------------------+------------------+----------------+
|   Clock Signal   |          Enable Signal          |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------+---------------------------------+-------------------------------------+------------------+----------------+
|  clock_IBUF_BUFG |                                 | TransmitUnit/kcuart/Tx_start        |                1 |              2 |
|  clock_IBUF_BUFG | BaudRateUnit/en_16_x_baud       | TransmitUnit/kcuart/Tx_start        |                1 |              6 |
|  clock_IBUF_BUFG | receive/buf_0/data_present      |                                     |                1 |              8 |
|  clock_IBUF_BUFG | TransmitUnit/buf_0/data_present |                                     |                1 |              8 |
|  clock_IBUF_BUFG |                                 | reset_IBUF                          |                2 |             12 |
|  clock_IBUF_BUFG |                                 |                                     |                5 |             16 |
|  clock_IBUF_BUFG | receive/buf_0/valid_write       |                                     |                1 |             16 |
|  clock_IBUF_BUFG | TransmitUnit/buf_0/valid_write  |                                     |                1 |             16 |
|  clock_IBUF_BUFG |                                 | BaudRateUnit/baud_count[0]_i_1_n_0  |                4 |             32 |
|  clock_IBUF_BUFG |                                 | DebounceUnit/Timer/count[0]_i_1_n_0 |                7 |             54 |
|  clock_IBUF_BUFG | BaudRateUnit/en_16_x_baud       |                                     |               10 |             84 |
+------------------+---------------------------------+-------------------------------------+------------------+----------------+


