#ifndef __INFRACFG_AO_REG_H__
#define __INFRACFG_AO_REG_H__

/* ----------------- Register Definitions ------------------- */
#define INFRA_TOPAXI_SI0_CTL				0x00000200
	#define TOPAXI_SI0_WAY_EN_OF_SRAMROM	BIT(4)
	#define TOPAXI_SI0_WAY_EN_OF_PERIPHERAL	BIT(5)
	#define TOPAXI_SI0_WAY_EN_OF_MFG		BIT(6)
#define INFRA_TOPAXI_PROTECTEN				0x00000220
	#define CA35_BUS_PROTECT_EN				BIT(1)
	#define QAXI_PWR_TO_EMI_SLP_PROTECT_EN	BIT(2)
	#define GCE0_PROTECT_EN					BIT(3)
	#define INFRA2SYSRAM_PROTECT_EN			BIT(6)
	#define GCE4_PROTECT_EN					BIT(7)
	#define GCE5_PROTECT_EN					BIT(8)
	#define CCU_PROTECT_EN					BIT(9)
	#define PERI_PORT0_PROTECT_EN			BIT(12)
	#define PERI_PORT1_PROTECT_EN			BIT(13)
	#define CCU2_PROTECT_EN					BIT(14)
	#define SCP_INFRA_SLP_PROTECT_EN		BIT(15)
	#define GCE2EMI_PROTECT_EN				BIT(16)
	#define EMI2INFRA_PROTECT_EN			BIT(17)
	#define IOMMU2TOPAXI_PROTECT_EN			BIT(19)
	#define PWR_GCE_MERGE_EMI_PROTECT_EN	BIT(20)
	#define L2C_M2_SLP_PROTECT_EN			BIT(21)
	#define PERI_S_FAXI2QAXI_PROTECT_EN		BIT(22)
	#define INFRA2PERI_GALS_PROTECT_EN		BIT(23)
	#define INFRA2MFG_PROTECT_EN			BIT(24)
	#define VPU_PROTECT_EN					BIT(25)
	#define SSHUB_PROTECT_EN				BIT(29)
	#define L2SS_AFF_SLP_PROTECT_EN			BIT(30)
	#define L2C_SRAM_INFRA_PROTECT_EN		BIT(31)
#define INFRA_TOPAXI_PROTECTSTA0			0x00000224
	#define CA35_BUS_PROTECT_IDLE				BIT(1)
	#define QAXI_PWR_TO_EMI_SLP_PROTECT_IDLE	BIT(2)
	#define GCE0_PROTECT_IDLE					BIT(3)
	#define INFRA2SYSRAM_PROTECT_IDLE		BIT(6)
	#define GCE4_PROTECT_IDLE				BIT(7)
	#define GCE5_PROTECT_IDLE				BIT(8)
	#define CCU_PROTECT_IDLE				BIT(9)
	#define PERI_PORT0_PROTECT_IDLE			BIT(12)
	#define PERI_PORT1_PROTECT_IDLE			BIT(13)
	#define CCU2_PROTECT_IDLE				BIT(14)
	#define SCP_INFRA_SLP_PROTECT_IDLE		BIT(15)
	#define GCE2EMI_PROTECT_IDLE			BIT(16)
	#define EMI2INFRA_PROTECT_IDLE			BIT(17)
	#define IOMMU2TOPAXI_PROTECT_IDLE		BIT(19)
	#define PWR_GCE_MERGE_EMI_PROTECT_IDLE	BIT(20)
	#define L2C_M2_SLP_PROTECT_IDLE			BIT(21)
	#define PERI_S_FAXI2QAXI_PROTECT_IDLE	BIT(22)
	#define INFRA2PERI_GALS_PROTECT_IDLE	BIT(23)
	#define INFRA2MFG_PROTECT_IDLE			BIT(24)
	#define VPU_PROTECT_IDLE				BIT(25)
	#define SSHUB_PROTECT_IDLE				BIT(29)
#define INFRA_TOPAXI_PROTECTSTA1			0x00000228
	#define CA35_BUS_PROTECT_READ				BIT(1)
	#define QAXI_PWR_TO_EMI_SLP_PROTECT_READ	BIT(2)
	#define GCE0_PROTECT_READ					BIT(3)
	#define INFRA2SYSRAM_PROTECT_READ			BIT(6)
	#define GCE4_PROTECT_READ					BIT(7)
	#define GCE5_PROTECT_READ					BIT(8)
	#define CCU_PROTECT_READ					BIT(9)
	#define PERI_PORT0_PROTECT_READ				BIT(12)
	#define PERI_PORT1_PROTECT_READ				BIT(13)
	#define CCU2_PROTECT_READ					BIT(14)
	#define SCP_INFRA_SLP_PROTECT_READ			BIT(15)
	#define GCE2EMI_PROTECT_READ				BIT(16)
	#define EMI2INFRA_PROTECT_READ				BIT(17)
	#define IOMMU2TOPAXI_PROTECT_READ			BIT(19)
	#define PWR_GCE_MERGE_EMI_PROTECT_READ		BIT(20)
	#define L2C_M2_SLP_PROTECT_READ				BIT(21)
	#define PERI_S_FAXI2QAXI_PROTECT_READ		BIT(22)
	#define INFRA2PERI_GALS_PROTECT_READ		BIT(23)
	#define INFRA2MFG_PROTECT_READ				BIT(24)
	#define VPU_PROTECT_READ					BIT(25)
	#define SSHUB_PROTECT_READ					BIT(29)
	#define L2SS_AFF_SLP_PROTECT_READ			BIT(30)
	#define L2C_SRAM_INFRA_PROTECT_READ			BIT(31)
#define INFRA_TOPAXI_PROTECTEN_1			0x00000250
	#define EMI_GALS_MST_CH0_PROTECT_EN				BIT(0)
	#define EMI_GALS_MST_CH1_PROTECT_EN				BIT(1)
	#define EMI_GALS_MST_CH2_PROTECT_EN				BIT(2)
	#define EMI_GALS_MST_CH3_PROTECT_EN				BIT(3)
	#define PERI2INFRA_AXI_GALS_MST_0_PROTECT_EN	BIT(8)
	#define PERI2INFRA_AXI_GALS_MST_1_PROTECT_EN	BIT(9)
	#define INFRA2PERI_CPU_SLP_PROT_PROTECT_EN		BIT(11)
	#define THERM_CTRL_SLP_PROTECT_EN			BIT(30)
	#define AUD2PERI_PROTECT_EN					BIT(31)
#define INFRA_TOPAXI_PROTECTSTA0_1			0x00000254
	#define EMI_GALS_MST_CH0_PROTECT_IDLE		BIT(0)
	#define EMI_GALS_MST_CH1_PROTECT_IDLE		BIT(1)
	#define EMI_GALS_MST_CH2_PROTECT_IDLE		BIT(2)
	#define EMI_GALS_MST_CH3_PROTECT_IDLE		BIT(3)
	#define PERI2INFRA_AXI_GALS_MST_0_PROTECT_IDLE	BIT(8)
	#define PERI2INFRA_AXI_GALS_MST_1_PROTECT_IDLE	BIT(9)
	#define INFRA2PERI_CPU_SLP_PROT_PROTECT_IDLE	BIT(11)
#define INFRA_TOPAXI_PROTECTSTA1_1			0x00000258
	#define EMI_GALS_MST_CH0_PROTECT_READY		BIT(0)
	#define EMI_GALS_MST_CH1_PROTECT_READY		BIT(1)
	#define EMI_GALS_MST_CH2_PROTECT_READY		BIT(2)
	#define EMI_GALS_MST_CH3_PROTECT_READY		BIT(3)
	#define PERI2INFRA_AXI_GALS_MST_0_PROTECT_READY	BIT(8)
	#define PERI2INFRA_AXI_GALS_MST_1_PROTECT_READY	BIT(9)
	#define INFRA2PERI_CPU_SLP_PROT_PROTECT_READY	BIT(11)
	#define THERM_CTRL_SLP_PROTECT_READY			BIT(30)
	#define AUD2PERI_PROTECT_READY					BIT(31)
#define INFRA_TOPAXI_PROTECTEN_2			0x000002c4
	#define CCU_AHB_GALS_MST_PROTECT_EN			BIT(0)
	#define CCU2_AHB_GALS_MST_PROTECT_EN		BIT(1)
	#define VPU_CONN_CORE_APB_S_SLPPROT_EN		BIT(12)
	#define VPU1_CONN_CORE_APB_S_SLPPROT_EN		BIT(13)
	#define VPU2_CONN_CORE_APB_S_SLPPROT_EN		BIT(14)
	#define VPU_CONN_CORE_AXI_M_SLPPROT_EN		BIT(15)
	#define VPU2INFRA_AHB_GALS_MST_PROTECT_EN	BIT(16)
	#define VPU1_CONN_CORE_AXI_M_SLPPROT_EN		BIT(17)
	#define VPU2_CONN_CORE_AXI_M_SLPPROT_EN		BIT(18)
	#define VPU_CONN_CORE_AXI_S_SLPPROT_EN		BIT(19)
	#define VPU1_CONN_CORE_AXI_S_SLPPROT_EN		BIT(20)
	#define VPU2_CONN_CORE_AXI_S_SLPPROT_EN		BIT(21)
	#define MFG_M2_GALS_MST_PROTECT_EN			BIT(22)
	#define MFG_M3_GALS_MST_PROTECT_EN			BIT(23)
	#define MFG_M0_GALS_MST_PROTECT_EN			BIT(24)
	#define MFG_M1_GALS_MST_PROTECT_EN			BIT(25)
	#define VPU_CONN_CORE_APB_M_SLPPROT_EN		BIT(26)
	#define VPU1_CONN_CORE_APB_M_SLPPROT_EN		BIT(27)
	#define VPU2_CONN_CORE_APB_M_SLPPROT_EN		BIT(28)
	#define VPU_CABGEN1TO3N_CORE0_PRT_EN		BIT(29)
	#define VPU_CABGEN1TO3N_CORE1_PRT_EN		BIT(30)
	#define VPU_CABGEN1TO3N_CORE2_PRT_EN		BIT(31)
#define INFRA_TOPAXI_PROTECTEN_2_SET			0x000002c8
	#define CCU_AHB_GALS_MST_PROTECT_SET		BIT(0)
	#define CCU2_AHB_GALS_MST_PROTECT_SET		BIT(1)
	#define VPU_CONN_CORE_APB_S_SLPPROT_SET		BIT(12)
	#define VPU1_CONN_CORE_APB_S_SLPPROT_SET	BIT(13)
	#define VPU2_CONN_CORE_APB_S_SLPPROT_SET	BIT(14)
	#define VPU_CONN_CORE_AXI_M_SLPPROT_SET		BIT(15)
	#define VPU2INFRA_AHB_GALS_MST_PROTECT_SET	BIT(16)
	#define VPU1_CONN_CORE_AXI_M_SLPPROT_SET	BIT(17)
	#define VPU2_CONN_CORE_AXI_M_SLPPROT_SET	BIT(18)
	#define VPU_CONN_CORE_AXI_S_SLPPROT_SET		BIT(19)
	#define VPU1_CONN_CORE_AXI_S_SLPPROT_SET	BIT(20)
	#define VPU2_CONN_CORE_AXI_S_SLPPROT_SET	BIT(21)
	#define MFG_M2_GALS_MST_PROTECT_SET			BIT(22)
	#define MFG_M3_GALS_MST_PROTECT_SET			BIT(23)
	#define MFG_M0_GALS_MST_PROTECT_SET			BIT(24)
	#define MFG_M1_GALS_MST_PROTECT_SET			BIT(25)
	#define VPU_CONN_CORE_APB_M_SLPPROT_SET		BIT(26)
	#define VPU1_CONN_CORE_APB_M_SLPPROT_SET	BIT(27)
	#define VPU2_CONN_CORE_APB_M_SLPPROT_SET	BIT(28)
	#define VPU_CABGEN1TO3N_CORE0_PRT_SET		BIT(29)
	#define VPU_CABGEN1TO3N_CORE1_PRT_SET		BIT(30)
	#define VPU_CABGEN1TO3N_CORE2_PRT_SET		BIT(31)
#define INFRA_TOPAXI_PROTECTEN_2_CLR			0x000002cc
	#define CCU_AHB_GALS_MST_PROTECT_CLR		BIT(0)
	#define CCU2_AHB_GALS_MST_PROTECT_CLR		BIT(1)
	#define VPU_CONN_CORE_APB_S_SLPPROT_CLR		BIT(12)
	#define VPU1_CONN_CORE_APB_S_SLPPROT_CLR	BIT(13)
	#define VPU2_CONN_CORE_APB_S_SLPPROT_CLR	BIT(14)
	#define VPU_CONN_CORE_AXI_M_SLPPROT_CLR		BIT(15)
	#define VPU2INFRA_AHB_GALS_MST_PROTECT_CLR	BIT(16)
	#define VPU1_CONN_CORE_AXI_M_SLPPROT_CLR	BIT(17)
	#define VPU2_CONN_CORE_AXI_M_SLPPROT_CLR	BIT(18)
	#define VPU_CONN_CORE_AXI_S_SLPPROT_CLR		BIT(19)
	#define VPU1_CONN_CORE_AXI_S_SLPPROT_CLR	BIT(20)
	#define VPU2_CONN_CORE_AXI_S_SLPPROT_CLR	BIT(21)
	#define MFG_M2_GALS_MST_PROTECT_CLR			BIT(22)
	#define MFG_M3_GALS_MST_PROTECT_CLR			BIT(23)
	#define MFG_M0_GALS_MST_PROTECT_CLR			BIT(24)
	#define MFG_M1_GALS_MST_PROTECT_CLR			BIT(25)
	#define VPU_CONN_CORE_APB_M_SLPPROT_CLR		BIT(26)
	#define VPU1_CONN_CORE_APB_M_SLPPROT_CLR	BIT(27)
	#define VPU2_CONN_CORE_APB_M_SLPPROT_CLR	BIT(28)
	#define VPU_CABGEN1TO3N_CORE0_PRT_CLR		BIT(29)
	#define VPU_CABGEN1TO3N_CORE1_PRT_CLR		BIT(30)
	#define VPU_CABGEN1TO3N_CORE2_PRT_CLR		BIT(31)
#define INFRA_TOPAXI_PROTECTSTA0_2			0x000002d0
	#define VPU_CONN_CORE_APB_S_SLPPROT_IDLE	BIT(12)
	#define VPU1_CONN_CORE_APB_S_SLPPROT_IDLE	BIT(13)
	#define VPU2_CONN_CORE_APB_S_SLPPROT_IDLE	BIT(14)
	#define VPU_CONN_CORE_AXI_M_SLPPROT_IDLE	BIT(15)
	#define VPU2INFRA_AHB_GALS_MST_PROTECT_IDLE	BIT(16)
	#define VPU1_CONN_CORE_AXI_M_SLPPROT_IDLE	BIT(17)
	#define VPU2_CONN_CORE_AXI_M_SLPPROT_IDLE	BIT(18)
	#define VPU_CONN_CORE_AXI_S_SLPPROT_IDLE	BIT(19)
	#define VPU1_CONN_CORE_AXI_S_SLPPROT_IDLE	BIT(20)
	#define VPU2_CONN_CORE_AXI_S_SLPPROT_IDLE	BIT(21)
	#define VPU_CONN_CORE_APB_M_SLPPROT_IDLE	BIT(26)
	#define VPU1_CONN_CORE_APB_M_SLPPROT_IDLE	BIT(27)
	#define VPU2_CONN_CORE_APB_M_SLPPROT_IDLE	BIT(28)
	#define VPU_CABGEN1TO3_CORE0_PRT_IDLE		BIT(29)
	#define VPU_CABGEN1TO3_CORE1_PRT_IDLE		BIT(30)
	#define VPU_CABGEN1TO3_CORE2_PRT_IDLE		BIT(31)
#define INFRA_TOPAXI_PROTECTSTA1_2			0x000002d4
	#define CCU_AHB_GALS_MST_PROTECT_READY		BIT(0)
	#define CCU2_AHB_GALS_MST_PROTECT_READY		BIT(1)
	#define CAMSYS_TOP_SIDE0_LARBX_GALS_PROTECT_READY		BIT(4)
	#define CAMSYS_TOP_SIDE0_SYSRAM_LARBX_GALS_PROTECT_READY	BIT(5)
	#define CAMSYS_TOP_SIDE1_LARBX_GALS_PROTECT_READY		BIT(6)
	#define CAMSYS_TOP_SIDE1_SYSRAM_LARBX_GALS_PROTECT_READY	BIT(7)
	#define CAMSYS_IMGSYS_GZ0_LARBX_GALS_PROTECT_READY		BIT(8)
	#define CAMSYS_IMGSYS_GZ0_SYSRAM_LARBX_GALS_PROTECT_READY	BIT(9)
	#define CAMSYS_IMGSYS_GZ1_LARBX_GALS_PROTECT_READY		BIT(10)
	#define CAMSYS_IMGSYS_GZ1_SYSRAM_LARBX_GALS_PROTECT_READY	BIT(11)
	#define VPU2_CONN_CORE_APB_S_SLPPROT_READY		BIT(14)
	#define VPU_CONN_CORE_AXI_M_SLPPROT_READY		BIT(15)
	#define VPU2INFRA_AHB_GALS_MST_PROTECT_READY	BIT(16)
	#define VPU1_CONN_CORE_AXI_M_SLPPROT_READY	BIT(17)
	#define VPU2_CONN_CORE_AXI_M_SLPPROT_READY	BIT(18)
	#define VPU_CONN_CORE_AXI_S_SLPPROT_READY	BIT(19)
	#define VPU1_CONN_CORE_AXI_S_SLPPROT_READY	BIT(20)
	#define VPU2_CONN_CORE_AXI_S_SLPPROT_READY	BIT(21)
	#define MFG_M2_GALS_MST_PROTECT_READY		BIT(22)
	#define MFG_M3_GALS_MST_PROTECT_READY		BIT(23)
	#define MFG_M0_GALS_MST_PROTECT_READY		BIT(24)
	#define MFG_M1_GALS_MST_PROTECT_READY		BIT(25)
	#define VPU_CONN_CORE_APB_M_SLPPROT_READY	BIT(26)
	#define VPU1_CONN_CORE_APB_M_SLPPROT_READY	BIT(27)
	#define VPU2_CONN_CORE_APB_M_SLPPROT_READY	BIT(28)
	#define VPU_CABGEN1TO3_CORE0_PRT_READY		BIT(29)
	#define VPU_CABGEN1TO3_CORE1_PRT_READY		BIT(30)
	#define VPU_CABGEN1TO3_CORE2_PRT_READY		BIT(31)
#define INFRA_TOPAXI_PROTECTEN_3			0x000002d8
	#define MMSYS_CORE_LARB0_GALS_TX_SLPPROT_EN		BIT(0)
	#define MMSYS_CORE_LARB1_GALS_TX_SLPPROT_EN		BIT(1)
	#define MMSYS_COM_LARB2_LARB3_GALS_TX_SLPPROT_EN		BIT(2)
	#define MMSYS_COM_LARB4_GALS_TX_SLPPROT_EN		BIT(3)
	#define VPU_EMI_GALS_TX0_SLPPROT_EN				BIT(4)
	#define VPU_EMI_GALS_TX1_SLPPROT_EN				BIT(5)
	#define CAM_SIDE0_LARB5_GALS_TX_SLPPROT_EN		BIT(6)
	#define IMG_SIDE0_LARB7_GALS_TX_SLPPROT_EN		BIT(7)
	#define CAM_SIDE1_LARB6_GALS_TX_SLPPROT_EN		BIT(8)
	#define IMG_SIDE1_LARB8_GALS_TX_SLPPROT_EN		BIT(9)
	#define ISP_GAZE0_LARB9_GALS_TX_SLPPROT_EN		BIT(10)
	#define ISP_GAZE1_LARB10_GALS_TX_SLPPROT_EN		BIT(11)
	#define CAM_SIDE0_LARB23_GALS_TX_SLPPROT_EN		BIT(12)
	#define CAM_SIDE1_LARB24_GALS_TX_SLPPROT_EN		BIT(13)
	#define IMG_SIDE0_LARB25_GALS_TX_SLPPROT_EN		BIT(14)
	#define IMG_SIDE1_LARB26_GALS_TX_SLPPROT_EN		BIT(15)
	#define MMSYS_GAZE_LARB22_GALS_TX_SLPPROT_EN	BIT(16)
	#define MMSYS_ISP_GAZE0_LARB27_GALS_TX_SLPPROT_EN		BIT(17)
	#define MMSYS_ISP_GAZE1_LARB28_GALS_TX_SLPPROT_EN		BIT(18)
	#define IMG_SIDE0_LARB29_GALS_TX_SLPPROT_EN		BIT(19)
	#define IMG_SIDE1_LARB30_GALS_TX_SLPPROT_EN		BIT(20)
	#define MMSYS_RDMA01_LARB15_GALS_TX_SLPPROT_EN	BIT(21)
	#define MMSYS_RDMA23_LARB16_GALS_TX_SLPPROT_EN	BIT(22)
	#define MMSYS_WDMA_LARB20_GALS_TX_SLPPROT_EN	BIT(23)
	#define MMSYS_FM_LARB21_GALS_TX_SLPPROT_EN	BIT(24)
	#define VPU_SYSRAM_GALS_TX0_SLPPROT_EN		BIT(25)
	#define VPU_SYSRAM_GALS_TX1_SLPPROT_EN		BIT(26)
#define INFRA_TOPAXI_PROTECTEN_3_SET			0x000002dc
	#define MMSYS_CORE_LARB0_GALS_TX_SLPPROT_SET		BIT(0)
	#define MMSYS_CORE_LARB1_GALS_TX_SLPPROT_SET		BIT(1)
	#define MMSYS_COM_LARB2_LARB3_GALS_TX_SLPPROT_SET	BIT(2)
	#define MMSYS_COM_LARB4_GALS_TX_SLPPROT_SET			BIT(3)
	#define VPU_EMI_GALS_TX0_SLPPROT_SET				BIT(4)
	#define VPU_EMI_GALS_TX1_SLPPROT_SET				BIT(5)
	#define CAM_SIDE0_LARB5_GALS_TX_SLPPROT_SET		BIT(6)
	#define IMG_SIDE0_LARB7_GALS_TX_SLPPROT_SET		BIT(7)
	#define CAM_SIDE1_LARB6_GALS_TX_SLPPROT_SET		BIT(8)
	#define IMG_SIDE1_LARB8_GALS_TX_SLPPROT_SET		BIT(9)
	#define ISP_GAZE0_LARB9_GALS_TX_SLPPROT_SET		BIT(10)
	#define ISP_GAZE1_LARB10_GALS_TX_SLPPROT_SET		BIT(11)
	#define CAM_SIDE0_LARB23_GALS_TX_SLPPROT_SET		BIT(12)
	#define CAM_SIDE1_LARB24_GALS_TX_SLPPROT_SET		BIT(13)
	#define IMG_SIDE0_LARB25_GALS_TX_SLPPROT_SET		BIT(14)
	#define IMG_SIDE1_LARB26_GALS_TX_SLPPROT_SET		BIT(15)
	#define MMSYS_GAZE_LARB22_GALS_TX_SLPPROT_SET		BIT(16)
	#define MMSYS_ISP_GAZE0_LARB27_GALS_TX_SLPPROT_SET	BIT(17)
	#define MMSYS_ISP_GAZE1_LARB28_GALS_TX_SLPPROT_SET	BIT(18)
	#define IMG_SIDE0_LARB29_GALS_TX_SLPPROT_SET		BIT(19)
	#define IMG_SIDE1_LARB30_GALS_TX_SLPPROT_SET		BIT(20)
	#define MMSYS_RDMA01_LARB15_GALS_TX_SLPPROT_SET	BIT(21)
	#define MMSYS_RDMA23_LARB16_GALS_TX_SLPPROT_SET	BIT(22)
	#define MMSYS_WDMA_LARB20_GALS_TX_SLPPROT_SET	BIT(23)
	#define MMSYS_FM_LARB21_GALS_TX_SLPPROT_SET	BIT(24)
	#define VPU_SYSRAM_GALS_TX0_SLPPROT_SET		BIT(25)
	#define VPU_SYSRAM_GALS_TX1_SLPPROT_SET		BIT(26)
#define INFRA_TOPAXI_PROTECTEN_3_CLR			0x000002e0
	#define MMSYS_CORE_LARB0_GALS_TX_SLPPROT_CLR		BIT(0)
	#define MMSYS_CORE_LARB1_GALS_TX_SLPPROT_CLR		BIT(1)
	#define MMSYS_COM_LARB2_LARB3_GALS_TX_SLPPROT_CLR	BIT(2)
	#define MMSYS_COM_LARB4_GALS_TX_SLPPROT_CLR			BIT(3)
	#define VPU_EMI_GALS_TX0_SLPPROT_CLR				BIT(4)
	#define VPU_EMI_GALS_TX1_SLPPROT_CLR				BIT(5)
	#define CAM_SIDE0_LARB5_GALS_TX_SLPPROT_CLR		BIT(6)
	#define IMG_SIDE0_LARB7_GALS_TX_SLPPROT_CLR		BIT(7)
	#define CAM_SIDE1_LARB6_GALS_TX_SLPPROT_CLR		BIT(8)
	#define IMG_SIDE1_LARB8_GALS_TX_SLPPROT_CLR		BIT(9)
	#define ISP_GAZE0_LARB9_GALS_TX_SLPPROT_CLR		BIT(10)
	#define ISP_GAZE1_LARB10_GALS_TX_SLPPROT_CLR		BIT(11)
	#define CAM_SIDE0_LARB23_GALS_TX_SLPPROT_CLR		BIT(12)
	#define CAM_SIDE1_LARB24_GALS_TX_SLPPROT_CLR		BIT(13)
	#define IMG_SIDE0_LARB25_GALS_TX_SLPPROT_CLR		BIT(14)
	#define IMG_SIDE1_LARB26_GALS_TX_SLPPROT_CLR		BIT(15)
	#define MMSYS_GAZE_LARB22_GALS_TX_SLPPROT_CLR		BIT(16)
	#define MMSYS_ISP_GAZE0_LARB27_GALS_TX_SLPPROT_CLR	BIT(17)
	#define MMSYS_ISP_GAZE1_LARB28_GALS_TX_SLPPROT_CLR	BIT(18)
	#define IMG_SIDE0_LARB29_GALS_TX_SLPPROT_CLR		BIT(19)
	#define IMG_SIDE1_LARB30_GALS_TX_SLPPROT_CLR		BIT(20)
	#define MMSYS_RDMA01_LARB15_GALS_TX_SLPPROT_CLR	BIT(21)
	#define MMSYS_RDMA23_LARB16_GALS_TX_SLPPROT_CLR	BIT(22)
	#define MMSYS_WDMA_LARB20_GALS_TX_SLPPROT_CLR	BIT(23)
	#define MMSYS_FM_LARB21_GALS_TX_SLPPROT_CLR	BIT(24)
	#define VPU_SYSRAM_GALS_TX0_SLPPROT_CLR		BIT(25)
	#define VPU_SYSRAM_GALS_TX1_SLPPROT_CLR		BIT(26)
#define INFRA_TOPAXI_PROTECTSTA0_3			0x000002e4
	#define MMSYS_CORE_LARB0_GALS_TX_SLPPROT_IDLE		BIT(0)
	#define MMSYS_CORE_LARB1_GALS_TX_SLPPROT_IDLE		BIT(1)
	#define MMSYS_COM_LARB2_LARB3_GALS_TX_SLPPROT_IDLE	BIT(2)
	#define MMSYS_COM_LARB4_GALS_TX_SLPPROT_IDLE		BIT(3)
	#define VPU_EMI_GALS_TX0_SLPPROT_IDLE				BIT(4)
	#define VPU_EMI_GALS_TX1_SLPPROT_IDLE				BIT(5)
	#define CAM_SIDE0_LARB5_GALS_TX_SLPPROT_IDLE		BIT(6)
	#define IMG_SIDE0_LARB7_GALS_TX_SLPPROT_IDLE		BIT(7)
	#define CAM_SIDE1_LARB6_GALS_TX_SLPPROT_IDLE		BIT(8)
	#define IMG_SIDE1_LARB8_GALS_TX_SLPPROT_IDLE		BIT(9)
	#define ISP_GAZE0_LARB9_GALS_TX_SLPPROT_IDLE		BIT(10)
	#define ISP_GAZE1_LARB10_GALS_TX_SLPPROT_IDLE		BIT(11)
	#define CAM_SIDE0_LARB23_GALS_TX_SLPPROT_IDLE		BIT(12)
	#define CAM_SIDE1_LARB24_GALS_TX_SLPPROT_IDLE		BIT(13)
	#define IMG_SIDE0_LARB25_GALS_TX_SLPPROT_IDLE		BIT(14)
	#define IMG_SIDE1_LARB26_GALS_TX_SLPPROT_IDLE		BIT(15)
	#define MMSYS_GAZE_LARB22_GALS_TX_SLPPROT_IDLE		BIT(16)
	#define MMSYS_ISP_GAZE0_LARB27_GALS_TX_SLPPROT_IDLE	BIT(17)
	#define MMSYS_ISP_GAZE1_LARB28_GALS_TX_SLPPROT_IDLE	BIT(18)
	#define IMG_SIDE0_LARB29_GALS_TX_SLPPROT_IDLE		BIT(19)
	#define IMG_SIDE1_LARB30_GALS_TX_SLPPROT_IDLE		BIT(20)
	#define MMSYS_RDMA01_LARB15_GALS_TX_SLPPROT_IDLE	BIT(21)
	#define MMSYS_RDMA23_LARB16_GALS_TX_SLPPROT_IDLE	BIT(22)
	#define MMSYS_WDMA_LARB20_GALS_TX_SLPPROT_IDLE	BIT(23)
	#define MMSYS_FM_LARB21_GALS_TX_SLPPROT_IDLE	BIT(24)
	#define VPU_SYSRAM_GALS_TX0_SLPPROT_IDLE		BIT(25)
	#define VPU_SYSRAM_GALS_TX1_SLPPROT_IDLE		BIT(26)
#define INFRA_TOPAXI_PROTECTSTA1_3			0x000002e8
	#define MMSYS_CORE_LARB0_GALS_TX_SLPPROT_READY		BIT(0)
	#define MMSYS_CORE_LARB1_GALS_TX_SLPPROT_READY		BIT(1)
	#define MMSYS_COM_LARB2_LARB3_GALS_TX_SLPPROT_READY	BIT(2)
	#define MMSYS_COM_LARB4_GALS_TX_SLPPROT_READY		BIT(3)
	#define VPU_EMI_GALS_TX0_SLPPROT_READY				BIT(4)
	#define VPU_EMI_GALS_TX1_SLPPROT_READY				BIT(5)
	#define CAM_SIDE0_LARB5_GALS_TX_SLPPROT_READY		BIT(6)
	#define IMG_SIDE0_LARB7_GALS_TX_SLPPROT_READY		BIT(7)
	#define CAM_SIDE1_LARB6_GALS_TX_SLPPROT_READY		BIT(8)
	#define IMG_SIDE1_LARB8_GALS_TX_SLPPROT_READY		BIT(9)
	#define ISP_GAZE0_LARB9_GALS_TX_SLPPROT_READY		BIT(10)
	#define ISP_GAZE1_LARB10_GALS_TX_SLPPROT_READY		BIT(11)
	#define CAM_SIDE0_LARB23_GALS_TX_SLPPROT_READY		BIT(12)
	#define CAM_SIDE1_LARB24_GALS_TX_SLPPROT_READY		BIT(13)
	#define IMG_SIDE0_LARB25_GALS_TX_SLPPROT_READY		BIT(14)
	#define IMG_SIDE1_LARB26_GALS_TX_SLPPROT_READY		BIT(15)
	#define MMSYS_GAZE_LARB22_GALS_TX_SLPPROT_READY		BIT(16)
	#define MMSYS_ISP_GAZE0_LARB27_GALS_TX_SLPPROT_READY	BIT(17)
	#define MMSYS_ISP_GAZE1_LARB28_GALS_TX_SLPPROT_READY	BIT(18)
	#define IMG_SIDE0_LARB29_GALS_TX_SLPPROT_READY		BIT(19)
	#define IMG_SIDE1_LARB30_GALS_TX_SLPPROT_READY		BIT(20)
	#define MMSYS_RDMA01_LARB15_GALS_TX_SLPPROT_READY	BIT(21)
	#define MMSYS_RDMA23_LARB16_GALS_TX_SLPPROT_READY	BIT(22)
	#define MMSYS_WDMA_LARB20_GALS_TX_SLPPROT_READY	BIT(23)
	#define MMSYS_FM_LARB21_GALS_TX_SLPPROT_READY	BIT(24)
	#define VPU_SYSRAM_GALS_TX0_SLPPROT_READY		BIT(25)
	#define VPU_SYSRAM_GALS_TX1_SLPPROT_READY		BIT(26)
#define SMI_PROTECTEN						0x0000038c
	#define MMSYS_CORE_LARB0_GALS_RX_SLPPROT_EN		BIT(0)
	#define MMSYS_CORE_LARB1_GALS_RX_SLPPROT_EN		BIT(1)
	#define MMSYS_COM_LARB2_LARB3_GALS_RX_SLPPROT_EN		BIT(2)
	#define MMSYS_COM_LARB4_GALS_RX_SLPPROT_EN		BIT(3)
	#define VPU0_GALS_RX_SLPPROT_EN					BIT(4)
	#define VPU1_GALS_RX_SLPPROT_EN					BIT(5)
	#define CAM_SIDE0_LARB5_GALS_RX_SLPPROT_EN		BIT(6)
	#define IMG_SIDE0_LARB7_GALS_RX_SLPPROT_EN		BIT(7)
	#define CAM_SIDE1_LARB6_GALS_RX_SLPPROT_EN		BIT(8)
	#define IMG_SIDE1_LARB8_GALS_RX_SLPPROT_EN		BIT(9)
	#define ISP_GAZE0_LARB9_GALS_RX_SLPPROT_EN		BIT(10)
	#define ISP_GAZE1_LARB10_GALS_RX_SLPPROT_EN		BIT(11)
	#define CAM_SIDE0_LARB23_GALS_RX_SLPPROT_EN		BIT(12)
	#define CAM_SIDE1_LARB24_GALS_RX_SLPPROT_EN		BIT(13)
	#define IMG_SIDE0_LARB25_GALS_RX_SLPPROT_EN		BIT(14)
	#define IMG_SIDE1_LARB26_GALS_RX_SLPPROT_EN		BIT(15)
	#define MMSYS_GAZE_LARB22_GALS_RX_SLPPROT_EN	BIT(16)
	#define MMSYS_ISP_GAZE0_LARB27_GALS_RX_SLPPROT_EN		BIT(17)
	#define MMSYS_ISP_GAZE1_LARB28_GALS_RX_SLPPROT_EN		BIT(18)
	#define IMG_SIDE0_LARB29_GALS_RX_SLPPROT_EN		BIT(19)
	#define IMG_SIDE1_LARB30_GALS_RX_SLPPROT_EN		BIT(20)
	#define MMSYS_RDMA01_LARB15_GALS_RX_SLPPROT_EN	BIT(21)
	#define MMSYS_RDMA23_LARB16_GALS_RX_SLPPROT_EN	BIT(22)
	#define MMSYS_WDMA_LARB20_GALS_RX_SLPPROT_EN	BIT(23)
	#define MMSYS_FM_LARB21_GALS_RX_SLPPROT_EN	BIT(24)
	#define VPU0_SYSRAM_GALS_RX_SLPPROT_EN		BIT(25)
	#define VPU1_SYSRAM_GALS_RX_SLPPROT_EN		BIT(26)
	#define GPU0_SYSRAM_GALS_RX_SLPPROT_EN		BIT(27)
	#define GPU1_SYSRAM_GALS_RX_SLPPROT_EN		BIT(28)
	#define INFRA_SYSRAM_GALS_RX_SLPPROT_EN		BIT(29)
#define SMI_PROTECTSTA1						0x0000039c
	#define MMSYS_CORE_LARB0_GALS_RX_SLPPROT_READY		BIT(0)
	#define MMSYS_CORE_LARB1_GALS_RX_SLPPROT_READY		BIT(1)
	#define MMSYS_COM_LARB2_LARB3_GALS_RX_SLPPROT_READY		BIT(2)
	#define MMSYS_COM_LARB4_GALS_RX_SLPPROT_READY		BIT(3)
	#define VPU0_GALS_RX_SLPPROT_READY			BIT(4)
	#define VPU1_GALS_RX_SLPPROT_READY			BIT(5)
	#define CAM_SIDE0_LARB5_GALS_RX_SLPPROT_READY		BIT(6)
	#define IMG_SIDE0_LARB7_GALS_RX_SLPPROT_READY		BIT(7)
	#define CAM_SIDE1_LARB6_GALS_RX_SLPPROT_READY		BIT(8)
	#define IMG_SIDE1_LARB8_GALS_RX_SLPPROT_READY		BIT(9)
	#define ISP_GAZE0_LARB9_GALS_RX_SLPPROT_READY		BIT(10)
	#define ISP_GAZE1_LARB10_GALS_RX_SLPPROT_READY		BIT(11)
	#define CAM_SIDE0_LARB23_GALS_RX_SLPPROT_READY		BIT(12)
	#define CAM_SIDE1_LARB24_GALS_RX_SLPPROT_READY		BIT(13)
	#define IMG_SIDE0_LARB25_GALS_RX_SLPPROT_READY		BIT(14)
	#define IMG_SIDE1_LARB26_GALS_RX_SLPPROT_READY		BIT(15)
	#define MMSYS_GAZE_LARB22_GALS_RX_SLPPROT_READY		BIT(16)
	#define MMSYS_ISP_GAZE0_LARB27_GALS_RX_SLPPROT_READY		BIT(17)
	#define MMSYS_ISP_GAZE1_LARB28_GALS_RX_SLPPROT_READY		BIT(18)
	#define IMG_SIDE0_LARB29_GALS_RX_SLPPROT_READY		BIT(19)
	#define IMG_SIDE1_LARB30_GALS_RX_SLPPROT_READY		BIT(20)
	#define MMSYS_RDMA01_LARB15_GALS_RX_SLPPROT_READY	BIT(21)
	#define MMSYS_RDMA23_LARB16_GALS_RX_SLPPROT_READY	BIT(22)
	#define MMSYS_WDMA_LARB20_GALS_RX_SLPPROT_READY	BIT(23)
	#define MMSYS_FM_LARB21_GALS_RX_SLPPROT_READY	BIT(24)
	#define VPU0_SYSRAM_GALS_RX_SLPPROT_READY		BIT(25)
	#define VPU1_SYSRAM_GALS_RX_SLPPROT_READY		BIT(26)
	#define GPU0_SYSRAM_GALS_RX_SLPPROT_READY		BIT(27)
	#define GPU1_SYSRAM_GALS_RX_SLPPROT_READY		BIT(28)
	#define INFRA_SYSRAM_GALS_RX_SLPPROT_READY		BIT(29)
#endif /*__INFRACFG_AO_REG_H__*/
