// Seed: 144132467
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  assign module_1.id_28 = 0;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_13;
  ;
  wire id_14;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input tri id_2,
    input tri id_3,
    input wand id_4,
    input wor id_5,
    input wire id_6,
    input tri id_7,
    output uwire id_8,
    input tri0 id_9,
    input wor id_10,
    output tri1 id_11,
    input supply1 id_12
    , id_41,
    input uwire id_13,
    input wor id_14,
    output wor id_15,
    input wand id_16,
    input tri1 id_17,
    output tri0 id_18,
    output wire id_19,
    output tri id_20,
    input tri0 id_21,
    input tri id_22,
    input uwire id_23,
    output tri1 id_24,
    input supply1 id_25,
    output tri0 id_26,
    input wor id_27,
    output wire id_28,
    input wand id_29,
    input tri0 id_30,
    input wand id_31,
    output tri0 id_32,
    input uwire id_33,
    input tri id_34,
    output wor id_35,
    input supply1 id_36,
    output wire id_37,
    output tri id_38,
    input supply1 id_39
);
  assign id_8 = 1 - -1;
  logic id_42 = 1;
  wire [-1 : 1] id_43;
  assign id_18 = -1'b0;
  wire id_44;
  module_0 modCall_1 (
      id_44,
      id_41,
      id_42,
      id_44,
      id_41,
      id_43,
      id_42,
      id_43,
      id_43,
      id_44,
      id_42,
      id_41
  );
  assign id_32 = id_12;
endmodule
