verilog xil_defaultlib --include "../../../../Zynq10_pr1.srcs/sources_1/bd/top_design/ipshared/ec67/hdl" --include "../../../../Zynq10_pr1.srcs/sources_1/bd/top_design/ipshared/5bb9/hdl/verilog" --include "../../../../Zynq10_pr1.srcs/sources_1/bd/top_design/ipshared/70fd/hdl" \
"../../../bd/top_design/ip/top_design_processing_system7_0_0/sim/top_design_processing_system7_0_0.v" \
"../../../bd/top_design/sim/top_design.v" \

verilog xil_defaultlib "glbl.v"

nosort
