\chapter*{Приложение}
\addcontentsline{toc}{chapter}{Приложение}

\begin{center}
    \captionsetup{justification=raggedright,singlelinecheck=off}
    \begin{lstlisting}[label=lst:xclbin_info,caption=Файл vinc.xclbin.info]
==============================================================================
XRT Build Version: 2.8.743 (2020.2)
       Build Date: 2020-11-16 00:19:11
          Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2020.2) on 2020-11-18-05:13:29
   Version:                2.8.743
   Kernels:                rtl_kernel_wizard_2
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          45133ca1-1850-4a11-9a55-3cb8df611181
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u200
   Name:                   xdma
   Version:                201830.2
   Generated Version:      Vivado 2018.3 (SW Build: 2568420)
   Created:                Tue Jun 25 06:55:20 2019
   FPGA Device:            xcu200
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au200:1.0
   Board Part:             xilinx.com:au200:part0:1.0
   Platform VBNV:          xilinx_u200_xdma_201830_2
   Static UUID:            c102e7af-b2b8-4381-992b-9a00cc3863eb
   Feature ROM TimeStamp:  1561465320

Clocks
------
   Name:      DATA_CLK
   Index:     0
   Type:      DATA
   Frequency: 300 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         bank0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x4000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank1
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x5000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank2
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x6000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank3
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x7000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x3000000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x3000200000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x3000400000
   Address Size: 0x20000
   Bank Used:    No
==============================================================================
Kernel: rtl_kernel_wizard_2

Definition
----------
   Signature: rtl_kernel_wizard_2 (uint num, int* axi00_ptr0)

Ports
-----
   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m00_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

--------------------------
Instance:        vinc0
   Base Address: 0x1800000

   Argument:          num
   Register Offset:   0x010
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          axi00_ptr0
   Register Offset:   0x018
   Port:              m00_axi
   Memory:            bank1 (MEM_DDR4)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2020.2 - 2020-11-18-05:13:29 (SW BUILD: 0)
   Command Line:  v++ --config rtl_kernel_wizard_2.cfg --connectivity.nk rtl_kernel_wizard_2:1:vinc0 --connectivity.slr vinc0:SLR1 --connectivity.sp vinc0.m00_axi:DDR[1] --input_files rtl_kernel_wizard_2.xo --link --optimize 0 --output vinc.xclbin --platform /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm --report_level 0 --target hw --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore --vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore 
   Options:       --config rtl_kernel_wizard_2.cfg
                  --connectivity.nk rtl_kernel_wizard_2:1:vinc0
                  --connectivity.slr vinc0:SLR1
                  --connectivity.sp vinc0.m00_axi:DDR[1]
                  --input_files rtl_kernel_wizard_2.xo
                  --link
                  --optimize 0
                  --output vinc.xclbin
                  --platform /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm
                  --report_level 0
                  --target hw
                  --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
                  --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
                  --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
                  --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
                  --vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================

\end{lstlisting}
\end{center}

\clearpage

\begin{center}
    \captionsetup{justification=raggedright,singlelinecheck=off}
    \begin{lstlisting}[label=lst:vlog,caption=Файл v++\_vinc.log]
INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/reports/link
	Log files: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/vinc.xclbin.link_summary, at Fri Dec 24 17:39:01 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Dec 24 17:39:02 2021
INFO: [v++ 60-1315] Creating rulecheck session with output '/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/reports/link/v++_link_vinc_guidance.html', at Fri Dec 24 17:39:15 2021
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm
INFO: [v++ 60-1578]   This platform contains Device Support Archive '/opt/xilinx/platforms/xilinx_u200_xdma_201830_2/hw/xilinx_u200_xdma_201830_2.dsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-1302] Platform 'xilinx_u200_xdma_201830_2.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u200_xdma_201830_2
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [17:39:45] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/rtl_kernel_wizard_2.xo --config /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm --target hw --output_dir /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int --temp_dir /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Fri Dec 24 17:39:53 2021
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/rtl_kernel_wizard_2.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [17:39:54] build_xd_ip_db started: /data/Xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/sys_link/xilinx_u200_xdma_201830_2.hpfm -clkid 0 -ip /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/sys_link/iprepo/mycompany_com_kernel_rtl_kernel_wizard_2_1_0,rtl_kernel_wizard_2 -o /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [17:40:11] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1693.492 ; gain = 0.000 ; free physical = 329906 ; free virtual = 418832
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [17:40:11] cfgen started: /data/Xilinx/Vitis/2020.2/bin/cfgen  -nk rtl_kernel_wizard_2:1:vinc0 -slr vinc0:SLR1 -sp vinc0.m00_axi:DDR[1] -dmclkid 0 -r /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: rtl_kernel_wizard_2, num: 1  {vinc0}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: vinc0, k_port: m00_axi, sptag: DDR[1]
INFO: [CFGEN 83-0] SLR Specs: 
INFO: [CFGEN 83-0]   instance: vinc0, SLR: SLR1
INFO: [CFGEN 83-2228] Creating mapping for argument vinc0.axi00_ptr0 to DDR[1] for directive vinc0.m00_axi:DDR[1]
INFO: [SYSTEM_LINK 82-37] [17:40:24] cfgen finished successfully
Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1693.492 ; gain = 0.000 ; free physical = 329733 ; free virtual = 418675
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [17:40:24] cf2bd started: /data/Xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/sys_link/_sysl/.xsd --temp_dir /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/sys_link --output_dir /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [17:40:32] cf2bd finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1693.492 ; gain = 0.000 ; free physical = 329691 ; free virtual = 418638
INFO: [v++ 60-1441] [17:40:32] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 329782 ; free virtual = 418725
INFO: [v++ 60-1443] [17:40:32] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/sdsl.dat -rtd /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/cf2sw.rtd -nofilter /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/cf2sw_full.rtd -xclbin /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/xclbin_orig.xml -o /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/run_link
INFO: [v++ 60-1441] [17:40:41] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 329840 ; free virtual = 418782
INFO: [v++ 60-1443] [17:40:41] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/run_link
INFO: [v++ 60-1441] [17:40:45] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 329245 ; free virtual = 418187
INFO: [v++ 60-1443] [17:40:45] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm --remote_ip_cache /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/.ipcache --output_dir /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int --log_dir /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/logs/link --report_dir /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/reports/link --config /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/vplConfig.ini -k /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link --no-info --iprepo /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/xo/ip_repo/mycompany_com_kernel_rtl_kernel_wizard_2_1_0 --messageDb /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/run_link/vpl.pb /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u200_xdma_201830_2
INFO: [VPL 60-1032] Extracting hardware platform to /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/vivado/vpl/.local/hw_platform
WARNING: /data/Xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[17:44:00] Run vpl: Step create_project: Started
Creating Vivado project.
[17:44:14] Run vpl: Step create_project: Completed
[17:44:14] Run vpl: Step create_bd: Started
[17:45:49] Run vpl: Step create_bd: RUNNING...
[17:47:23] Run vpl: Step create_bd: RUNNING...
[17:48:50] Run vpl: Step create_bd: RUNNING...
[17:49:41] Run vpl: Step create_bd: Completed
[17:49:41] Run vpl: Step update_bd: Started
[17:49:43] Run vpl: Step update_bd: Completed
[17:49:43] Run vpl: Step generate_target: Started
[17:51:11] Run vpl: Step generate_target: RUNNING...
[17:52:15] Run vpl: Step generate_target: Completed
[17:52:15] Run vpl: Step config_hw_runs: Started
[17:53:00] Run vpl: Step config_hw_runs: Completed
[17:53:00] Run vpl: Step synth: Started
[17:54:14] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
[17:54:48] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
[17:55:23] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
[17:55:57] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
[17:56:32] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
[17:57:07] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
[17:57:43] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
[17:58:18] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
[17:58:54] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
[17:59:28] Block-level synthesis in progress, 6 of 61 jobs complete, 2 jobs running.
[18:00:03] Block-level synthesis in progress, 6 of 61 jobs complete, 5 jobs running.
[18:00:37] Block-level synthesis in progress, 7 of 61 jobs complete, 7 jobs running.
[18:01:12] Block-level synthesis in progress, 10 of 61 jobs complete, 5 jobs running.
[18:01:47] Block-level synthesis in progress, 10 of 61 jobs complete, 7 jobs running.
[18:02:22] Block-level synthesis in progress, 11 of 61 jobs complete, 7 jobs running.
[18:02:57] Block-level synthesis in progress, 11 of 61 jobs complete, 8 jobs running.
[18:03:32] Block-level synthesis in progress, 11 of 61 jobs complete, 8 jobs running.
[18:04:06] Block-level synthesis in progress, 11 of 61 jobs complete, 8 jobs running.
[18:04:42] Block-level synthesis in progress, 12 of 61 jobs complete, 7 jobs running.
[18:05:16] Block-level synthesis in progress, 14 of 61 jobs complete, 5 jobs running.
[18:05:52] Block-level synthesis in progress, 14 of 61 jobs complete, 6 jobs running.
[18:06:28] Block-level synthesis in progress, 16 of 61 jobs complete, 6 jobs running.
[18:07:04] Block-level synthesis in progress, 18 of 61 jobs complete, 4 jobs running.
[18:07:38] Block-level synthesis in progress, 19 of 61 jobs complete, 6 jobs running.
[18:08:13] Block-level synthesis in progress, 19 of 61 jobs complete, 8 jobs running.
[18:08:47] Block-level synthesis in progress, 20 of 61 jobs complete, 7 jobs running.
[18:09:22] Block-level synthesis in progress, 20 of 61 jobs complete, 7 jobs running.
[18:09:57] Block-level synthesis in progress, 20 of 61 jobs complete, 8 jobs running.
[18:10:32] Block-level synthesis in progress, 21 of 61 jobs complete, 7 jobs running.
[18:11:08] Block-level synthesis in progress, 23 of 61 jobs complete, 5 jobs running.
[18:11:45] Block-level synthesis in progress, 23 of 61 jobs complete, 6 jobs running.
[18:12:20] Block-level synthesis in progress, 25 of 61 jobs complete, 6 jobs running.
[18:12:57] Block-level synthesis in progress, 29 of 61 jobs complete, 2 jobs running.
[18:13:32] Block-level synthesis in progress, 29 of 61 jobs complete, 8 jobs running.
[18:14:08] Block-level synthesis in progress, 32 of 61 jobs complete, 5 jobs running.
[18:14:44] Block-level synthesis in progress, 33 of 61 jobs complete, 6 jobs running.
[18:15:23] Block-level synthesis in progress, 33 of 61 jobs complete, 7 jobs running.
[18:15:59] Block-level synthesis in progress, 33 of 61 jobs complete, 8 jobs running.
[18:16:37] Block-level synthesis in progress, 33 of 61 jobs complete, 8 jobs running.
[18:17:11] Block-level synthesis in progress, 33 of 61 jobs complete, 8 jobs running.
[18:17:50] Block-level synthesis in progress, 33 of 61 jobs complete, 8 jobs running.
[18:18:27] Block-level synthesis in progress, 33 of 61 jobs complete, 8 jobs running.
[18:19:03] Block-level synthesis in progress, 34 of 61 jobs complete, 7 jobs running.
[18:19:38] Block-level synthesis in progress, 37 of 61 jobs complete, 5 jobs running.
[18:20:15] Block-level synthesis in progress, 38 of 61 jobs complete, 6 jobs running.
[18:20:49] Block-level synthesis in progress, 39 of 61 jobs complete, 6 jobs running.
[18:21:26] Block-level synthesis in progress, 39 of 61 jobs complete, 8 jobs running.
[18:22:01] Block-level synthesis in progress, 41 of 61 jobs complete, 6 jobs running.
[18:22:40] Block-level synthesis in progress, 41 of 61 jobs complete, 8 jobs running.
[18:23:16] Block-level synthesis in progress, 41 of 61 jobs complete, 8 jobs running.
[18:23:53] Block-level synthesis in progress, 41 of 61 jobs complete, 8 jobs running.
[18:24:29] Block-level synthesis in progress, 41 of 61 jobs complete, 8 jobs running.
[18:25:05] Block-level synthesis in progress, 42 of 61 jobs complete, 7 jobs running.
[18:25:43] Block-level synthesis in progress, 44 of 61 jobs complete, 5 jobs running.
[18:26:19] Block-level synthesis in progress, 46 of 61 jobs complete, 6 jobs running.
[18:26:55] Block-level synthesis in progress, 48 of 61 jobs complete, 5 jobs running.
[18:27:34] Block-level synthesis in progress, 48 of 61 jobs complete, 7 jobs running.
[18:28:09] Block-level synthesis in progress, 52 of 61 jobs complete, 4 jobs running.
[18:28:46] Block-level synthesis in progress, 52 of 61 jobs complete, 6 jobs running.
[18:29:21] Block-level synthesis in progress, 52 of 61 jobs complete, 6 jobs running.
[18:29:59] Block-level synthesis in progress, 52 of 61 jobs complete, 6 jobs running.
[18:30:35] Block-level synthesis in progress, 52 of 61 jobs complete, 6 jobs running.
[18:31:06] Block-level synthesis in progress, 52 of 61 jobs complete, 6 jobs running.
[18:31:49] Block-level synthesis in progress, 53 of 61 jobs complete, 5 jobs running.
[18:32:29] Block-level synthesis in progress, 55 of 61 jobs complete, 3 jobs running.
[18:33:09] Block-level synthesis in progress, 55 of 61 jobs complete, 3 jobs running.
[18:33:45] Block-level synthesis in progress, 57 of 61 jobs complete, 1 job running.
[18:34:23] Block-level synthesis in progress, 57 of 61 jobs complete, 3 jobs running.
[18:34:58] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
[18:35:37] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
[18:36:13] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
[18:36:51] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
[18:37:27] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
[18:38:06] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
[18:38:44] Block-level synthesis in progress, 60 of 61 jobs complete, 0 jobs running.
[18:39:22] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
[18:39:57] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
[18:40:36] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
[18:41:13] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
[18:41:52] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
[18:42:32] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
[18:43:10] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
[18:43:45] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
[18:44:23] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
[18:45:00] Block-level synthesis in progress, 61 of 61 jobs complete, 0 jobs running.
[18:45:38] Top-level synthesis in progress.
[18:46:17] Top-level synthesis in progress.
[18:46:56] Top-level synthesis in progress.
[18:47:32] Top-level synthesis in progress.
[18:48:10] Top-level synthesis in progress.
[18:48:50] Top-level synthesis in progress.
[18:49:28] Top-level synthesis in progress.
[18:50:04] Top-level synthesis in progress.
[18:50:45] Top-level synthesis in progress.
[18:51:23] Run vpl: Step synth: Completed
[18:51:23] Run vpl: Step impl: Started
[19:21:46] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 40m 55s 

[19:21:46] Starting logic optimization..
[19:27:02] Phase 1 Retarget
[19:28:19] Phase 2 Constant propagation
[19:28:57] Phase 3 Sweep
[19:31:27] Phase 4 BUFG optimization
[19:32:04] Phase 5 Shift Register Optimization
[19:32:41] Phase 6 Post Processing Netlist
[19:40:53] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 19m 07s 

[19:40:53] Starting logic placement..
[19:42:52] Phase 1 Placer Initialization
[19:42:52] Phase 1.1 Placer Initialization Netlist Sorting
[19:50:41] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[19:55:19] Phase 1.3 Build Placer Netlist Model
[20:01:51] Phase 1.4 Constrain Clocks/Macros
[20:02:27] Phase 2 Global Placement
[20:02:27] Phase 2.1 Floorplanning
[20:03:45] Phase 2.1.1 Partition Driven Placement
[20:03:45] Phase 2.1.1.1 PBP: Partition Driven Placement
[20:04:26] Phase 2.1.1.2 PBP: Clock Region Placement
[20:07:05] Phase 2.1.1.3 PBP: Compute Congestion
[20:07:05] Phase 2.1.1.4 PBP: UpdateTiming
[20:08:25] Phase 2.1.1.5 PBP: Add part constraints
[20:09:06] Phase 2.2 Update Timing before SLR Path Opt
[20:09:06] Phase 2.3 Global Placement Core
[20:23:06] Phase 2.3.1 Physical Synthesis In Placer
[20:29:56] Phase 3 Detail Placement
[20:29:56] Phase 3.1 Commit Multi Column Macros
[20:29:56] Phase 3.2 Commit Most Macros & LUTRAMs
[20:35:01] Phase 3.3 Small Shape DP
[20:35:01] Phase 3.3.1 Small Shape Clustering
[20:36:07] Phase 3.3.2 Flow Legalize Slice Clusters
[20:36:07] Phase 3.3.3 Slice Area Swap
[20:38:18] Phase 3.4 Place Remaining
[20:39:03] Phase 3.5 Re-assign LUT pins
[20:39:50] Phase 3.6 Pipeline Register Optimization
[20:39:50] Phase 3.7 Fast Optimization
[20:41:51] Phase 4 Post Placement Optimization and Clean-Up
[20:41:51] Phase 4.1 Post Commit Optimization
[20:46:41] Phase 4.1.1 Post Placement Optimization
[20:47:20] Phase 4.1.1.1 BUFG Insertion
[20:47:20] Phase 1 Physical Synthesis Initialization
[20:48:46] Phase 4.1.1.2 BUFG Replication
[20:50:58] Phase 4.1.1.3 Replication
[20:53:47] Phase 4.2 Post Placement Cleanup
[20:54:31] Phase 4.3 Placer Reporting
[20:54:31] Phase 4.3.1 Print Estimated Congestion
[20:55:19] Phase 4.4 Final Placement Cleanup
[21:30:19] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 49m 25s 

[21:30:19] Starting logic routing..
[21:33:38] Phase 1 Build RT Design
[21:38:58] Phase 2 Router Initialization
[21:38:58] Phase 2.1 Fix Topology Constraints
[21:39:37] Phase 2.2 Pre Route Cleanup
[21:39:37] Phase 2.3 Global Clock Net Routing
[21:41:43] Phase 2.4 Update Timing
[21:48:32] Phase 2.5 Update Timing for Bus Skew
[21:48:32] Phase 2.5.1 Update Timing
[21:51:16] Phase 3 Initial Routing
[21:51:16] Phase 3.1 Global Routing
[21:53:54] Phase 4 Rip-up And Reroute
[21:53:54] Phase 4.1 Global Iteration 0
[22:02:59] Phase 4.2 Global Iteration 1
[22:06:07] Phase 4.3 Global Iteration 2
[22:08:04] Phase 4.4 Global Iteration 3
[22:10:39] Phase 4.5 Global Iteration 4
[22:11:17] Phase 5 Delay and Skew Optimization
[22:11:17] Phase 5.1 Delay CleanUp
[22:11:57] Phase 5.2 Clock Skew Optimization
[22:11:57] Phase 6 Post Hold Fix
[22:11:57] Phase 6.1 Hold Fix Iter
[22:11:57] Phase 6.1.1 Update Timing
[22:15:59] Phase 7 Route finalize
[22:16:38] Phase 8 Verifying routed nets
[22:17:19] Phase 9 Depositing Routes
[22:19:21] Phase 10 Route finalize
[22:19:21] Phase 11 Post Router Timing
[22:22:42] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 52m 22s 

[22:22:42] Starting bitstream generation..
[23:39:58] Creating bitmap...
[00:17:33] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
[00:17:33] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 01h 54m 51s 
[00:19:12] Run vpl: Step impl: Completed
[00:19:45] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [00:20:34] Run run_link: Step vpl: Completed
Time (s): cpu = 00:13:50 ; elapsed = 06:39:49 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 277245 ; free virtual = 390908
INFO: [v++ 60-1443] [00:20:34] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/run_link
INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 300, Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -a /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/address_map.xml -sdsl /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/sdsl.dat -xclbin /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/xclbin_orig.xml -rtd /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/vinc.rtd -o /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/vinc.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/vinc.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [00:20:46] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 277329 ; free virtual = 391031
INFO: [v++ 60-1443] [00:20:46] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/vinc.rtd --append-section :JSON:/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/vinc_xml.rtd --add-section BUILD_METADATA:JSON:/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/vinc_build.rtd --add-section EMBEDDED_METADATA:RAW:/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/vinc.xml --add-section SYSTEM_METADATA:RAW:/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/systemDiagramModelSlrBaseAddress.json --output /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/vinc.xclbin
INFO: [v++ 60-1454] Run Directory: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/run_link
XRT Build Version: 2.8.743 (2020.2)
       Build Date: 2020-11-16 00:19:11
          Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 440 bytes
Format : JSON
File   : '/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 39369758 bytes
Format : RAW
File   : '/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 274 bytes
Format : JSON
File   : '/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/vinc_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2958 bytes
Format : JSON
File   : '/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/vinc_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 2754 bytes
Format : RAW
File   : '/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/vinc.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 5674 bytes
Format : RAW
File   : '/iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (39391823 bytes) to the output file: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/vinc.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [00:20:51] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:05 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 276939 ; free virtual = 390756
INFO: [v++ 60-1443] [00:20:51] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/vinc.xclbin.info --input /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/vinc.xclbin
INFO: [v++ 60-1454] Run Directory: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/run_link
INFO: [v++ 60-1441] [00:20:53] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 276711 ; free virtual = 390501
INFO: [v++ 60-1443] [00:20:53] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/link/run_link
INFO: [v++ 60-1441] [00:20:53] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical = 276739 ; free virtual = 390529
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/reports/link/system_estimate_vinc.xtxt
INFO: [v++ 60-586] Created /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/vinc.ltx
INFO: [v++ 60-586] Created vinc.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/reports/link/v++_link_vinc_guidance.html
	Timing Report: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/reports/link/imp/impl_1_xilinx_u200_xdma_201830_2_bb_locked_timing_summary_routed.rpt
	Vivado Log: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/logs/link/vivado.log
	Steps Log File: /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /iu_home/iu7109/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_2/vinc.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 6h 42m 23s
INFO: [v++ 60-1653] Closing dispatch client.
\end{lstlisting}
\end{center}