# Dual Bank Flash Configuration Guide

## ğŸ“‹ Overview

ì´ ê°€ì´ë“œëŠ” ZGWì˜ ì•ˆì „í•œ OTA ì—…ë°ì´íŠ¸ë¥¼ ìœ„í•œ **ë“€ì–¼ ë±…í¬ Flash êµ¬ì„±**ì„ ì„¤ëª…í•©ë‹ˆë‹¤.

---

## ğŸ—ï¸ Architecture

### **Memory Layout**

```
TC375 PFLASH (Total 6MB):
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Bank A (0xA0000000 - 0xA01FFFFF, 2MB)          â”‚
â”‚   â”œâ”€ 0xA0000000: Reset Vector                  â”‚
â”‚   â”œâ”€ 0xA0000100: SW Metadata (256 bytes)       â”‚
â”‚   â””â”€ 0xA0000200: Application Code              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Bank B (0xA0200000 - 0xA03FFFFF, 2MB)          â”‚
â”‚   â”œâ”€ 0xA0200000: Reset Vector                  â”‚
â”‚   â”œâ”€ 0xA0200100: SW Metadata (256 bytes)       â”‚
â”‚   â””â”€ 0xA0200200: Application Code              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Reserved (0xA0400000 - 0xA05FFFFF, 2MB)        â”‚
â”‚   â””â”€ Future use / Multi-core CPU1/CPU2         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### **Dual Bank OTA Flow**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Boot: Bank A (v1.0.0)                           â”‚
â”‚   â†’ Read Marker: 0xAAAAAAAA                    â”‚
â”‚   â†’ Execute from 0xA0000000                     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ OTA: VMG sends v2.0.0                           â”‚
â”‚   â†’ SPI Flash (0x00000000)                      â”‚
â”‚   â†’ Copy to Bank B (0xA0200000) â† Standby!      â”‚
â”‚   â†’ Verify CRC32                                â”‚
â”‚   â†’ Set Bootloader Flag                         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Reboot: Bootloader                              â”‚
â”‚   â†’ Switch Marker: 0xBBBBBBBB                   â”‚
â”‚   â†’ Boot from Bank B (v2.0.0)                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Next OTA: v3.0.0                                â”‚
â”‚   â†’ Copy to Bank A (0xA0000000) â† Standby!      â”‚
â”‚   â†’ Ping-Pong forever...                        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ› ï¸ Build Configuration

### **Step 1: Create Two Build Configurations**

#### **AURIX Studio ì„¤ì •**

1. **Project Explorer** â†’ `Zonal_Gateway` ìš°í´ë¦­
2. **Build Configurations** â†’ **Manage...**
3. **New...** í´ë¦­:
   - **Name**: `TriCore Debug (Bank A)`
   - **Copy settings from**: `TriCore Debug (TASKING)`
4. ë‹¤ì‹œ **New...** í´ë¦­:
   - **Name**: `TriCore Debug (Bank B)`
   - **Copy settings from**: `TriCore Debug (TASKING)`

### **Step 2: Configure Linker Scripts**

#### **Bank A Configuration**

1. **Project Properties** â†’ **C/C++ Build** â†’ **Settings**
2. **TASKING Linker** â†’ **Script File**
3. **Browse...** â†’ `Lcf_Tasking_BankA.lsl` ì„ íƒ

#### **Bank B Configuration**

1. ìœ„ì™€ ë™ì¼í•œ ê³¼ì •
2. **Script File** â†’ `Lcf_Tasking_BankB.lsl` ì„ íƒ

---

## ğŸ”¨ Building Both Banks

### **Option A: Manual Build (ê°œë°œ ì¤‘)**

```powershell
# Bank A ë¹Œë“œ
Project â†’ Build Configurations â†’ Set Active â†’ TriCore Debug (Bank A)
Project â†’ Build Project

# Bank B ë¹Œë“œ
Project â†’ Build Configurations â†’ Set Active â†’ TriCore Debug (Bank B)
Project â†’ Build Project
```

**ê²°ê³¼:**
- `TriCore Debug (Bank A)/Zonal_Gateway_BankA.elf`
- `TriCore Debug (Bank B)/Zonal_Gateway_BankB.elf`

### **Option B: Batch Build (ê¶Œì¥)**

```powershell
# AURIX Studio
Project â†’ Build Configurations â†’ Build All
```

---

## ğŸ“¥ Flashing Both Banks

### **Step 1: Flash Bank A**

1. **Debug Configuration** ìƒì„±:
   - **Name**: `Debug (Bank A)`
   - **C/C++ Application**: `TriCore Debug (Bank A)/Zonal_Gateway_BankA.elf`

2. **Run** â†’ **Debug Configurations...**
3. **AURIX Second Generation - Default Debug** ì„ íƒ
4. **Debug** í´ë¦­

### **Step 2: Flash Bank B (ë™ì¼í•œ ì½”ë“œ)**

1. **Debug Configuration** ìƒì„±:
   - **Name**: `Debug (Bank B)`
   - **C/C++ Application**: `TriCore Debug (Bank B)/Zonal_Gateway_BankB.elf`

2. **Debug** ì‹¤í–‰

---

## âœ… Verification

### **UART Output í™•ì¸**

```
*** BOOT INFORMATION ***
Reset Vector: 0xA0000000
Current PC:   0xA0000234
Running from: Bank A âœ“
************************

[MCU Bank] Bank A is ACTIVE (0xA0000000)
[MCU Bank] Bank B is STANDBY (0xA0200000)
[VCI] SW Version: 1.0.0 (from Bank A metadata)
```

### **Memory Verify (via Debugger)**

```
Bank A (0xA0000000):
  â†’ Reset Vector: 0xA0000000
  â†’ First Instruction: Non-zero

Bank B (0xA0200000):
  â†’ Reset Vector: 0xA0200000
  â†’ First Instruction: Non-zero (same as Bank A)
```

---

## ğŸ§ª OTA Testing

### **Test Scenario 1: Bank A â†’ Bank B Update**

```python
# Python OTA Test
import socket

# 1. Connect to ZGW
sock = socket.socket(socket.AF_INET, socket.SOCK_TCP)
sock.connect(('192.168.1.10', 13400))

# 2. Send SW Package (v2.0.0)
#    â†’ ZGW detects: Running from Bank A
#    â†’ Writes to: Bank B (0xA0200000)

# 3. Reboot ZGW
#    â†’ Bootloader switches to Bank B
#    â†’ New UART output: "Running from: Bank B âœ“"
```

### **Test Scenario 2: Rollback Test**

```
1. Update from Bank A (v1.0.0) to Bank B (v2.0.0)
2. New SW has bug â†’ Manual reboot
3. Bootloader detects error â†’ Rollback to Bank A
4. Safe fallback to v1.0.0 âœ“
```

---

## ğŸ“Š Comparison: Bank A vs Bank B

| Feature | Bank A (0xA0000000) | Bank B (0xA0200000) |
|---------|---------------------|---------------------|
| Size | 2MB | 2MB |
| Reset Vector | 0xA0000000 | 0xA0200000 |
| Trap Vector | 0x80000100 | 0x80200100 |
| Interrupt Vector | 0x802FE000 | 0x804FE000 |
| SW Metadata | 0xA0000100 | 0xA0200100 |
| Application Code | 0xA0000200+ | 0xA0200200+ |
| Linker Script | `Lcf_Tasking_BankA.lsl` | `Lcf_Tasking_BankB.lsl` |
| Use Case | Current Stable SW | OTA Update Target |

---

## ğŸš¨ Important Notes

### **âš ï¸ Never Erase Both Banks!**
- ìµœì†Œ í•œ ìª½ BankëŠ” í•­ìƒ ìœ íš¨í•œ ì½”ë“œ ë³´ìœ 
- OTA ì‹¤íŒ¨ ì‹œ Rollback ë³´ì¥

### **âš ï¸ Metadata Synchronization**
- ê° Bankì˜ Metadata (0xA0x00100)ì— ë²„ì „ ì •ë³´ ì €ì¥
- VCI ì½ê¸° ì‹œ Active Bankì˜ Metadata ì‚¬ìš©

### **âš ï¸ Bootloader Requirements**
- Bank Marker (DFLASH) ì½ê¸°/ì“°ê¸°
- CRC32 ê²€ì¦ (ì„ íƒì‚¬í•­, ë¹ ë¥¸ ë¶€íŒ…)
- Bank ì „í™˜ ë¡œì§

---

## ğŸ¯ Next Steps

1. âœ… **Linker Script êµ¬ì„± ì™„ë£Œ** (Bank A/B)
2. â³ **ë‘ ë±…í¬ ëª¨ë‘ ë¹Œë“œ & í”Œë˜ì‹œ**
3. â³ **UART ì¶œë ¥ìœ¼ë¡œ Active Bank í™•ì¸**
4. â³ **OTA í…ŒìŠ¤íŠ¸ (Bank A â†’ Bank B)**
5. â³ **Bootloader êµ¬í˜„** (Bank ì „í™˜)

---

## ğŸ“ Build Summary

```bash
# Current Files
â”œâ”€â”€ Lcf_Tasking_Tricore_Tc.lsl    # Original (deprecated)
â”œâ”€â”€ Lcf_Tasking_BankA.lsl         # âœ“ Bank A (0xA0000000)
â””â”€â”€ Lcf_Tasking_BankB.lsl         # âœ“ Bank B (0xA0200000)

# Build Outputs
â”œâ”€â”€ TriCore Debug (Bank A)/
â”‚   â””â”€â”€ Zonal_Gateway_BankA.elf   # Flash to 0xA0000000
â””â”€â”€ TriCore Debug (Bank B)/
    â””â”€â”€ Zonal_Gateway_BankB.elf   # Flash to 0xA0200000
```

---

## âœ… Checklist

- [ ] AURIX Studioì—ì„œ ë‘ Build Configuration ìƒì„±
- [ ] Bank A ë¹Œë“œ ì„±ê³µ
- [ ] Bank B ë¹Œë“œ ì„±ê³µ
- [ ] Bank A í”Œë˜ì‹œ ì™„ë£Œ
- [ ] Bank B í”Œë˜ì‹œ ì™„ë£Œ
- [ ] UARTë¡œ Active Bank í™•ì¸
- [ ] OTA í…ŒìŠ¤íŠ¸ (SPI Flash â†’ MCU PFLASH)
- [ ] Bootloader í”Œë˜ê·¸ í™•ì¸
- [ ] Bank ì „í™˜ í…ŒìŠ¤íŠ¸

**ëª¨ë“  ì²´í¬ë¦¬ìŠ¤íŠ¸ ì™„ë£Œ â†’ ì•ˆì „í•œ OTA ì‹œìŠ¤í…œ ì™„ì„±!** ğŸ‰

