# Tiny Tapeout project information
project:
  title:        "Fms transmision automatica"      # Project title
  author:       "Allan Rodas"                     # Your name
  description:  "Controlador de cambios para auto" # One line description of what your project does
  language:     "Verilog"                         # Other examples: SystemVerilog, Amaranth, VHDL
  clock_hz:     1000000                           # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 um.
  tiles: "1x1"                                    # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_"
  top_module:  "tt_um_allanrodas74"

  # List your project's source files here (must be in ./src)
  source_files:
    - "tt_user_module.v"
    - "tt_Maquina_Top.v"
    - "tt_Maquina.v"

# The pinout of your project
pinout:
  ui[0]: "ena"
  ui[1]: "clk"
  ui[2]: "rst_n"
  ui[3]: "P"
  ui[4]: "R"
  ui[5]: "N"
  ui[6]: "D"
  ui[7]: ""

  uo[0]: "D1"
  uo[1]: "D2"
  uo[2]: "D3"
  uo[3]: "D4"
  uo[4]: "P1"
  uo[5]: "N1"
  uo[6]: "R1"
  uo[7]: ""

  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

yaml_version: 6
