
#include "perf-timer-events.hpp"


std::vector<PerfEvent> get_all_events() {
    static std::vector<PerfEvent> ALL = {
        ARITH_DIVIDER_ACTIVE              ,
        BACLEARS_ANY                      ,
        BR_INST_RETIRED_ALL_BRANCHES      ,
        BR_INST_RETIRED_ALL_BRANCHES_PEBS ,
        BR_INST_RETIRED_COND_NTAKEN       ,
        BR_INST_RETIRED_CONDITIONAL       ,
        BR_INST_RETIRED_FAR_BRANCH        ,
        BR_INST_RETIRED_NEAR_CALL         ,
        BR_INST_RETIRED_NEAR_RETURN       ,
        BR_INST_RETIRED_NEAR_TAKEN        ,
        BR_INST_RETIRED_NOT_TAKEN         ,
        BR_MISP_RETIRED_ALL_BRANCHES      ,
        BR_MISP_RETIRED_ALL_BRANCHES_PEBS ,
        BR_MISP_RETIRED_CONDITIONAL       ,
        BR_MISP_RETIRED_NEAR_CALL         ,
        BR_MISP_RETIRED_NEAR_TAKEN        ,
        CPU_CLK_THREAD_UNHALTED_ONE_THREAD_ACTIVE,
        CPU_CLK_THREAD_UNHALTED_REF_XCLK  ,
        CPU_CLK_THREAD_UNHALTED_REF_XCLK_ANY,
        CPU_CLK_UNHALTED_ONE_THREAD_ACTIVE,
        CPU_CLK_UNHALTED_REF_TSC          ,
        CPU_CLK_UNHALTED_REF_XCLK         ,
        CPU_CLK_UNHALTED_REF_XCLK_ANY     ,
        CPU_CLK_UNHALTED_RING0_TRANS      ,
        CPU_CLK_UNHALTED_THREAD           ,
        CPU_CLK_UNHALTED_THREAD_ANY       ,
        CPU_CLK_UNHALTED_THREAD_P         ,
        CPU_CLK_UNHALTED_THREAD_P_ANY     ,
        CYCLE_ACTIVITY_CYCLES_L1D_MISS    ,
        CYCLE_ACTIVITY_CYCLES_L2_MISS     ,
        CYCLE_ACTIVITY_CYCLES_L3_MISS     ,
        CYCLE_ACTIVITY_CYCLES_MEM_ANY     ,
        CYCLE_ACTIVITY_STALLS_L1D_MISS    ,
        CYCLE_ACTIVITY_STALLS_L2_MISS     ,
        CYCLE_ACTIVITY_STALLS_L3_MISS     ,
        CYCLE_ACTIVITY_STALLS_MEM_ANY     ,
        CYCLE_ACTIVITY_STALLS_TOTAL       ,
        DSB2MITE_SWITCHES_PENALTY_CYCLES  ,
        DTLB_LOAD_MISSES_MISS_CAUSES_A_WALK,
        DTLB_LOAD_MISSES_STLB_HIT         ,
        DTLB_LOAD_MISSES_WALK_ACTIVE      ,
        DTLB_LOAD_MISSES_WALK_COMPLETED   ,
        DTLB_LOAD_MISSES_WALK_COMPLETED_1G,
        DTLB_LOAD_MISSES_WALK_COMPLETED_2M_4M,
        DTLB_LOAD_MISSES_WALK_COMPLETED_4K,
        DTLB_LOAD_MISSES_WALK_PENDING     ,
        DTLB_STORE_MISSES_MISS_CAUSES_A_WALK,
        DTLB_STORE_MISSES_STLB_HIT        ,
        DTLB_STORE_MISSES_WALK_ACTIVE     ,
        DTLB_STORE_MISSES_WALK_COMPLETED  ,
        DTLB_STORE_MISSES_WALK_COMPLETED_1G,
        DTLB_STORE_MISSES_WALK_COMPLETED_2M_4M,
        DTLB_STORE_MISSES_WALK_COMPLETED_4K,
        DTLB_STORE_MISSES_WALK_PENDING    ,
        EPT_WALK_PENDING                  ,
        EXE_ACTIVITY_1_PORTS_UTIL         ,
        EXE_ACTIVITY_2_PORTS_UTIL         ,
        EXE_ACTIVITY_3_PORTS_UTIL         ,
        EXE_ACTIVITY_4_PORTS_UTIL         ,
        EXE_ACTIVITY_BOUND_ON_STORES      ,
        EXE_ACTIVITY_EXE_BOUND_0_PORTS    ,
        FP_ARITH_INST_RETIRED_128B_PACKED_DOUBLE,
        FP_ARITH_INST_RETIRED_128B_PACKED_SINGLE,
        FP_ARITH_INST_RETIRED_256B_PACKED_DOUBLE,
        FP_ARITH_INST_RETIRED_256B_PACKED_SINGLE,
        FP_ARITH_INST_RETIRED_SCALAR_DOUBLE,
        FP_ARITH_INST_RETIRED_SCALAR_SINGLE,
        FP_ASSIST_ANY                     ,
        FRONTEND_RETIRED_DSB_MISS         ,
        FRONTEND_RETIRED_ITLB_MISS        ,
        FRONTEND_RETIRED_L1I_MISS         ,
        FRONTEND_RETIRED_L2_MISS          ,
        FRONTEND_RETIRED_LATENCY_GE_128   ,
        FRONTEND_RETIRED_LATENCY_GE_16    ,
        FRONTEND_RETIRED_LATENCY_GE_2     ,
        FRONTEND_RETIRED_LATENCY_GE_256   ,
        FRONTEND_RETIRED_LATENCY_GE_2_BUBBLES_GE_1,
        FRONTEND_RETIRED_LATENCY_GE_2_BUBBLES_GE_2,
        FRONTEND_RETIRED_LATENCY_GE_2_BUBBLES_GE_3,
        FRONTEND_RETIRED_LATENCY_GE_32    ,
        FRONTEND_RETIRED_LATENCY_GE_4     ,
        FRONTEND_RETIRED_LATENCY_GE_512   ,
        FRONTEND_RETIRED_LATENCY_GE_64    ,
        FRONTEND_RETIRED_LATENCY_GE_8     ,
        FRONTEND_RETIRED_STLB_MISS        ,
        HLE_RETIRED_ABORTED               ,
        HLE_RETIRED_ABORTED_EVENTS        ,
        HLE_RETIRED_ABORTED_MEM           ,
        HLE_RETIRED_ABORTED_MEMTYPE       ,
        HLE_RETIRED_ABORTED_TIMER         ,
        HLE_RETIRED_ABORTED_UNFRIENDLY    ,
        HLE_RETIRED_COMMIT                ,
        HLE_RETIRED_START                 ,
        HW_INTERRUPTS_RECEIVED            ,
        ICACHE_16B_IFDATA_STALL           ,
        ICACHE_64B_IFTAG_HIT              ,
        ICACHE_64B_IFTAG_MISS             ,
        ICACHE_64B_IFTAG_STALL            ,
        IDQ_ALL_DSB_CYCLES_4_UOPS         ,
        IDQ_ALL_DSB_CYCLES_ANY_UOPS       ,
        IDQ_ALL_MITE_CYCLES_4_UOPS        ,
        IDQ_ALL_MITE_CYCLES_ANY_UOPS      ,
        IDQ_DSB_CYCLES                    ,
        IDQ_DSB_UOPS                      ,
        IDQ_MITE_CYCLES                   ,
        IDQ_MITE_UOPS                     ,
        IDQ_MS_CYCLES                     ,
        IDQ_MS_DSB_CYCLES                 ,
        IDQ_MS_MITE_UOPS                  ,
        IDQ_MS_SWITCHES                   ,
        IDQ_MS_UOPS                       ,
        IDQ_UOPS_NOT_DELIVERED_CORE       ,
        IDQ_UOPS_NOT_DELIVERED_CYCLES_0_UOPS_DELIV_CORE,
        IDQ_UOPS_NOT_DELIVERED_CYCLES_FE_WAS_OK,
        IDQ_UOPS_NOT_DELIVERED_CYCLES_LE_1_UOP_DELIV_CORE,
        IDQ_UOPS_NOT_DELIVERED_CYCLES_LE_2_UOP_DELIV_CORE,
        IDQ_UOPS_NOT_DELIVERED_CYCLES_LE_3_UOP_DELIV_CORE,
        ILD_STALL_LCP                     ,
        INST_RETIRED_ANY                  ,
        INST_RETIRED_ANY_P                ,
        INST_RETIRED_PREC_DIST            ,
        INST_RETIRED_TOTAL_CYCLES_PS      ,
        INT_MISC_CLEAR_RESTEER_CYCLES     ,
        INT_MISC_RECOVERY_CYCLES          ,
        INT_MISC_RECOVERY_CYCLES_ANY      ,
        ITLB_ITLB_FLUSH                   ,
        ITLB_MISSES_MISS_CAUSES_A_WALK    ,
        ITLB_MISSES_STLB_HIT              ,
        ITLB_MISSES_WALK_ACTIVE           ,
        ITLB_MISSES_WALK_COMPLETED        ,
        ITLB_MISSES_WALK_COMPLETED_1G     ,
        ITLB_MISSES_WALK_COMPLETED_2M_4M  ,
        ITLB_MISSES_WALK_COMPLETED_4K     ,
        ITLB_MISSES_WALK_PENDING          ,
        L1D_REPLACEMENT                   ,
        L1D_PEND_MISS_FB_FULL             ,
        L1D_PEND_MISS_PENDING             ,
        L1D_PEND_MISS_PENDING_CYCLES      ,
        L1D_PEND_MISS_PENDING_CYCLES_ANY  ,
        L2_LINES_IN_ALL                   ,
        L2_LINES_OUT_NON_SILENT           ,
        L2_LINES_OUT_SILENT               ,
        L2_LINES_OUT_USELESS_HWPF         ,
        L2_LINES_OUT_USELESS_PREF         ,
        L2_RQSTS_ALL_CODE_RD              ,
        L2_RQSTS_ALL_DEMAND_DATA_RD       ,
        L2_RQSTS_ALL_DEMAND_MISS          ,
        L2_RQSTS_ALL_DEMAND_REFERENCES    ,
        L2_RQSTS_ALL_PF                   ,
        L2_RQSTS_ALL_RFO                  ,
        L2_RQSTS_CODE_RD_HIT              ,
        L2_RQSTS_CODE_RD_MISS             ,
        L2_RQSTS_DEMAND_DATA_RD_HIT       ,
        L2_RQSTS_DEMAND_DATA_RD_MISS      ,
        L2_RQSTS_MISS                     ,
        L2_RQSTS_PF_HIT                   ,
        L2_RQSTS_PF_MISS                  ,
        L2_RQSTS_REFERENCES               ,
        L2_RQSTS_RFO_HIT                  ,
        L2_RQSTS_RFO_MISS                 ,
        L2_TRANS_L2_WB                    ,
        LD_BLOCKS_NO_SR                   ,
        LD_BLOCKS_STORE_FORWARD           ,
        LD_BLOCKS_PARTIAL_ADDRESS_ALIAS   ,
        LOAD_HIT_PRE_SW_PF                ,
        LONGEST_LAT_CACHE_MISS            ,
        LONGEST_LAT_CACHE_REFERENCE       ,
        LSD_CYCLES_4_UOPS                 ,
        LSD_CYCLES_ACTIVE                 ,
        LSD_UOPS                          ,
        MACHINE_CLEARS_COUNT              ,
        MACHINE_CLEARS_MEMORY_ORDERING    ,
        MACHINE_CLEARS_SMC                ,
        MEM_INST_RETIRED_ALL_LOADS        ,
        MEM_INST_RETIRED_ALL_STORES       ,
        MEM_INST_RETIRED_LOCK_LOADS       ,
        MEM_INST_RETIRED_SPLIT_LOADS      ,
        MEM_INST_RETIRED_SPLIT_STORES     ,
        MEM_INST_RETIRED_STLB_MISS_LOADS  ,
        MEM_INST_RETIRED_STLB_MISS_STORES ,
        MEM_LOAD_L3_HIT_RETIRED_XSNP_HIT  ,
        MEM_LOAD_L3_HIT_RETIRED_XSNP_HITM ,
        MEM_LOAD_L3_HIT_RETIRED_XSNP_MISS ,
        MEM_LOAD_L3_HIT_RETIRED_XSNP_NONE ,
        MEM_LOAD_MISC_RETIRED_UC          ,
        MEM_LOAD_RETIRED_FB_HIT           ,
        MEM_LOAD_RETIRED_L1_HIT           ,
        MEM_LOAD_RETIRED_L1_MISS          ,
        MEM_LOAD_RETIRED_L2_HIT           ,
        MEM_LOAD_RETIRED_L2_MISS          ,
        MEM_LOAD_RETIRED_L3_HIT           ,
        MEM_LOAD_RETIRED_L3_MISS          ,
        MEM_TRANS_RETIRED_LOAD_LATENCY_GT_128,
        MEM_TRANS_RETIRED_LOAD_LATENCY_GT_16,
        MEM_TRANS_RETIRED_LOAD_LATENCY_GT_256,
        MEM_TRANS_RETIRED_LOAD_LATENCY_GT_32,
        MEM_TRANS_RETIRED_LOAD_LATENCY_GT_4,
        MEM_TRANS_RETIRED_LOAD_LATENCY_GT_512,
        MEM_TRANS_RETIRED_LOAD_LATENCY_GT_64,
        MEM_TRANS_RETIRED_LOAD_LATENCY_GT_8,
        MEMORY_DISAMBIGUATION_HISTORY_RESET,
        OFFCORE_REQUESTS_ALL_DATA_RD      ,
        OFFCORE_REQUESTS_ALL_REQUESTS     ,
        OFFCORE_REQUESTS_DEMAND_CODE_RD   ,
        OFFCORE_REQUESTS_DEMAND_DATA_RD   ,
        OFFCORE_REQUESTS_DEMAND_RFO       ,
        OFFCORE_REQUESTS_L3_MISS_DEMAND_DATA_RD,
        OFFCORE_REQUESTS_BUFFER_SQ_FULL   ,
        OFFCORE_REQUESTS_OUTSTANDING_ALL_DATA_RD,
        OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_DATA_RD,
        OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_DEMAND_CODE_RD,
        OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_DEMAND_DATA_RD,
        OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_DEMAND_RFO,
        OFFCORE_REQUESTS_OUTSTANDING_CYCLES_WITH_L3_MISS_DEMAND_DATA_RD,
        OFFCORE_REQUESTS_OUTSTANDING_DEMAND_CODE_RD,
        OFFCORE_REQUESTS_OUTSTANDING_DEMAND_DATA_RD,
        OFFCORE_REQUESTS_OUTSTANDING_DEMAND_DATA_RD_GE_6,
        OFFCORE_REQUESTS_OUTSTANDING_DEMAND_RFO,
        OFFCORE_REQUESTS_OUTSTANDING_L3_MISS_DEMAND_DATA_RD,
        OFFCORE_REQUESTS_OUTSTANDING_L3_MISS_DEMAND_DATA_RD_GE_6,
        OFFCORE_RESPONSE                  ,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_ANY_RESPONSE,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_ANY_SNOOP,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_SNOOP_HITM,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_SNOOP_MISS,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_SNOOP_NONE,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_SPL_HIT,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_E_ANY_SNOOP,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_E_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_E_SNOOP_HITM,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_E_SNOOP_MISS,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_E_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_E_SNOOP_NONE,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_E_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_E_SPL_HIT,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_M_ANY_SNOOP,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_M_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_M_SNOOP_HITM,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_M_SNOOP_MISS,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_M_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_M_SNOOP_NONE,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_M_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_M_SPL_HIT,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_S_ANY_SNOOP,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_S_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_S_SNOOP_HITM,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_S_SNOOP_MISS,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_S_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_S_SNOOP_NONE,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_S_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_HIT_S_SPL_HIT,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_ANY_SNOOP,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_SNOOP_HITM,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_SNOOP_MISS,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_SNOOP_NONE,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_SPL_HIT,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_LOCAL_DRAM_ANY_SNOOP,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_LOCAL_DRAM_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_LOCAL_DRAM_SNOOP_HITM,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_LOCAL_DRAM_SNOOP_MISS,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_LOCAL_DRAM_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_LOCAL_DRAM_SNOOP_NONE,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_LOCAL_DRAM_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L3_MISS_LOCAL_DRAM_SPL_HIT,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L4_HIT_LOCAL_L4_ANY_SNOOP,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L4_HIT_LOCAL_L4_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L4_HIT_LOCAL_L4_SNOOP_HIT_WITH_FWD,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L4_HIT_LOCAL_L4_SNOOP_HITM,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L4_HIT_LOCAL_L4_SNOOP_MISS,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L4_HIT_LOCAL_L4_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L4_HIT_LOCAL_L4_SNOOP_NONE,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L4_HIT_LOCAL_L4_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_L4_HIT_LOCAL_L4_SPL_HIT,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_SUPPLIER_NONE_ANY_SNOOP,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_SUPPLIER_NONE_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_SUPPLIER_NONE_SNOOP_HITM,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_SUPPLIER_NONE_SNOOP_MISS,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_SUPPLIER_NONE_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_SUPPLIER_NONE_SNOOP_NONE,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_SUPPLIER_NONE_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_DEMAND_CODE_RD_SUPPLIER_NONE_SPL_HIT,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_ANY_RESPONSE,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_ANY_SNOOP,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_SNOOP_HITM,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_SNOOP_MISS,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_SNOOP_NONE,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_SPL_HIT,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_E_ANY_SNOOP,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_E_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_E_SNOOP_HITM,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_E_SNOOP_MISS,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_E_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_E_SNOOP_NONE,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_E_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_E_SPL_HIT,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_M_ANY_SNOOP,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_M_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_M_SNOOP_HITM,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_M_SNOOP_MISS,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_M_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_M_SNOOP_NONE,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_M_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_M_SPL_HIT,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_S_ANY_SNOOP,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_S_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_S_SNOOP_HITM,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_S_SNOOP_MISS,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_S_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_S_SNOOP_NONE,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_S_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_HIT_S_SPL_HIT,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_ANY_SNOOP,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_SNOOP_HITM,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_SNOOP_MISS,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_SNOOP_NONE,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_SPL_HIT,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_LOCAL_DRAM_ANY_SNOOP,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_LOCAL_DRAM_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_LOCAL_DRAM_SNOOP_HITM,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_LOCAL_DRAM_SNOOP_MISS,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_LOCAL_DRAM_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_LOCAL_DRAM_SNOOP_NONE,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_LOCAL_DRAM_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L3_MISS_LOCAL_DRAM_SPL_HIT,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L4_HIT_LOCAL_L4_ANY_SNOOP,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L4_HIT_LOCAL_L4_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L4_HIT_LOCAL_L4_SNOOP_HIT_WITH_FWD,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L4_HIT_LOCAL_L4_SNOOP_HITM,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L4_HIT_LOCAL_L4_SNOOP_MISS,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L4_HIT_LOCAL_L4_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L4_HIT_LOCAL_L4_SNOOP_NONE,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L4_HIT_LOCAL_L4_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_L4_HIT_LOCAL_L4_SPL_HIT,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_SUPPLIER_NONE_ANY_SNOOP,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_SUPPLIER_NONE_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_SUPPLIER_NONE_SNOOP_HITM,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_SUPPLIER_NONE_SNOOP_MISS,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_SUPPLIER_NONE_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_SUPPLIER_NONE_SNOOP_NONE,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_SUPPLIER_NONE_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_DEMAND_DATA_RD_SUPPLIER_NONE_SPL_HIT,
        OFFCORE_RESPONSE_DEMAND_RFO_ANY_RESPONSE,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_ANY_SNOOP,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_SNOOP_HITM,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_SNOOP_MISS,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_SNOOP_NONE,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_SPL_HIT,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_E_ANY_SNOOP,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_E_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_E_SNOOP_HITM,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_E_SNOOP_MISS,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_E_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_E_SNOOP_NONE,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_E_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_E_SPL_HIT,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_M_ANY_SNOOP,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_M_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_M_SNOOP_HITM,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_M_SNOOP_MISS,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_M_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_M_SNOOP_NONE,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_M_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_M_SPL_HIT,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_S_ANY_SNOOP,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_S_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_S_SNOOP_HITM,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_S_SNOOP_MISS,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_S_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_S_SNOOP_NONE,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_S_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_HIT_S_SPL_HIT,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_ANY_SNOOP,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_SNOOP_HITM,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_SNOOP_MISS,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_SNOOP_NONE,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_SPL_HIT,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_LOCAL_DRAM_ANY_SNOOP,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_LOCAL_DRAM_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_LOCAL_DRAM_SNOOP_HITM,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_LOCAL_DRAM_SNOOP_MISS,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_LOCAL_DRAM_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_LOCAL_DRAM_SNOOP_NONE,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_LOCAL_DRAM_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_DEMAND_RFO_L3_MISS_LOCAL_DRAM_SPL_HIT,
        OFFCORE_RESPONSE_DEMAND_RFO_L4_HIT_LOCAL_L4_ANY_SNOOP,
        OFFCORE_RESPONSE_DEMAND_RFO_L4_HIT_LOCAL_L4_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_DEMAND_RFO_L4_HIT_LOCAL_L4_SNOOP_HIT_WITH_FWD,
        OFFCORE_RESPONSE_DEMAND_RFO_L4_HIT_LOCAL_L4_SNOOP_HITM,
        OFFCORE_RESPONSE_DEMAND_RFO_L4_HIT_LOCAL_L4_SNOOP_MISS,
        OFFCORE_RESPONSE_DEMAND_RFO_L4_HIT_LOCAL_L4_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_DEMAND_RFO_L4_HIT_LOCAL_L4_SNOOP_NONE,
        OFFCORE_RESPONSE_DEMAND_RFO_L4_HIT_LOCAL_L4_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_DEMAND_RFO_L4_HIT_LOCAL_L4_SPL_HIT,
        OFFCORE_RESPONSE_DEMAND_RFO_SUPPLIER_NONE_ANY_SNOOP,
        OFFCORE_RESPONSE_DEMAND_RFO_SUPPLIER_NONE_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_DEMAND_RFO_SUPPLIER_NONE_SNOOP_HITM,
        OFFCORE_RESPONSE_DEMAND_RFO_SUPPLIER_NONE_SNOOP_MISS,
        OFFCORE_RESPONSE_DEMAND_RFO_SUPPLIER_NONE_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_DEMAND_RFO_SUPPLIER_NONE_SNOOP_NONE,
        OFFCORE_RESPONSE_DEMAND_RFO_SUPPLIER_NONE_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_DEMAND_RFO_SUPPLIER_NONE_SPL_HIT,
        OFFCORE_RESPONSE_OTHER_ANY_RESPONSE,
        OFFCORE_RESPONSE_OTHER_L3_HIT_ANY_SNOOP,
        OFFCORE_RESPONSE_OTHER_L3_HIT_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_OTHER_L3_HIT_SNOOP_HITM,
        OFFCORE_RESPONSE_OTHER_L3_HIT_SNOOP_MISS,
        OFFCORE_RESPONSE_OTHER_L3_HIT_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_OTHER_L3_HIT_SNOOP_NONE,
        OFFCORE_RESPONSE_OTHER_L3_HIT_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_OTHER_L3_HIT_SPL_HIT,
        OFFCORE_RESPONSE_OTHER_L3_HIT_E_ANY_SNOOP,
        OFFCORE_RESPONSE_OTHER_L3_HIT_E_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_OTHER_L3_HIT_E_SNOOP_HITM,
        OFFCORE_RESPONSE_OTHER_L3_HIT_E_SNOOP_MISS,
        OFFCORE_RESPONSE_OTHER_L3_HIT_E_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_OTHER_L3_HIT_E_SNOOP_NONE,
        OFFCORE_RESPONSE_OTHER_L3_HIT_E_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_OTHER_L3_HIT_E_SPL_HIT,
        OFFCORE_RESPONSE_OTHER_L3_HIT_M_ANY_SNOOP,
        OFFCORE_RESPONSE_OTHER_L3_HIT_M_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_OTHER_L3_HIT_M_SNOOP_HITM,
        OFFCORE_RESPONSE_OTHER_L3_HIT_M_SNOOP_MISS,
        OFFCORE_RESPONSE_OTHER_L3_HIT_M_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_OTHER_L3_HIT_M_SNOOP_NONE,
        OFFCORE_RESPONSE_OTHER_L3_HIT_M_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_OTHER_L3_HIT_M_SPL_HIT,
        OFFCORE_RESPONSE_OTHER_L3_HIT_S_ANY_SNOOP,
        OFFCORE_RESPONSE_OTHER_L3_HIT_S_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_OTHER_L3_HIT_S_SNOOP_HITM,
        OFFCORE_RESPONSE_OTHER_L3_HIT_S_SNOOP_MISS,
        OFFCORE_RESPONSE_OTHER_L3_HIT_S_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_OTHER_L3_HIT_S_SNOOP_NONE,
        OFFCORE_RESPONSE_OTHER_L3_HIT_S_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_OTHER_L3_HIT_S_SPL_HIT,
        OFFCORE_RESPONSE_OTHER_L3_MISS_ANY_SNOOP,
        OFFCORE_RESPONSE_OTHER_L3_MISS_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_OTHER_L3_MISS_SNOOP_HITM,
        OFFCORE_RESPONSE_OTHER_L3_MISS_SNOOP_MISS,
        OFFCORE_RESPONSE_OTHER_L3_MISS_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_OTHER_L3_MISS_SNOOP_NONE,
        OFFCORE_RESPONSE_OTHER_L3_MISS_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_OTHER_L3_MISS_SPL_HIT,
        OFFCORE_RESPONSE_OTHER_L3_MISS_LOCAL_DRAM_ANY_SNOOP,
        OFFCORE_RESPONSE_OTHER_L3_MISS_LOCAL_DRAM_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_OTHER_L3_MISS_LOCAL_DRAM_SNOOP_HITM,
        OFFCORE_RESPONSE_OTHER_L3_MISS_LOCAL_DRAM_SNOOP_MISS,
        OFFCORE_RESPONSE_OTHER_L3_MISS_LOCAL_DRAM_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_OTHER_L3_MISS_LOCAL_DRAM_SNOOP_NONE,
        OFFCORE_RESPONSE_OTHER_L3_MISS_LOCAL_DRAM_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_OTHER_L3_MISS_LOCAL_DRAM_SPL_HIT,
        OFFCORE_RESPONSE_OTHER_L4_HIT_LOCAL_L4_ANY_SNOOP,
        OFFCORE_RESPONSE_OTHER_L4_HIT_LOCAL_L4_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_OTHER_L4_HIT_LOCAL_L4_SNOOP_HIT_WITH_FWD,
        OFFCORE_RESPONSE_OTHER_L4_HIT_LOCAL_L4_SNOOP_HITM,
        OFFCORE_RESPONSE_OTHER_L4_HIT_LOCAL_L4_SNOOP_MISS,
        OFFCORE_RESPONSE_OTHER_L4_HIT_LOCAL_L4_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_OTHER_L4_HIT_LOCAL_L4_SNOOP_NONE,
        OFFCORE_RESPONSE_OTHER_L4_HIT_LOCAL_L4_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_OTHER_L4_HIT_LOCAL_L4_SPL_HIT,
        OFFCORE_RESPONSE_OTHER_SUPPLIER_NONE_ANY_SNOOP,
        OFFCORE_RESPONSE_OTHER_SUPPLIER_NONE_SNOOP_HIT_NO_FWD,
        OFFCORE_RESPONSE_OTHER_SUPPLIER_NONE_SNOOP_HITM,
        OFFCORE_RESPONSE_OTHER_SUPPLIER_NONE_SNOOP_MISS,
        OFFCORE_RESPONSE_OTHER_SUPPLIER_NONE_SNOOP_NON_DRAM,
        OFFCORE_RESPONSE_OTHER_SUPPLIER_NONE_SNOOP_NONE,
        OFFCORE_RESPONSE_OTHER_SUPPLIER_NONE_SNOOP_NOT_NEEDED,
        OFFCORE_RESPONSE_OTHER_SUPPLIER_NONE_SPL_HIT,
        OTHER_ASSISTS_ANY                 ,
        PARTIAL_RAT_STALLS_SCOREBOARD     ,
        RESOURCE_STALLS_ANY               ,
        RESOURCE_STALLS_SB                ,
        ROB_MISC_EVENTS_LBR_INSERTS       ,
        ROB_MISC_EVENTS_PAUSE_INST        ,
        RS_EVENTS_EMPTY_CYCLES            ,
        RS_EVENTS_EMPTY_END               ,
        RTM_RETIRED_ABORTED               ,
        RTM_RETIRED_ABORTED_EVENTS        ,
        RTM_RETIRED_ABORTED_MEM           ,
        RTM_RETIRED_ABORTED_MEMTYPE       ,
        RTM_RETIRED_ABORTED_TIMER         ,
        RTM_RETIRED_ABORTED_UNFRIENDLY    ,
        RTM_RETIRED_COMMIT                ,
        RTM_RETIRED_START                 ,
        SQ_MISC_SPLIT_LOCK                ,
        SW_PREFETCH_ACCESS_NTA            ,
        SW_PREFETCH_ACCESS_PREFETCHW      ,
        SW_PREFETCH_ACCESS_T0             ,
        SW_PREFETCH_ACCESS_T1_T2          ,
        TLB_FLUSH_DTLB_THREAD             ,
        TLB_FLUSH_STLB_ANY                ,
        TX_EXEC_MISC1                     ,
        TX_EXEC_MISC2                     ,
        TX_EXEC_MISC3                     ,
        TX_EXEC_MISC4                     ,
        TX_EXEC_MISC5                     ,
        TX_MEM_ABORT_CAPACITY             ,
        TX_MEM_ABORT_CONFLICT             ,
        TX_MEM_ABORT_HLE_ELISION_BUFFER_MISMATCH,
        TX_MEM_ABORT_HLE_ELISION_BUFFER_NOT_EMPTY,
        TX_MEM_ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT,
        TX_MEM_ABORT_HLE_STORE_TO_ELIDED_LOCK,
        TX_MEM_HLE_ELISION_BUFFER_FULL    ,
        UOPS_DISPATCHED_PORT_PORT_0       ,
        UOPS_DISPATCHED_PORT_PORT_1       ,
        UOPS_DISPATCHED_PORT_PORT_2       ,
        UOPS_DISPATCHED_PORT_PORT_3       ,
        UOPS_DISPATCHED_PORT_PORT_4       ,
        UOPS_DISPATCHED_PORT_PORT_5       ,
        UOPS_DISPATCHED_PORT_PORT_6       ,
        UOPS_DISPATCHED_PORT_PORT_7       ,
        UOPS_EXECUTED_CORE                ,
        UOPS_EXECUTED_CORE_CYCLES_GE_1    ,
        UOPS_EXECUTED_CORE_CYCLES_GE_2    ,
        UOPS_EXECUTED_CORE_CYCLES_GE_3    ,
        UOPS_EXECUTED_CORE_CYCLES_GE_4    ,
        UOPS_EXECUTED_CORE_CYCLES_NONE    ,
        UOPS_EXECUTED_CYCLES_GE_1_UOP_EXEC,
        UOPS_EXECUTED_CYCLES_GE_2_UOPS_EXEC,
        UOPS_EXECUTED_CYCLES_GE_3_UOPS_EXEC,
        UOPS_EXECUTED_CYCLES_GE_4_UOPS_EXEC,
        UOPS_EXECUTED_STALL_CYCLES        ,
        UOPS_EXECUTED_THREAD              ,
        UOPS_EXECUTED_X87                 ,
        UOPS_ISSUED_ANY                   ,
        UOPS_ISSUED_SLOW_LEA              ,
        UOPS_ISSUED_STALL_CYCLES          ,
        UOPS_ISSUED_VECTOR_WIDTH_MISMATCH ,
        UOPS_RETIRED_RETIRE_SLOTS         ,
        UOPS_RETIRED_STALL_CYCLES         ,
        UOPS_RETIRED_TOTAL_CYCLES         ,

    };
    return ALL;
}