#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x561c80546cc0 .scope module, "SimulacaoGeral" "SimulacaoGeral" 2 5;
 .timescale 0 0;
v0x561c80577120_0 .var "Clock", 0 0;
v0x561c805771e0_0 .net "DadoEscrito", 7 0, L_0x561c80578470;  1 drivers
v0x561c805772f0_0 .net "DadoLido", 7 0, v0x561c805486e0_0;  1 drivers
v0x561c80577390_0 .net "EnderecoDados", 7 0, L_0x561c80578400;  1 drivers
v0x561c805774a0_0 .net "InstrucaoLida", 7 0, v0x561c8056b3f0_0;  1 drivers
v0x561c80577600_0 .var "Reset", 0 0;
S_0x561c8054f690 .scope module, "memoriaDados" "MemoriaDados" 2 15, 3 1 0, S_0x561c80546cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Endereco";
    .port_info 1 /INPUT 8 "DadoEscr";
    .port_info 2 /OUTPUT 8 "DadoLido";
    .port_info 3 /INPUT 1 "MenWrite";
    .port_info 4 /INPUT 1 "MenRead";
    .port_info 5 /INPUT 1 "Clock";
v0x561c80552f90_0 .net "Clock", 0 0, v0x561c80577120_0;  1 drivers
v0x561c80547a60_0 .net "DadoEscr", 7 0, L_0x561c80578470;  alias, 1 drivers
v0x561c805486e0_0 .var "DadoLido", 7 0;
v0x561c80536700 .array "Dados", 255 0, 7 0;
v0x561c80554150_0 .net "Endereco", 7 0, L_0x561c80578400;  alias, 1 drivers
o0x7fec218b60d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561c805541f0_0 .net "MenRead", 0 0, o0x7fec218b60d8;  0 drivers
o0x7fec218b6108 .functor BUFZ 1, C4<z>; HiZ drive
v0x561c8056aea0_0 .net "MenWrite", 0 0, o0x7fec218b6108;  0 drivers
E_0x561c804d99f0 .event negedge, v0x561c80552f90_0;
E_0x561c80555730 .event posedge, v0x561c80552f90_0;
S_0x561c8056b020 .scope module, "memoriaInstrucao" "MemoriaInstrucao" 2 23, 4 1 0, S_0x561c80546cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Endereco";
    .port_info 1 /OUTPUT 8 "Instrucao";
    .port_info 2 /INPUT 1 "Clock";
v0x561c8056b270_0 .net "Clock", 0 0, v0x561c80577120_0;  alias, 1 drivers
v0x561c8056b330_0 .net "Endereco", 7 0, v0x561c805727a0_0;  1 drivers
v0x561c8056b3f0_0 .var "Instrucao", 7 0;
v0x561c8056b4b0 .array "Instrucoes", 255 0, 7 0;
S_0x561c8056b5f0 .scope module, "nrisc" "nRisc" 2 28, 5 13 0, S_0x561c80546cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Reset";
    .port_info 1 /INPUT 1 "Clock";
    .port_info 2 /INPUT 8 "InstrucaoLida";
    .port_info 3 /INOUT 8 "EnderecoDados";
    .port_info 4 /INOUT 8 "DadoEscrito";
    .port_info 5 /INPUT 8 "DadoLido";
L_0x561c80578400 .functor BUFZ 8, v0x561c8056d000_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561c80578470 .functor BUFZ 8, v0x561c8056d0a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x561c805746a0_0 .net "ALUOp", 1 0, v0x561c80573760_0;  1 drivers
v0x561c80574780_0 .net "ALUSrc1", 0 0, v0x561c80573840_0;  1 drivers
v0x561c80574890_0 .net "ALUSrc2", 1 0, v0x561c80573910_0;  1 drivers
v0x561c80574980_0 .net "Clock", 0 0, v0x561c80577120_0;  alias, 1 drivers
v0x561c80574a20_0 .net "Cond", 0 0, v0x561c80573a10_0;  1 drivers
v0x561c80574b10_0 .net "Dado1", 7 0, v0x561c8056d000_0;  1 drivers
v0x561c80574bb0_0 .net "Dado2", 7 0, v0x561c8056d0a0_0;  1 drivers
v0x561c80574cc0_0 .net "DadoEscrito", 7 0, L_0x561c80578470;  alias, 1 drivers
v0x561c80574d80_0 .net "DadoLido", 7 0, v0x561c805486e0_0;  alias, 1 drivers
v0x561c80574eb0_0 .net "EnderecoDados", 7 0, L_0x561c80578400;  alias, 1 drivers
v0x561c80574f70_0 .net "ImediatoExtendido", 7 0, L_0x561c805786c0;  1 drivers
v0x561c80575060_0 .net "InstrucaoLida", 7 0, v0x561c8056b3f0_0;  alias, 1 drivers
v0x561c80575120_0 .net "Jump", 0 0, v0x561c80573bd0_0;  1 drivers
v0x561c80575210_0 .net "JumpValue", 1 0, v0x561c80573c70_0;  1 drivers
v0x561c80575300_0 .net "MemRead", 0 0, o0x7fec218b60d8;  alias, 0 drivers
v0x561c805753a0_0 .net "MemToReg", 0 0, v0x561c80573de0_0;  1 drivers
v0x561c80575490_0 .net "MemWrite", 0 0, o0x7fec218b6108;  alias, 0 drivers
v0x561c80575530_0 .net "MenRead", 0 0, v0x561c80573d40_0;  1 drivers
v0x561c805755d0_0 .net "MenWrite", 0 0, v0x561c80573f40_0;  1 drivers
v0x561c80575670_0 .net "PCOut", 7 0, v0x561c80572990_0;  1 drivers
v0x561c80575760_0 .net "PCWrite", 0 0, v0x561c80574080_0;  1 drivers
v0x561c80575850_0 .net "RegDst", 0 0, v0x561c80574150_0;  1 drivers
v0x561c80575940_0 .net "RegOrg1", 0 0, v0x561c80574220_0;  1 drivers
v0x561c80575a30_0 .net "RegOrg2", 1 0, v0x561c805742f0_0;  1 drivers
v0x561c80575b20_0 .net "RegWrite", 0 0, v0x561c805743c0_0;  1 drivers
v0x561c80575c10_0 .net "Reset", 0 0, v0x561c80577600_0;  1 drivers
v0x561c80575cb0_0 .net "ResultadoALU", 7 0, v0x561c80573140_0;  1 drivers
v0x561c80575da0_0 .net "ResultadoAND", 0 0, L_0x561c80578a20;  1 drivers
v0x561c80575e90_0 .net "ResultadoSomador1", 7 0, L_0x561c80578980;  1 drivers
v0x561c80575f50_0 .net "ResultadoSomador2", 7 0, L_0x561c80579810;  1 drivers
v0x561c80576010_0 .net "SaidaMuxALUSrc1", 7 0, L_0x561c80579000;  1 drivers
v0x561c80576120_0 .net "SaidaMuxALUSrc2", 7 0, L_0x561c80579400;  1 drivers
v0x561c80576230_0 .net "SaidaMuxEntradaJump", 7 0, L_0x561c80579940;  1 drivers
v0x561c80576550_0 .net "SaidaMuxJump", 7 0, L_0x561c80579b00;  1 drivers
v0x561c80576660_0 .net "SaidaMuxJumpValue", 7 0, L_0x561c80578e30;  1 drivers
v0x561c80576770_0 .net "SaidaMuxMemToReg", 7 0, L_0x561c80579cb0;  1 drivers
v0x561c80576880_0 .net "SaidaMuxRegDst", 2 0, L_0x561c805780a0;  1 drivers
v0x561c80576990_0 .net "SaidaMuxRegOrg1", 2 0, L_0x561c805776a0;  1 drivers
v0x561c80576aa0_0 .net "SaidaMuxRegOrg2", 2 0, L_0x561c80577b60;  1 drivers
v0x561c80576bb0_0 .net "ZeroALU", 0 0, v0x561c80573210_0;  1 drivers
L_0x7fec2186d3c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x561c80576ca0_0 .net/2u *"_ivl_34", 2 0, L_0x7fec2186d3c0;  1 drivers
v0x561c80576d80_0 .net *"_ivl_37", 4 0, L_0x561c805795d0;  1 drivers
L_0x7fec2186d0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561c80576e60_0 .net/2u *"_ivl_6", 0 0, L_0x7fec2186d0f0;  1 drivers
v0x561c80576f40_0 .net *"_ivl_9", 1 0, L_0x561c80577e20;  1 drivers
L_0x561c80577760 .part v0x561c8056b3f0_0, 3, 3;
L_0x561c80577ca0 .part v0x561c8056b3f0_0, 0, 3;
L_0x561c80577e20 .part v0x561c8056b3f0_0, 1, 2;
L_0x561c80577ec0 .concat [ 2 1 0 0], L_0x561c80577e20, L_0x7fec2186d0f0;
L_0x561c80578140 .part v0x561c8056b3f0_0, 3, 3;
L_0x561c80578280 .part v0x561c8056b3f0_0, 6, 2;
L_0x561c80578360 .part v0x561c8056b3f0_0, 0, 3;
L_0x561c80578890 .part v0x561c8056b3f0_0, 1, 5;
L_0x561c805795d0 .part v0x561c8056b3f0_0, 1, 5;
L_0x561c80579670 .concat [ 5 3 0 0], L_0x561c805795d0, L_0x7fec2186d3c0;
S_0x561c8056b870 .scope module, "Somador1" "Somador" 5 108, 6 1 0, S_0x561c8056b5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada1";
    .port_info 1 /INPUT 8 "Entrada2";
    .port_info 2 /OUTPUT 8 "Resultado";
v0x561c8056baa0_0 .net/s "Entrada1", 7 0, v0x561c80572990_0;  alias, 1 drivers
L_0x7fec2186d1c8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x561c8056bba0_0 .net/s "Entrada2", 7 0, L_0x7fec2186d1c8;  1 drivers
v0x561c8056bc80_0 .net/s "Resultado", 7 0, L_0x561c80578980;  alias, 1 drivers
L_0x561c80578980 .arith/sum 8, v0x561c80572990_0, L_0x7fec2186d1c8;
S_0x561c8056bdc0 .scope module, "Somador2" "Somador" 5 132, 6 1 0, S_0x561c8056b5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada1";
    .port_info 1 /INPUT 8 "Entrada2";
    .port_info 2 /OUTPUT 8 "Resultado";
v0x561c8056bff0_0 .net/s "Entrada1", 7 0, L_0x561c80578980;  alias, 1 drivers
v0x561c8056c0d0_0 .net/s "Entrada2", 7 0, L_0x561c80578e30;  alias, 1 drivers
v0x561c8056c190_0 .net/s "Resultado", 7 0, L_0x561c80579810;  alias, 1 drivers
L_0x561c80579810 .arith/sum 8, L_0x561c80578980, L_0x561c80578e30;
S_0x561c8056c300 .scope module, "andCond" "AND" 5 144, 7 1 0, S_0x561c8056b5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Entrada1";
    .port_info 1 /INPUT 1 "Entrada2";
    .port_info 2 /OUTPUT 1 "Resultado";
L_0x561c80578a20 .functor AND 1, v0x561c80573a10_0, v0x561c80573210_0, C4<1>, C4<1>;
v0x561c8056c560_0 .net "Entrada1", 0 0, v0x561c80573a10_0;  alias, 1 drivers
v0x561c8056c620_0 .net "Entrada2", 0 0, v0x561c80573210_0;  alias, 1 drivers
v0x561c8056c6e0_0 .net "Resultado", 0 0, L_0x561c80578a20;  alias, 1 drivers
S_0x561c8056c830 .scope module, "bancoDeRegistradores" "BancoDeRegistradores" 5 92, 8 1 0, S_0x561c8056b5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "RegLido1";
    .port_info 1 /INPUT 3 "RegLido2";
    .port_info 2 /INPUT 3 "RegEscr";
    .port_info 3 /INPUT 8 "DadoEscr";
    .port_info 4 /OUTPUT 8 "Dado1";
    .port_info 5 /OUTPUT 8 "Dado2";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /INPUT 1 "Clock";
v0x561c8056ce10 .array "BR", 0 7, 7 0;
v0x561c8056cef0_0 .net "Clock", 0 0, v0x561c80577120_0;  alias, 1 drivers
v0x561c8056d000_0 .var "Dado1", 7 0;
v0x561c8056d0a0_0 .var "Dado2", 7 0;
v0x561c8056d180_0 .net "DadoEscr", 7 0, L_0x561c80579cb0;  alias, 1 drivers
v0x561c8056d2b0_0 .net "RegEscr", 2 0, L_0x561c805780a0;  alias, 1 drivers
v0x561c8056d390_0 .net "RegLido1", 2 0, L_0x561c805776a0;  alias, 1 drivers
v0x561c8056d470_0 .net "RegLido2", 2 0, L_0x561c80577b60;  alias, 1 drivers
v0x561c8056d550_0 .net "RegWrite", 0 0, v0x561c805743c0_0;  alias, 1 drivers
S_0x561c8056cb30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 21, 8 21 0, S_0x561c8056c830;
 .timescale 0 0;
v0x561c8056cd10_0 .var/i "i", 31 0;
S_0x561c8056d710 .scope module, "extensorDeSinal" "ExtensorDeSinal" 5 104, 9 1 0, S_0x561c8056b5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Entrada";
    .port_info 1 /OUTPUT 8 "Resultado";
v0x561c8056d910_0 .net/s "Entrada", 4 0, L_0x561c80578890;  1 drivers
v0x561c8056da10_0 .net/s "Resultado", 7 0, L_0x561c805786c0;  alias, 1 drivers
v0x561c8056daf0_0 .net *"_ivl_1", 0 0, L_0x561c805784e0;  1 drivers
v0x561c8056dbb0_0 .net *"_ivl_3", 0 0, L_0x561c80578580;  1 drivers
v0x561c8056dc90_0 .net *"_ivl_5", 0 0, L_0x561c80578620;  1 drivers
L_0x561c805784e0 .part L_0x561c80578890, 4, 1;
L_0x561c80578580 .part L_0x561c80578890, 4, 1;
L_0x561c80578620 .part L_0x561c80578890, 4, 1;
L_0x561c805786c0 .concat [ 5 1 1 1], L_0x561c80578890, L_0x561c80578620, L_0x561c80578580, L_0x561c805784e0;
S_0x561c8056de20 .scope module, "muxALUSrc1" "MUX2_8" 5 119, 10 1 0, S_0x561c8056b5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 8 "Resultado";
v0x561c8056e000_0 .net "Controle", 0 0, v0x561c80573840_0;  alias, 1 drivers
L_0x7fec2186d2e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x561c8056e0c0_0 .net "Entrada0", 7 0, L_0x7fec2186d2e8;  1 drivers
v0x561c8056e1a0_0 .net "Entrada1", 7 0, v0x561c8056d000_0;  alias, 1 drivers
v0x561c8056e270_0 .net "Resultado", 7 0, L_0x561c80579000;  alias, 1 drivers
L_0x561c80579000 .functor MUXZ 8, L_0x7fec2186d2e8, v0x561c8056d000_0, v0x561c80573840_0, C4<>;
S_0x561c8056e3e0 .scope module, "muxALUSrc2" "MUX3_8" 5 125, 11 1 0, S_0x561c8056b5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 8 "Entrada2";
    .port_info 3 /INPUT 2 "Controle";
    .port_info 4 /OUTPUT 8 "Resultado";
v0x561c8056e5c0_0 .net "Controle", 1 0, v0x561c80573910_0;  alias, 1 drivers
v0x561c8056e6c0_0 .net "Entrada0", 7 0, v0x561c8056d0a0_0;  alias, 1 drivers
v0x561c8056e7b0_0 .net "Entrada1", 7 0, L_0x561c80579670;  1 drivers
L_0x7fec2186d408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x561c8056e880_0 .net "Entrada2", 7 0, L_0x7fec2186d408;  1 drivers
v0x561c8056e960_0 .net "Resultado", 7 0, L_0x561c80579400;  alias, 1 drivers
L_0x7fec2186d330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561c8056ea90_0 .net/2u *"_ivl_0", 1 0, L_0x7fec2186d330;  1 drivers
v0x561c8056eb70_0 .net *"_ivl_2", 0 0, L_0x561c805790f0;  1 drivers
L_0x7fec2186d378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x561c8056ec30_0 .net/2u *"_ivl_4", 1 0, L_0x7fec2186d378;  1 drivers
v0x561c8056ed10_0 .net *"_ivl_6", 0 0, L_0x561c805791e0;  1 drivers
v0x561c8056edd0_0 .net *"_ivl_8", 7 0, L_0x561c80579310;  1 drivers
L_0x561c805790f0 .cmp/eq 2, v0x561c80573910_0, L_0x7fec2186d330;
L_0x561c805791e0 .cmp/eq 2, v0x561c80573910_0, L_0x7fec2186d378;
L_0x561c80579310 .functor MUXZ 8, L_0x7fec2186d408, L_0x561c80579670, L_0x561c805791e0, C4<>;
L_0x561c80579400 .functor MUXZ 8, L_0x561c80579310, v0x561c8056d0a0_0, L_0x561c805790f0, C4<>;
S_0x561c8056ef50 .scope module, "muxEntradaJump" "MUX2_8" 5 149, 10 1 0, S_0x561c8056b5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 8 "Resultado";
v0x561c8056f0e0_0 .net "Controle", 0 0, L_0x561c80578a20;  alias, 1 drivers
v0x561c8056f1d0_0 .net "Entrada0", 7 0, L_0x561c80579810;  alias, 1 drivers
v0x561c8056f2a0_0 .net "Entrada1", 7 0, L_0x561c80578980;  alias, 1 drivers
v0x561c8056f3c0_0 .net "Resultado", 7 0, L_0x561c80579940;  alias, 1 drivers
L_0x561c80579940 .functor MUXZ 8, L_0x561c80579810, L_0x561c80578980, L_0x561c80578a20, C4<>;
S_0x561c8056f500 .scope module, "muxJump" "MUX2_8" 5 155, 10 1 0, S_0x561c8056b5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 8 "Resultado";
v0x561c8056f6e0_0 .net "Controle", 0 0, v0x561c80573bd0_0;  alias, 1 drivers
v0x561c8056f7c0_0 .net "Entrada0", 7 0, L_0x561c80578980;  alias, 1 drivers
v0x561c8056f880_0 .net "Entrada1", 7 0, L_0x561c80579940;  alias, 1 drivers
v0x561c8056f980_0 .net "Resultado", 7 0, L_0x561c80579b00;  alias, 1 drivers
L_0x561c80579b00 .functor MUXZ 8, L_0x561c80578980, L_0x561c80579940, v0x561c80573bd0_0, C4<>;
S_0x561c8056faf0 .scope module, "muxJumpValue" "MUX3_8" 5 113, 11 1 0, S_0x561c8056b5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 8 "Entrada2";
    .port_info 3 /INPUT 2 "Controle";
    .port_info 4 /OUTPUT 8 "Resultado";
v0x561c8056fc80_0 .net "Controle", 1 0, v0x561c80573c70_0;  alias, 1 drivers
v0x561c8056fd80_0 .net "Entrada0", 7 0, L_0x561c805786c0;  alias, 1 drivers
v0x561c8056fe70_0 .net "Entrada1", 7 0, v0x561c8056d000_0;  alias, 1 drivers
L_0x7fec2186d2a0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x561c8056ff90_0 .net "Entrada2", 7 0, L_0x7fec2186d2a0;  1 drivers
v0x561c80570050_0 .net "Resultado", 7 0, L_0x561c80578e30;  alias, 1 drivers
L_0x7fec2186d210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561c80570160_0 .net/2u *"_ivl_0", 1 0, L_0x7fec2186d210;  1 drivers
v0x561c80570220_0 .net *"_ivl_2", 0 0, L_0x561c80578ae0;  1 drivers
L_0x7fec2186d258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x561c805702e0_0 .net/2u *"_ivl_4", 1 0, L_0x7fec2186d258;  1 drivers
v0x561c805703c0_0 .net *"_ivl_6", 0 0, L_0x561c80578c60;  1 drivers
v0x561c80570510_0 .net *"_ivl_8", 7 0, L_0x561c80578d90;  1 drivers
L_0x561c80578ae0 .cmp/eq 2, v0x561c80573c70_0, L_0x7fec2186d210;
L_0x561c80578c60 .cmp/eq 2, v0x561c80573c70_0, L_0x7fec2186d258;
L_0x561c80578d90 .functor MUXZ 8, L_0x7fec2186d2a0, v0x561c8056d000_0, L_0x561c80578c60, C4<>;
L_0x561c80578e30 .functor MUXZ 8, L_0x561c80578d90, L_0x561c805786c0, L_0x561c80578ae0, C4<>;
S_0x561c80570690 .scope module, "muxMemToReg" "MUX2_8" 5 161, 10 1 0, S_0x561c8056b5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 8 "Resultado";
v0x561c80570820_0 .net "Controle", 0 0, v0x561c80573de0_0;  alias, 1 drivers
v0x561c80570900_0 .net "Entrada0", 7 0, v0x561c80573140_0;  alias, 1 drivers
v0x561c805709e0_0 .net "Entrada1", 7 0, v0x561c805486e0_0;  alias, 1 drivers
v0x561c80570ae0_0 .net "Resultado", 7 0, L_0x561c80579cb0;  alias, 1 drivers
L_0x561c80579cb0 .functor MUXZ 8, v0x561c80573140_0, v0x561c805486e0_0, v0x561c80573de0_0, C4<>;
S_0x561c80570c40 .scope module, "muxRegDst" "MUX2_3" 5 68, 12 1 0, S_0x561c8056b5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "Entrada0";
    .port_info 1 /INPUT 3 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 3 "Resultado";
v0x561c80570e20_0 .net "Controle", 0 0, v0x561c80574150_0;  alias, 1 drivers
v0x561c80570f00_0 .net "Entrada0", 2 0, L_0x561c80578140;  1 drivers
L_0x7fec2186d180 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x561c80570fe0_0 .net "Entrada1", 2 0, L_0x7fec2186d180;  1 drivers
v0x561c805710d0_0 .net "Resultado", 2 0, L_0x561c805780a0;  alias, 1 drivers
L_0x561c805780a0 .functor MUXZ 3, L_0x561c80578140, L_0x7fec2186d180, v0x561c80574150_0, C4<>;
S_0x561c80571250 .scope module, "muxRegOrg1" "MUX2_3" 5 55, 12 1 0, S_0x561c8056b5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "Entrada0";
    .port_info 1 /INPUT 3 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 3 "Resultado";
v0x561c80571430_0 .net "Controle", 0 0, v0x561c80574220_0;  alias, 1 drivers
v0x561c80571510_0 .net "Entrada0", 2 0, L_0x561c80577760;  1 drivers
L_0x7fec2186d018 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x561c805715f0_0 .net "Entrada1", 2 0, L_0x7fec2186d018;  1 drivers
v0x561c805716e0_0 .net "Resultado", 2 0, L_0x561c805776a0;  alias, 1 drivers
L_0x561c805776a0 .functor MUXZ 3, L_0x561c80577760, L_0x7fec2186d018, v0x561c80574220_0, C4<>;
S_0x561c80571860 .scope module, "muxRegOrg2" "MUX3_3" 5 61, 13 1 0, S_0x561c8056b5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "Entrada0";
    .port_info 1 /INPUT 3 "Entrada1";
    .port_info 2 /INPUT 3 "Entrada2";
    .port_info 3 /INPUT 2 "Controle";
    .port_info 4 /OUTPUT 3 "Resultado";
v0x561c80571ac0_0 .net "Controle", 1 0, v0x561c805742f0_0;  alias, 1 drivers
v0x561c80571bc0_0 .net "Entrada0", 2 0, L_0x561c80577ca0;  1 drivers
v0x561c80571ca0_0 .net "Entrada1", 2 0, L_0x561c80577ec0;  1 drivers
L_0x7fec2186d138 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x561c80571d90_0 .net "Entrada2", 2 0, L_0x7fec2186d138;  1 drivers
v0x561c80571e70_0 .net "Resultado", 2 0, L_0x561c80577b60;  alias, 1 drivers
L_0x7fec2186d060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561c80571f80_0 .net/2u *"_ivl_0", 1 0, L_0x7fec2186d060;  1 drivers
v0x561c80572040_0 .net *"_ivl_2", 0 0, L_0x561c80577850;  1 drivers
L_0x7fec2186d0a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x561c80572100_0 .net/2u *"_ivl_4", 1 0, L_0x7fec2186d0a8;  1 drivers
v0x561c805721e0_0 .net *"_ivl_6", 0 0, L_0x561c80577940;  1 drivers
v0x561c80572330_0 .net *"_ivl_8", 2 0, L_0x561c80577a70;  1 drivers
L_0x561c80577850 .cmp/eq 2, v0x561c805742f0_0, L_0x7fec2186d060;
L_0x561c80577940 .cmp/eq 2, v0x561c805742f0_0, L_0x7fec2186d0a8;
L_0x561c80577a70 .functor MUXZ 3, L_0x7fec2186d138, L_0x561c80577ec0, L_0x561c80577940, C4<>;
L_0x561c80577b60 .functor MUXZ 3, L_0x561c80577a70, L_0x561c80577ca0, L_0x561c80577850, C4<>;
S_0x561c805724e0 .scope module, "pc1" "PC" 5 167, 14 1 0, S_0x561c8056b5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "PCIn";
    .port_info 1 /OUTPUT 8 "PCOut";
    .port_info 2 /INPUT 1 "PCWrite";
    .port_info 3 /INPUT 1 "Clock";
v0x561c805726e0_0 .net "Clock", 0 0, v0x561c80577120_0;  alias, 1 drivers
v0x561c805727a0_0 .var "PC", 7 0;
v0x561c80572890_0 .net "PCIn", 7 0, L_0x561c80579b00;  alias, 1 drivers
v0x561c80572990_0 .var "PCOut", 7 0;
v0x561c80572a60_0 .net "PCWrite", 0 0, v0x561c80574080_0;  alias, 1 drivers
S_0x561c80572bb0 .scope module, "ula" "ULA" 5 137, 15 1 0, S_0x561c8056b5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada1";
    .port_info 1 /INPUT 8 "Entrada2";
    .port_info 2 /OUTPUT 1 "Zero";
    .port_info 3 /OUTPUT 8 "Resultado";
    .port_info 4 /INPUT 2 "ALUOp";
v0x561c80572e50_0 .net "ALUOp", 1 0, v0x561c80573760_0;  alias, 1 drivers
v0x561c80572f50_0 .net/s "Entrada1", 7 0, L_0x561c80579000;  alias, 1 drivers
v0x561c80573040_0 .net/s "Entrada2", 7 0, L_0x561c80579400;  alias, 1 drivers
v0x561c80573140_0 .var "Resultado", 7 0;
v0x561c80573210_0 .var "Zero", 0 0;
E_0x561c805523c0 .event edge, v0x561c8056e960_0, v0x561c8056e270_0;
S_0x561c80573370 .scope module, "unidadeControle" "UnidadeControle" 5 74, 16 1 0, S_0x561c8056b5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Opcode";
    .port_info 1 /INPUT 3 "Funct";
    .port_info 2 /OUTPUT 1 "PCWrite";
    .port_info 3 /OUTPUT 1 "RegOrg1";
    .port_info 4 /OUTPUT 2 "RegOrg2";
    .port_info 5 /OUTPUT 1 "RegDst";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc1";
    .port_info 8 /OUTPUT 2 "ALUSrc2";
    .port_info 9 /OUTPUT 2 "ALUOp";
    .port_info 10 /OUTPUT 2 "JumpValue";
    .port_info 11 /OUTPUT 1 "Cond";
    .port_info 12 /OUTPUT 1 "Jump";
    .port_info 13 /OUTPUT 1 "MenWrite";
    .port_info 14 /OUTPUT 1 "MenRead";
    .port_info 15 /OUTPUT 1 "MenToReg";
v0x561c80573760_0 .var "ALUOp", 1 0;
v0x561c80573840_0 .var "ALUSrc1", 0 0;
v0x561c80573910_0 .var "ALUSrc2", 1 0;
v0x561c80573a10_0 .var "Cond", 0 0;
v0x561c80573ae0_0 .net "Funct", 2 0, L_0x561c80578360;  1 drivers
v0x561c80573bd0_0 .var "Jump", 0 0;
v0x561c80573c70_0 .var "JumpValue", 1 0;
v0x561c80573d40_0 .var "MenRead", 0 0;
v0x561c80573de0_0 .var "MenToReg", 0 0;
v0x561c80573f40_0 .var "MenWrite", 0 0;
v0x561c80573fe0_0 .net "Opcode", 1 0, L_0x561c80578280;  1 drivers
v0x561c80574080_0 .var "PCWrite", 0 0;
v0x561c80574150_0 .var "RegDst", 0 0;
v0x561c80574220_0 .var "RegOrg1", 0 0;
v0x561c805742f0_0 .var "RegOrg2", 1 0;
v0x561c805743c0_0 .var "RegWrite", 0 0;
E_0x561c805736e0 .event edge, v0x561c80573ae0_0, v0x561c80573fe0_0;
    .scope S_0x561c8054f690;
T_0 ;
    %wait E_0x561c80555730;
    %load/vec4 v0x561c8056aea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x561c80547a60_0;
    %load/vec4 v0x561c80554150_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x561c80536700, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x561c8054f690;
T_1 ;
    %wait E_0x561c804d99f0;
    %load/vec4 v0x561c805541f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x561c80554150_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x561c80536700, 4;
    %store/vec4 v0x561c805486e0_0, 0, 8;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x561c8056b020;
T_2 ;
    %wait E_0x561c804d99f0;
    %load/vec4 v0x561c8056b330_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x561c8056b4b0, 4;
    %store/vec4 v0x561c8056b3f0_0, 0, 8;
    %jmp T_2;
    .thread T_2;
    .scope S_0x561c80573370;
T_3 ;
    %wait E_0x561c805736e0;
    %load/vec4 v0x561c80573fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x561c80573ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.14;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80574080_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80574220_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c805742f0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80574150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c805743c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80573840_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c80573910_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c80573760_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c80573c70_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80573a10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80573bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573d40_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80573de0_0, 0, 1;
    %jmp T_3.14;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80574080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80574220_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c805742f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80574150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c805743c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80573840_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c80573910_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c80573760_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c80573c70_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80573a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80573d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80573de0_0, 0, 1;
    %jmp T_3.14;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80574080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80574220_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561c805742f0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80574150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c805743c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80573840_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c80573910_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c80573760_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c80573c70_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80573a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80573f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573d40_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80573de0_0, 0, 1;
    %jmp T_3.14;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80574080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80574220_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c805742f0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80574150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c805743c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80573840_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c80573910_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c80573760_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561c80573c70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80573bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573d40_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80573de0_0, 0, 1;
    %jmp T_3.14;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80574080_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80574220_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c805742f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80574150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c805743c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561c80573910_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561c80573760_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c80573c70_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80573a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573de0_0, 0, 1;
    %jmp T_3.14;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80574080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80574220_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c805742f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80574150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c805743c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80573840_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c80573910_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561c80573760_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c80573c70_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80573a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573de0_0, 0, 1;
    %jmp T_3.14;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80574080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80574220_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c805742f0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80574150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c805743c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80573840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561c80573910_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561c80573760_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561c80573c70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80573a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80573bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573d40_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80573de0_0, 0, 1;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80574080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80574220_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561c805742f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80574150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c805743c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80573840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561c80573910_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561c80573760_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c80573c70_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80573a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573de0_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x561c80573ae0_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80574080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80574220_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c805742f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80574150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c805743c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80573840_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561c80573910_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561c80573760_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c80573c70_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80573a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573de0_0, 0, 1;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80574080_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80574220_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c805742f0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80574150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c805743c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80573840_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c80573910_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c80573760_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561c80573c70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80573bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573d40_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80573de0_0, 0, 1;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x561c80573ae0_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80574080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80574220_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561c805742f0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80574150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c805743c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80573840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561c80573910_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561c80573760_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561c80573c70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80573a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80573bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573d40_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80573de0_0, 0, 1;
    %jmp T_3.20;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80574080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80574220_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561c805742f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80574150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c805743c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c80573840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561c80573910_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x561c80573760_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x561c80573c70_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x561c80573a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80573de0_0, 0, 1;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x561c8056c830;
T_4 ;
    %wait E_0x561c80555730;
    %load/vec4 v0x561c8056d550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x561c8056d180_0;
    %load/vec4 v0x561c8056d2b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x561c8056ce10, 4, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561c8056c830;
T_5 ;
    %wait E_0x561c804d99f0;
    %load/vec4 v0x561c8056d390_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561c8056ce10, 4;
    %store/vec4 v0x561c8056d000_0, 0, 8;
    %load/vec4 v0x561c8056d470_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561c8056ce10, 4;
    %store/vec4 v0x561c8056d0a0_0, 0, 8;
    %fork t_1, S_0x561c8056cb30;
    %jmp t_0;
    .scope S_0x561c8056cb30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561c8056cd10_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x561c8056cd10_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %vpi_call 8 22 "$display", "Valor[%0d]: %b", v0x561c8056cd10_0, &A<v0x561c8056ce10, v0x561c8056cd10_0 > {0 0 0};
    %load/vec4 v0x561c8056cd10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561c8056cd10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_0x561c8056c830;
t_0 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0x561c80572bb0;
T_6 ;
    %wait E_0x561c805523c0;
    %load/vec4 v0x561c80572e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x561c80572f50_0;
    %load/vec4 v0x561c80573040_0;
    %add;
    %store/vec4 v0x561c80573140_0, 0, 8;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x561c80572f50_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0x561c80573140_0, 0, 8;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x561c80572f50_0;
    %load/vec4 v0x561c80573040_0;
    %sub;
    %store/vec4 v0x561c80573140_0, 0, 8;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x561c80572f50_0;
    %load/vec4 v0x561c80573040_0;
    %sub;
    %store/vec4 v0x561c80573140_0, 0, 8;
    %load/vec4 v0x561c80573140_0;
    %parti/s 1, 7, 4;
    %replicate 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561c80573140_0, 4, 7;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %load/vec4 v0x561c80573140_0;
    %or/r;
    %store/vec4 v0x561c80573210_0, 0, 1;
    %load/vec4 v0x561c80573210_0;
    %inv;
    %store/vec4 v0x561c80573210_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x561c805724e0;
T_7 ;
    %wait E_0x561c80555730;
    %load/vec4 v0x561c80572a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x561c80572890_0;
    %store/vec4 v0x561c805727a0_0, 0, 8;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x561c805724e0;
T_8 ;
    %wait E_0x561c804d99f0;
    %load/vec4 v0x561c805727a0_0;
    %store/vec4 v0x561c80572990_0, 0, 8;
    %jmp T_8;
    .thread T_8;
    .scope S_0x561c80546cc0;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561c805727a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c80577120_0, 0, 1;
    %vpi_call 2 42 "$readmemb", "dados.txt", v0x561c80536700 {0 0 0};
    %vpi_call 2 43 "$readmemb", "instrucoes.txt", v0x561c8056b4b0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x561c80546cc0;
T_10 ;
    %vpi_call 2 52 "$monitor", "%0d | i=%b | ro1=%b | rd=%b | sro1=%b | br[111]=%b | d1=%b | rr=%b | clk=%0d", $time, v0x561c805774a0_0, v0x561c80575940_0, v0x561c80576880_0, v0x561c80576990_0, &A<v0x561c8056ce10, 7>, v0x561c80574b10_0, &A<v0x561c8056ce10, 5>, v0x561c80577120_0 {0 0 0};
    %delay 70, 0;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x561c80546cc0;
T_11 ;
    %load/vec4 v0x561c80575670_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x561c8056b4b0, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_11.0, 4;
    %vpi_call 2 62 "$finish" {0 0 0};
T_11.0 ;
    %delay 1, 0;
    %load/vec4 v0x561c80577120_0;
    %inv;
    %store/vec4 v0x561c80577120_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "SimulacaoGeral.v";
    "./src/MemoriaDados.v";
    "./src/MemoriaInstrucao.v";
    "./nRisc.v";
    "./src/Somador.v";
    "./src/AND.v";
    "./src/BancoDeRegistradores.v";
    "./src/ExtensorDeSinal.v";
    "./src/MUX2_8.v";
    "./src/MUX3_8.v";
    "./src/MUX2_3.v";
    "./src/MUX3_3.v";
    "./src/PC.v";
    "./src/ULA.v";
    "./src/UnidadeControle.v";
