

================================================================
== Vivado HLS Report for 'poly_challenge'
================================================================
* Date:           Tue Apr  4 22:25:42 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 us | 9.975 ns |   1.25 us  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_keccak_absorb_2_fu_273       |keccak_absorb_2       |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |grp_keccak_squeezeblocks_fu_288  |keccak_squeezeblocks  |      241|      241| 2.410 ms | 2.410 ms |  241|  241|   none  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       25|       25|         1|          -|          -|    25|    no    |
        |- Loop 2     |       16|       16|         2|          -|          -|     8|    no    |
        |- Loop 3     |      256|      256|         1|          -|          -|   256|    no    |
        |- Loop 4     |        ?|        ?|         ?|          -|          -|    39|    no    |
        | + Loop 4.1  |        ?|        ?|  4 ~ 245 |          -|          -|     ?|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     747|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        4|      -|    8495|   37418|    0|
|Memory           |        5|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     444|    -|
|Register         |        -|      -|     427|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        9|      0|    8922|   38609|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        1|      0|       3|      28|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+-------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +---------------------------------+----------------------+---------+-------+------+-------+-----+
    |grp_keccak_absorb_2_fu_273       |keccak_absorb_2       |        2|      0|  5286|  20150|    0|
    |grp_keccak_squeezeblocks_fu_288  |keccak_squeezeblocks  |        2|      0|  3209|  17268|    0|
    +---------------------------------+----------------------+---------+-------+------+-------+-----+
    |Total                            |                      |        4|      0|  8495|  37418|    0|
    +---------------------------------+----------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_U      |poly_challenge_buf    |        1|  0|   0|    0|   136|    8|     1|         1088|
    |state_s_U  |poly_uniform_statdEe  |        4|  0|   0|    0|    25|   64|     1|         1600|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                      |        5|  0|   0|    0|   161|   72|     2|         2688|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |i_24_fu_302_p2                    |     +    |      0|  0|   15|           5|           1|
    |i_25_fu_418_p2                    |     +    |      0|  0|   16|           9|           1|
    |i_26_fu_490_p2                    |     +    |      0|  0|   16|           1|           9|
    |i_fu_369_p2                       |     +    |      0|  0|   13|           4|           1|
    |pos_fu_441_p2                     |     +    |      0|  0|   39|          32|           1|
    |sub_ln540_fu_503_p2               |     -    |      0|  0|   10|           1|           2|
    |ap_block_state15_on_subcall_done  |    and   |      0|  0|    2|           1|           1|
    |icmp_ln362_fu_296_p2              |   icmp   |      0|  0|   11|           5|           4|
    |icmp_ln523_fu_363_p2              |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln527_fu_412_p2              |   icmp   |      0|  0|   13|           9|          10|
    |icmp_ln529_fu_429_p2              |   icmp   |      0|  0|   13|           9|          10|
    |icmp_ln531_fu_435_p2              |   icmp   |      0|  0|   18|          32|           8|
    |icmp_ln537_fu_456_p2              |   icmp   |      0|  0|   13|           9|           9|
    |signs_fu_406_p2                   |    or    |      0|  0|   64|          64|          64|
    |shl_ln450_fu_343_p2               |    shl   |      0|  0|  182|           5|          64|
    |shl_ln524_fu_400_p2               |    shl   |      0|  0|  182|          64|          64|
    |xor_ln450_fu_349_p2               |    xor   |      0|  0|   64|          64|          64|
    |xor_ln451_fu_356_p2               |    xor   |      0|  0|   65|          64|          65|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0|  747|         382|         383|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  97|         20|    1|         20|
    |buf_address0       |  21|          4|    8|         32|
    |buf_ce0            |  15|          3|    1|          3|
    |buf_we0            |   9|          2|    1|          2|
    |c_coeffs_address0  |  27|          5|    8|         40|
    |c_coeffs_d0        |  21|          4|   32|        128|
    |i_0_i_i_reg_169    |   9|          2|    5|         10|
    |i_0_reg_180        |   9|          2|    4|          8|
    |i_1_reg_204        |   9|          2|    9|         18|
    |i_2_reg_215        |   9|          2|    9|         18|
    |pos_0_reg_227      |   9|          2|   32|         64|
    |pos_1_reg_250      |   9|          2|   32|         64|
    |pos_2_reg_261      |   9|          2|   32|         64|
    |signs_0_reg_192    |   9|          2|   64|        128|
    |signs_1_reg_239    |   9|          2|   64|        128|
    |state_s_address0   |  38|          7|    5|         35|
    |state_s_address1   |  15|          3|    5|         15|
    |state_s_ce0        |  21|          4|    1|          4|
    |state_s_ce1        |  15|          3|    1|          3|
    |state_s_d0         |  33|          6|   64|        384|
    |state_s_d1         |  15|          3|   64|        192|
    |state_s_we0        |  21|          4|    1|          4|
    |state_s_we1        |  15|          3|    1|          3|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 444|         89|  444|       1367|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  19|   0|   19|          0|
    |c_coeffs_addr_1_reg_584                       |   8|   0|    8|          0|
    |grp_keccak_absorb_2_fu_273_ap_start_reg       |   1|   0|    1|          0|
    |grp_keccak_squeezeblocks_fu_288_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i_i_reg_169                               |   5|   0|    5|          0|
    |i_0_reg_180                                   |   4|   0|    4|          0|
    |i_1_reg_204                                   |   9|   0|    9|          0|
    |i_26_reg_599                                  |   9|   0|    9|          0|
    |i_2_reg_215                                   |   9|   0|    9|          0|
    |i_reg_540                                     |   4|   0|    4|          0|
    |icmp_ln531_reg_566                            |   1|   0|    1|          0|
    |pos_0_reg_227                                 |  32|   0|   32|          0|
    |pos_1_reg_250                                 |  32|   0|   32|          0|
    |pos_2_reg_261                                 |  32|   0|   32|          0|
    |pos_reg_570                                   |  32|   0|   32|          0|
    |signs_0_reg_192                               |  64|   0|   64|          0|
    |signs_1_reg_239                               |  64|   0|   64|          0|
    |signs_3_reg_594                               |  63|   0|   64|          1|
    |state_pos_reg_522                             |  32|   0|   32|          0|
    |state_s_addr_reg_527                          |   5|   0|    5|          0|
    |trunc_ln540_reg_589                           |   1|   0|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 427|   0|  428|          1|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | poly_challenge | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | poly_challenge | return value |
|ap_start           |  in |    1| ap_ctrl_hs | poly_challenge | return value |
|ap_done            | out |    1| ap_ctrl_hs | poly_challenge | return value |
|ap_idle            | out |    1| ap_ctrl_hs | poly_challenge | return value |
|ap_ready           | out |    1| ap_ctrl_hs | poly_challenge | return value |
|c_coeffs_address0  | out |    8|  ap_memory |    c_coeffs    |     array    |
|c_coeffs_ce0       | out |    1|  ap_memory |    c_coeffs    |     array    |
|c_coeffs_we0       | out |    1|  ap_memory |    c_coeffs    |     array    |
|c_coeffs_d0        | out |   32|  ap_memory |    c_coeffs    |     array    |
|c_coeffs_q0        |  in |   32|  ap_memory |    c_coeffs    |     array    |
|seed_address0      | out |   13|  ap_memory |      seed      |     array    |
|seed_ce0           | out |    1|  ap_memory |      seed      |     array    |
|seed_q0            |  in |    8|  ap_memory |      seed      |     array    |
+-------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 12 
11 --> 10 
12 --> 12 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 14 18 
18 --> 19 
19 --> 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 20 [1/1] (2.77ns)   --->   "%buf = alloca [136 x i8], align 16" [poly.c:514]   --->   Operation 20 'alloca' 'buf' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 21 [1/1] (2.77ns)   --->   "%state_s = alloca [25 x i64], align 8" [poly.c:515]   --->   Operation 21 'alloca' 'state_s' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 22 [1/1] (1.35ns)   --->   "br label %1" [fips202.c:362->fips202.c:648->poly.c:517]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i5 [ 0, %0 ], [ %i_24, %2 ]"   --->   Operation 23 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.21ns)   --->   "%icmp_ln362 = icmp eq i5 %i_0_i_i, -7" [fips202.c:362->fips202.c:648->poly.c:517]   --->   Operation 24 'icmp' 'icmp_ln362' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.54ns)   --->   "%i_24 = add i5 %i_0_i_i, 1" [fips202.c:362->fips202.c:648->poly.c:517]   --->   Operation 26 'add' 'i_24' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln362, label %shake256_init.1.exit, label %2" [fips202.c:362->fips202.c:648->poly.c:517]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln363 = zext i5 %i_0_i_i to i64" [fips202.c:363->fips202.c:648->poly.c:517]   --->   Operation 28 'zext' 'zext_ln363' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%state_s_addr_8 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln363" [fips202.c:363->fips202.c:648->poly.c:517]   --->   Operation 29 'getelementptr' 'state_s_addr_8' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.77ns)   --->   "store i64 0, i64* %state_s_addr_8, align 8" [fips202.c:363->fips202.c:648->poly.c:517]   --->   Operation 30 'store' <Predicate = (!icmp_ln362)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br label %1" [fips202.c:362->fips202.c:648->poly.c:517]   --->   Operation 31 'br' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (0.00ns)   --->   "%state_pos = call fastcc i32 @keccak_absorb.2([25 x i64]* %state_s, i7 0, [5720 x i8]* %seed, i13 0, i64 32)" [fips202.c:663->poly.c:518]   --->   Operation 32 'call' 'state_pos' <Predicate = (icmp_ln362)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.53>
ST_3 : Operation 33 [1/2] (3.53ns)   --->   "%state_pos = call fastcc i32 @keccak_absorb.2([25 x i64]* %state_s, i7 0, [5720 x i8]* %seed, i13 0, i64 32)" [fips202.c:663->poly.c:518]   --->   Operation 33 'call' 'state_pos' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i_s = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %state_pos, i32 3, i32 31)" [fips202.c:448->fips202.c:675->poly.c:519]   --->   Operation 34 'partselect' 'i_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln450_3 = zext i29 %i_s to i64" [fips202.c:450->fips202.c:675->poly.c:519]   --->   Operation 35 'zext' 'zext_ln450_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%state_s_addr = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln450_3" [fips202.c:450->fips202.c:675->poly.c:519]   --->   Operation 36 'getelementptr' 'state_s_addr' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 37 [2/2] (2.77ns)   --->   "%state_s_load = load i64* %state_s_addr, align 8" [fips202.c:450->fips202.c:675->poly.c:519]   --->   Operation 37 'load' 'state_s_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 7.82>
ST_5 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%trunc_ln450 = trunc i32 %state_pos to i3" [fips202.c:450->fips202.c:675->poly.c:519]   --->   Operation 38 'trunc' 'trunc_ln450' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln450, i3 0)" [fips202.c:450->fips202.c:675->poly.c:519]   --->   Operation 39 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%zext_ln450 = zext i6 %shl_ln to i64" [fips202.c:450->fips202.c:675->poly.c:519]   --->   Operation 40 'zext' 'zext_ln450' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%shl_ln450 = shl i64 31, %zext_ln450" [fips202.c:450->fips202.c:675->poly.c:519]   --->   Operation 41 'shl' 'shl_ln450' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/2] (2.77ns)   --->   "%state_s_load = load i64* %state_s_addr, align 8" [fips202.c:450->fips202.c:675->poly.c:519]   --->   Operation 42 'load' 'state_s_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 43 [1/1] (2.28ns) (out node of the LUT)   --->   "%xor_ln450 = xor i64 %state_s_load, %shl_ln450" [fips202.c:450->fips202.c:675->poly.c:519]   --->   Operation 43 'xor' 'xor_ln450' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (2.77ns)   --->   "store i64 %xor_ln450, i64* %state_s_addr, align 8" [fips202.c:450->fips202.c:675->poly.c:519]   --->   Operation 44 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%state_s_addr_7 = getelementptr [25 x i64]* %state_s, i64 0, i64 16" [fips202.c:451->fips202.c:675->poly.c:519]   --->   Operation 45 'getelementptr' 'state_s_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [2/2] (2.77ns)   --->   "%state_s_load_5 = load i64* %state_s_addr_7, align 8" [fips202.c:451->fips202.c:675->poly.c:519]   --->   Operation 46 'load' 'state_s_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 7 <SV = 6> <Delay = 6.35>
ST_7 : Operation 47 [1/2] (2.77ns)   --->   "%state_s_load_5 = load i64* %state_s_addr_7, align 8" [fips202.c:451->fips202.c:675->poly.c:519]   --->   Operation 47 'load' 'state_s_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 48 [1/1] (0.80ns)   --->   "%xor_ln451 = xor i64 %state_s_load_5, -9223372036854775808" [fips202.c:451->fips202.c:675->poly.c:519]   --->   Operation 48 'xor' 'xor_ln451' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [1/1] (2.77ns)   --->   "store i64 %xor_ln451, i64* %state_s_addr_7, align 8" [fips202.c:451->fips202.c:675->poly.c:519]   --->   Operation 49 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 8 <SV = 7> <Delay = 1.35>
ST_8 : Operation 50 [2/2] (1.35ns)   --->   "call fastcc void @keccak_squeezeblocks([136 x i8]* %buf, [25 x i64]* %state_s)" [fips202.c:694->poly.c:520]   --->   Operation 50 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.35>
ST_9 : Operation 51 [1/2] (0.00ns)   --->   "call fastcc void @keccak_squeezeblocks([136 x i8]* %buf, [25 x i64]* %state_s)" [fips202.c:694->poly.c:520]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 52 [1/1] (1.35ns)   --->   "br label %3" [poly.c:523]   --->   Operation 52 'br' <Predicate = true> <Delay = 1.35>

State 10 <SV = 9> <Delay = 2.77>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %shake256_init.1.exit ], [ %i, %4 ]"   --->   Operation 53 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%signs_0 = phi i64 [ 0, %shake256_init.1.exit ], [ %signs, %4 ]"   --->   Operation 54 'phi' 'signs_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (1.21ns)   --->   "%icmp_ln523 = icmp eq i4 %i_0, -8" [poly.c:523]   --->   Operation 55 'icmp' 'icmp_ln523' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 56 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (1.49ns)   --->   "%i = add i4 %i_0, 1" [poly.c:523]   --->   Operation 57 'add' 'i' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln523, label %.preheader4.preheader, label %4" [poly.c:523]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln524 = zext i4 %i_0 to i64" [poly.c:524]   --->   Operation 59 'zext' 'zext_ln524' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr inbounds [136 x i8]* %buf, i64 0, i64 %zext_ln524" [poly.c:524]   --->   Operation 60 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_10 : Operation 61 [2/2] (2.77ns)   --->   "%buf_load = load i8* %buf_addr, align 1" [poly.c:524]   --->   Operation 61 'load' 'buf_load' <Predicate = (!icmp_ln523)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_10 : Operation 62 [1/1] (1.35ns)   --->   "br label %.preheader4" [poly.c:527]   --->   Operation 62 'br' <Predicate = (icmp_ln523)> <Delay = 1.35>

State 11 <SV = 10> <Delay = 5.19>
ST_11 : Operation 63 [1/2] (2.77ns)   --->   "%buf_load = load i8* %buf_addr, align 1" [poly.c:524]   --->   Operation 63 'load' 'buf_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_11 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node signs)   --->   "%zext_ln524_1 = zext i8 %buf_load to i64" [poly.c:524]   --->   Operation 64 'zext' 'zext_ln524_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node signs)   --->   "%trunc_ln524 = trunc i4 %i_0 to i3" [poly.c:524]   --->   Operation 65 'trunc' 'trunc_ln524' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node signs)   --->   "%shl_ln13 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln524, i3 0)" [poly.c:524]   --->   Operation 66 'bitconcatenate' 'shl_ln13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node signs)   --->   "%zext_ln524_2 = zext i6 %shl_ln13 to i64" [poly.c:524]   --->   Operation 67 'zext' 'zext_ln524_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node signs)   --->   "%shl_ln524 = shl i64 %zext_ln524_1, %zext_ln524_2" [poly.c:524]   --->   Operation 68 'shl' 'shl_ln524' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 69 [1/1] (2.42ns) (out node of the LUT)   --->   "%signs = or i64 %shl_ln524, %signs_0" [poly.c:524]   --->   Operation 69 'or' 'signs' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "br label %3" [poly.c:523]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 10> <Delay = 2.77>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%i_1 = phi i9 [ %i_25, %5 ], [ 0, %.preheader4.preheader ]"   --->   Operation 71 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (1.34ns)   --->   "%icmp_ln527 = icmp eq i9 %i_1, -256" [poly.c:527]   --->   Operation 72 'icmp' 'icmp_ln527' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 73 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (1.73ns)   --->   "%i_25 = add i9 %i_1, 1" [poly.c:527]   --->   Operation 74 'add' 'i_25' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln527, label %.preheader3.preheader, label %5" [poly.c:527]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln528 = zext i9 %i_1 to i64" [poly.c:528]   --->   Operation 76 'zext' 'zext_ln528' <Predicate = (!icmp_ln527)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%c_coeffs_addr = getelementptr [256 x i32]* %c_coeffs, i64 0, i64 %zext_ln528" [poly.c:528]   --->   Operation 77 'getelementptr' 'c_coeffs_addr' <Predicate = (!icmp_ln527)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (2.77ns)   --->   "store i32 0, i32* %c_coeffs_addr, align 4" [poly.c:528]   --->   Operation 78 'store' <Predicate = (!icmp_ln527)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "br label %.preheader4" [poly.c:527]   --->   Operation 79 'br' <Predicate = (!icmp_ln527)> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (1.35ns)   --->   "br label %.preheader3" [poly.c:529]   --->   Operation 80 'br' <Predicate = (icmp_ln527)> <Delay = 1.35>

State 13 <SV = 11> <Delay = 1.35>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%i_2 = phi i9 [ %i_26, %7 ], [ 217, %.preheader3.preheader ]"   --->   Operation 81 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%pos_0 = phi i32 [ %pos, %7 ], [ 8, %.preheader3.preheader ]"   --->   Operation 82 'phi' 'pos_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%signs_1 = phi i64 [ %signs_3, %7 ], [ %signs_0, %.preheader3.preheader ]"   --->   Operation 83 'phi' 'signs_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (1.34ns)   --->   "%icmp_ln529 = icmp eq i9 %i_2, -256" [poly.c:529]   --->   Operation 84 'icmp' 'icmp_ln529' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 39, i64 39, i64 39)"   --->   Operation 85 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln529, label %8, label %.preheader.preheader" [poly.c:529]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (1.35ns)   --->   "br label %.preheader" [poly.c:531]   --->   Operation 87 'br' <Predicate = (!icmp_ln529)> <Delay = 1.35>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "ret void" [poly.c:543]   --->   Operation 88 'ret' <Predicate = (icmp_ln529)> <Delay = 0.00>

State 14 <SV = 12> <Delay = 3.46>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%pos_1 = phi i32 [ %pos, %.preheader._crit_edge ], [ %pos_0, %.preheader.preheader ]"   --->   Operation 89 'phi' 'pos_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (2.11ns)   --->   "%icmp_ln531 = icmp ugt i32 %pos_1, 135" [poly.c:531]   --->   Operation 90 'icmp' 'icmp_ln531' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 91 [1/1] (1.35ns)   --->   "br i1 %icmp_ln531, label %6, label %.preheader._crit_edge" [poly.c:531]   --->   Operation 91 'br' <Predicate = true> <Delay = 1.35>
ST_14 : Operation 92 [2/2] (1.35ns)   --->   "call fastcc void @keccak_squeezeblocks([136 x i8]* %buf, [25 x i64]* %state_s)" [fips202.c:694->poly.c:532]   --->   Operation 92 'call' <Predicate = (icmp_ln531)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 13> <Delay = 1.35>
ST_15 : Operation 93 [1/2] (0.00ns)   --->   "call fastcc void @keccak_squeezeblocks([136 x i8]* %buf, [25 x i64]* %state_s)" [fips202.c:694->poly.c:532]   --->   Operation 93 'call' <Predicate = (icmp_ln531)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 94 [1/1] (1.35ns)   --->   "br label %.preheader._crit_edge" [poly.c:534]   --->   Operation 94 'br' <Predicate = (icmp_ln531)> <Delay = 1.35>

State 16 <SV = 14> <Delay = 2.77>
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "%pos_2 = phi i32 [ 0, %6 ], [ %pos_1, %.preheader ]" [poly.c:536]   --->   Operation 95 'phi' 'pos_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 96 [1/1] (2.18ns)   --->   "%pos = add i32 %pos_2, 1" [poly.c:536]   --->   Operation 96 'add' 'pos' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln536 = zext i32 %pos_2 to i64" [poly.c:536]   --->   Operation 97 'zext' 'zext_ln536' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%buf_addr_12 = getelementptr inbounds [136 x i8]* %buf, i64 0, i64 %zext_ln536" [poly.c:536]   --->   Operation 98 'getelementptr' 'buf_addr_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 99 [2/2] (2.77ns)   --->   "%buf_load_11 = load i8* %buf_addr_12, align 1" [poly.c:536]   --->   Operation 99 'load' 'buf_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 17 <SV = 15> <Delay = 5.54>
ST_17 : Operation 100 [1/2] (2.77ns)   --->   "%buf_load_11 = load i8* %buf_addr_12, align 1" [poly.c:536]   --->   Operation 100 'load' 'buf_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_17 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln536_1 = zext i8 %buf_load_11 to i9" [poly.c:536]   --->   Operation 101 'zext' 'zext_ln536_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 102 [1/1] (1.34ns)   --->   "%icmp_ln537 = icmp ugt i9 %zext_ln536_1, %i_2" [poly.c:537]   --->   Operation 102 'icmp' 'icmp_ln537' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %icmp_ln537, label %.preheader, label %7" [poly.c:537]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln539 = zext i8 %buf_load_11 to i64" [poly.c:539]   --->   Operation 104 'zext' 'zext_ln539' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_17 : Operation 105 [1/1] (0.00ns)   --->   "%c_coeffs_addr_1 = getelementptr [256 x i32]* %c_coeffs, i64 0, i64 %zext_ln539" [poly.c:539]   --->   Operation 105 'getelementptr' 'c_coeffs_addr_1' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_17 : Operation 106 [2/2] (2.77ns)   --->   "%c_coeffs_load = load i32* %c_coeffs_addr_1, align 4" [poly.c:539]   --->   Operation 106 'load' 'c_coeffs_load' <Predicate = (!icmp_ln537)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_17 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln540 = trunc i64 %signs_1 to i1" [poly.c:540]   --->   Operation 107 'trunc' 'trunc_ln540' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%signs_2 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %signs_1, i32 1, i32 63)" [poly.c:541]   --->   Operation 108 'partselect' 'signs_2' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%signs_3 = zext i63 %signs_2 to i64" [poly.c:541]   --->   Operation 109 'zext' 'signs_3' <Predicate = (!icmp_ln537)> <Delay = 0.00>

State 18 <SV = 16> <Delay = 5.54>
ST_18 : Operation 110 [1/2] (2.77ns)   --->   "%c_coeffs_load = load i32* %c_coeffs_addr_1, align 4" [poly.c:539]   --->   Operation 110 'load' 'c_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln539_1 = zext i9 %i_2 to i64" [poly.c:539]   --->   Operation 111 'zext' 'zext_ln539_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%c_coeffs_addr_2 = getelementptr [256 x i32]* %c_coeffs, i64 0, i64 %zext_ln539_1" [poly.c:539]   --->   Operation 112 'getelementptr' 'c_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (2.77ns)   --->   "store i32 %c_coeffs_load, i32* %c_coeffs_addr_2, align 4" [poly.c:539]   --->   Operation 113 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_18 : Operation 114 [1/1] (1.73ns)   --->   "%i_26 = add i9 1, %i_2" [poly.c:529]   --->   Operation 114 'add' 'i_26' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 3.97>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln14 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %trunc_ln540, i1 false)" [poly.c:540]   --->   Operation 115 'bitconcatenate' 'shl_ln14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (1.20ns)   --->   "%sub_ln540 = sub i2 1, %shl_ln14" [poly.c:540]   --->   Operation 116 'sub' 'sub_ln540' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln540 = sext i2 %sub_ln540 to i32" [poly.c:540]   --->   Operation 117 'sext' 'sext_ln540' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (2.77ns)   --->   "store i32 %sext_ln540, i32* %c_coeffs_addr_1, align 4" [poly.c:540]   --->   Operation 118 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "br label %.preheader3" [poly.c:529]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ seed]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ KeccakF_RoundConstan]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf             (alloca           ) [ 00111111111111111111]
state_s         (alloca           ) [ 00111111111111111111]
br_ln362        (br               ) [ 01100000000000000000]
i_0_i_i         (phi              ) [ 00100000000000000000]
icmp_ln362      (icmp             ) [ 00100000000000000000]
empty           (speclooptripcount) [ 00000000000000000000]
i_24            (add              ) [ 01100000000000000000]
br_ln362        (br               ) [ 00000000000000000000]
zext_ln363      (zext             ) [ 00000000000000000000]
state_s_addr_8  (getelementptr    ) [ 00000000000000000000]
store_ln363     (store            ) [ 00000000000000000000]
br_ln362        (br               ) [ 01100000000000000000]
state_pos       (call             ) [ 00001100000000000000]
i_s             (partselect       ) [ 00000000000000000000]
zext_ln450_3    (zext             ) [ 00000000000000000000]
state_s_addr    (getelementptr    ) [ 00001100000000000000]
trunc_ln450     (trunc            ) [ 00000000000000000000]
shl_ln          (bitconcatenate   ) [ 00000000000000000000]
zext_ln450      (zext             ) [ 00000000000000000000]
shl_ln450       (shl              ) [ 00000000000000000000]
state_s_load    (load             ) [ 00000000000000000000]
xor_ln450       (xor              ) [ 00000000000000000000]
store_ln450     (store            ) [ 00000000000000000000]
state_s_addr_7  (getelementptr    ) [ 00000001000000000000]
state_s_load_5  (load             ) [ 00000000000000000000]
xor_ln451       (xor              ) [ 00000000000000000000]
store_ln451     (store            ) [ 00000000000000000000]
call_ln694      (call             ) [ 00000000000000000000]
br_ln523        (br               ) [ 00000000011100000000]
i_0             (phi              ) [ 00000000001100000000]
signs_0         (phi              ) [ 00000000001111111111]
icmp_ln523      (icmp             ) [ 00000000001100000000]
empty_44        (speclooptripcount) [ 00000000000000000000]
i               (add              ) [ 00000000011100000000]
br_ln523        (br               ) [ 00000000000000000000]
zext_ln524      (zext             ) [ 00000000000000000000]
buf_addr        (getelementptr    ) [ 00000000000100000000]
br_ln527        (br               ) [ 00000000001110000000]
buf_load        (load             ) [ 00000000000000000000]
zext_ln524_1    (zext             ) [ 00000000000000000000]
trunc_ln524     (trunc            ) [ 00000000000000000000]
shl_ln13        (bitconcatenate   ) [ 00000000000000000000]
zext_ln524_2    (zext             ) [ 00000000000000000000]
shl_ln524       (shl              ) [ 00000000000000000000]
signs           (or               ) [ 00000000011100000000]
br_ln523        (br               ) [ 00000000011100000000]
i_1             (phi              ) [ 00000000000010000000]
icmp_ln527      (icmp             ) [ 00000000000010000000]
empty_45        (speclooptripcount) [ 00000000000000000000]
i_25            (add              ) [ 00000000001010000000]
br_ln527        (br               ) [ 00000000000000000000]
zext_ln528      (zext             ) [ 00000000000000000000]
c_coeffs_addr   (getelementptr    ) [ 00000000000000000000]
store_ln528     (store            ) [ 00000000000000000000]
br_ln527        (br               ) [ 00000000001010000000]
br_ln529        (br               ) [ 00000000000011111111]
i_2             (phi              ) [ 00000000000001111110]
pos_0           (phi              ) [ 00000000000001111100]
signs_1         (phi              ) [ 00000000000001111100]
icmp_ln529      (icmp             ) [ 00000000000001111111]
empty_46        (speclooptripcount) [ 00000000000000000000]
br_ln529        (br               ) [ 00000000000000000000]
br_ln531        (br               ) [ 00000000000001111111]
ret_ln543       (ret              ) [ 00000000000000000000]
pos_1           (phi              ) [ 00000000000000111000]
icmp_ln531      (icmp             ) [ 00000000000001111111]
br_ln531        (br               ) [ 00000000000001111111]
call_ln694      (call             ) [ 00000000000000000000]
br_ln534        (br               ) [ 00000000000001111111]
pos_2           (phi              ) [ 00000000000000001000]
pos             (add              ) [ 00000000000011100111]
zext_ln536      (zext             ) [ 00000000000000000000]
buf_addr_12     (getelementptr    ) [ 00000000000000000100]
buf_load_11     (load             ) [ 00000000000000000000]
zext_ln536_1    (zext             ) [ 00000000000000000000]
icmp_ln537      (icmp             ) [ 00000000000001111111]
br_ln537        (br               ) [ 00000000000001111111]
zext_ln539      (zext             ) [ 00000000000000000000]
c_coeffs_addr_1 (getelementptr    ) [ 00000000000000000011]
trunc_ln540     (trunc            ) [ 00000000000000000011]
signs_2         (partselect       ) [ 00000000000000000000]
signs_3         (zext             ) [ 00000000000011000011]
c_coeffs_load   (load             ) [ 00000000000000000000]
zext_ln539_1    (zext             ) [ 00000000000000000000]
c_coeffs_addr_2 (getelementptr    ) [ 00000000000000000000]
store_ln539     (store            ) [ 00000000000000000000]
i_26            (add              ) [ 00000000000011000001]
shl_ln14        (bitconcatenate   ) [ 00000000000000000000]
sub_ln540       (sub              ) [ 00000000000000000000]
sext_ln540      (sext             ) [ 00000000000000000000]
store_ln540     (store            ) [ 00000000000000000000]
br_ln529        (br               ) [ 00000000000011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_coeffs"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="seed">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="KeccakF_RoundConstan">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstan"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keccak_absorb.2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keccak_squeezeblocks"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="buf_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="state_s_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_s/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="state_s_addr_8_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="5" slack="0"/>
<pin id="96" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_s_addr_8/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln363/2 state_s_load/4 store_ln450/5 state_s_load_5/6 store_ln451/7 "/>
</bind>
</comp>

<comp id="105" class="1004" name="state_s_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="29" slack="0"/>
<pin id="109" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_s_addr/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="state_s_addr_7_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="6" slack="0"/>
<pin id="115" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_s_addr_7/6 "/>
</bind>
</comp>

<comp id="119" class="1004" name="buf_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="4" slack="0"/>
<pin id="123" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/10 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_load/10 buf_load_11/16 "/>
</bind>
</comp>

<comp id="131" class="1004" name="c_coeffs_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="9" slack="0"/>
<pin id="135" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_coeffs_addr/12 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln528/12 c_coeffs_load/17 store_ln539/18 store_ln540/19 "/>
</bind>
</comp>

<comp id="145" class="1004" name="buf_addr_12_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="32" slack="0"/>
<pin id="149" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_12/16 "/>
</bind>
</comp>

<comp id="152" class="1004" name="c_coeffs_addr_1_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_coeffs_addr_1/17 "/>
</bind>
</comp>

<comp id="160" class="1004" name="c_coeffs_addr_2_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="9" slack="0"/>
<pin id="164" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_coeffs_addr_2/18 "/>
</bind>
</comp>

<comp id="169" class="1005" name="i_0_i_i_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="1"/>
<pin id="171" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_0_i_i_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_0_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="1"/>
<pin id="182" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="i_0_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/10 "/>
</bind>
</comp>

<comp id="192" class="1005" name="signs_0_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="1"/>
<pin id="194" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="signs_0 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="signs_0_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="64" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="signs_0/10 "/>
</bind>
</comp>

<comp id="204" class="1005" name="i_1_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="9" slack="1"/>
<pin id="206" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="i_1_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="0"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="1" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/12 "/>
</bind>
</comp>

<comp id="215" class="1005" name="i_2_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="1"/>
<pin id="217" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="i_2_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="9" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="9" slack="1"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/13 "/>
</bind>
</comp>

<comp id="227" class="1005" name="pos_0_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pos_0 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="pos_0_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="5" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pos_0/13 "/>
</bind>
</comp>

<comp id="239" class="1005" name="signs_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="4"/>
<pin id="241" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="signs_1 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="signs_1_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="63" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="64" slack="2"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="signs_1/13 "/>
</bind>
</comp>

<comp id="250" class="1005" name="pos_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="2"/>
<pin id="252" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pos_1 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="pos_1_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="32" slack="1"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pos_1/14 "/>
</bind>
</comp>

<comp id="261" class="1005" name="pos_2_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pos_2 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="pos_2_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="32" slack="2"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pos_2/16 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_keccak_absorb_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="0" index="3" bw="8" slack="0"/>
<pin id="278" dir="0" index="4" bw="1" slack="0"/>
<pin id="279" dir="0" index="5" bw="7" slack="0"/>
<pin id="280" dir="0" index="6" bw="64" slack="0"/>
<pin id="281" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="state_pos/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_keccak_squeezeblocks_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="0" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="292" dir="0" index="3" bw="64" slack="0"/>
<pin id="293" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln694/8 call_ln694/14 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln362_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="0" index="1" bw="5" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln362/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="i_24_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_24/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln363_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln363/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="i_s_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="29" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="3" slack="0"/>
<pin id="317" dir="0" index="3" bw="6" slack="0"/>
<pin id="318" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="i_s/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln450_3_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="29" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln450_3/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln450_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="2"/>
<pin id="330" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln450/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="shl_ln_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="6" slack="0"/>
<pin id="333" dir="0" index="1" bw="3" slack="0"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln450_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln450/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="shl_ln450_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="0"/>
<pin id="345" dir="0" index="1" bw="6" slack="0"/>
<pin id="346" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln450/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="xor_ln450_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="0"/>
<pin id="351" dir="0" index="1" bw="64" slack="0"/>
<pin id="352" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln450/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="xor_ln451_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="0"/>
<pin id="358" dir="0" index="1" bw="64" slack="0"/>
<pin id="359" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln451/7 "/>
</bind>
</comp>

<comp id="363" class="1004" name="icmp_ln523_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="0" index="1" bw="4" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln523/10 "/>
</bind>
</comp>

<comp id="369" class="1004" name="i_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/10 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln524_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="0"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln524/10 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln524_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln524_1/11 "/>
</bind>
</comp>

<comp id="384" class="1004" name="trunc_ln524_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="1"/>
<pin id="386" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln524/11 "/>
</bind>
</comp>

<comp id="388" class="1004" name="shl_ln13_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="0"/>
<pin id="390" dir="0" index="1" bw="3" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln13/11 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln524_2_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln524_2/11 "/>
</bind>
</comp>

<comp id="400" class="1004" name="shl_ln524_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="6" slack="0"/>
<pin id="403" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln524/11 "/>
</bind>
</comp>

<comp id="406" class="1004" name="signs_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="0"/>
<pin id="408" dir="0" index="1" bw="64" slack="1"/>
<pin id="409" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="signs/11 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln527_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="9" slack="0"/>
<pin id="414" dir="0" index="1" bw="9" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln527/12 "/>
</bind>
</comp>

<comp id="418" class="1004" name="i_25_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="9" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_25/12 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln528_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="9" slack="0"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln528/12 "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln529_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="9" slack="0"/>
<pin id="431" dir="0" index="1" bw="9" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln529/13 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln531_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln531/14 "/>
</bind>
</comp>

<comp id="441" class="1004" name="pos_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos/16 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln536_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln536/16 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln536_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln536_1/17 "/>
</bind>
</comp>

<comp id="456" class="1004" name="icmp_ln537_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="9" slack="0"/>
<pin id="458" dir="0" index="1" bw="9" slack="4"/>
<pin id="459" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln537/17 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln539_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln539/17 "/>
</bind>
</comp>

<comp id="467" class="1004" name="trunc_ln540_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="64" slack="4"/>
<pin id="469" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln540/17 "/>
</bind>
</comp>

<comp id="471" class="1004" name="signs_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="63" slack="0"/>
<pin id="473" dir="0" index="1" bw="64" slack="4"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="0" index="3" bw="7" slack="0"/>
<pin id="476" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="signs_2/17 "/>
</bind>
</comp>

<comp id="481" class="1004" name="signs_3_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="63" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="signs_3/17 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln539_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="9" slack="5"/>
<pin id="487" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln539_1/18 "/>
</bind>
</comp>

<comp id="490" class="1004" name="i_26_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="9" slack="5"/>
<pin id="493" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_26/18 "/>
</bind>
</comp>

<comp id="496" class="1004" name="shl_ln14_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="2"/>
<pin id="499" dir="0" index="2" bw="1" slack="0"/>
<pin id="500" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln14/19 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sub_ln540_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="2" slack="0"/>
<pin id="506" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln540/19 "/>
</bind>
</comp>

<comp id="509" class="1004" name="sext_ln540_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="2" slack="0"/>
<pin id="511" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln540/19 "/>
</bind>
</comp>

<comp id="517" class="1005" name="i_24_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="0"/>
<pin id="519" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_24 "/>
</bind>
</comp>

<comp id="522" class="1005" name="state_pos_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="2"/>
<pin id="524" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="state_pos "/>
</bind>
</comp>

<comp id="527" class="1005" name="state_s_addr_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="1"/>
<pin id="529" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="state_s_addr "/>
</bind>
</comp>

<comp id="532" class="1005" name="state_s_addr_7_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="1"/>
<pin id="534" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="state_s_addr_7 "/>
</bind>
</comp>

<comp id="540" class="1005" name="i_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="0"/>
<pin id="542" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="545" class="1005" name="buf_addr_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="1"/>
<pin id="547" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="550" class="1005" name="signs_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="1"/>
<pin id="552" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="signs "/>
</bind>
</comp>

<comp id="558" class="1005" name="i_25_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="9" slack="0"/>
<pin id="560" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_25 "/>
</bind>
</comp>

<comp id="566" class="1005" name="icmp_ln531_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln531 "/>
</bind>
</comp>

<comp id="570" class="1005" name="pos_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pos "/>
</bind>
</comp>

<comp id="576" class="1005" name="buf_addr_12_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="1"/>
<pin id="578" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_12 "/>
</bind>
</comp>

<comp id="584" class="1005" name="c_coeffs_addr_1_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="1"/>
<pin id="586" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="589" class="1005" name="trunc_ln540_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="2"/>
<pin id="591" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln540 "/>
</bind>
</comp>

<comp id="594" class="1005" name="signs_3_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="64" slack="1"/>
<pin id="596" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="signs_3 "/>
</bind>
</comp>

<comp id="599" class="1005" name="i_26_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="9" slack="1"/>
<pin id="601" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_26 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="117"><net_src comp="40" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="118"><net_src comp="111" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="119" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="62" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="151"><net_src comp="145" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="152" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="138" pin="3"/><net_sink comp="138" pin=1"/></net>

<net id="168"><net_src comp="160" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="46" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="184" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="207"><net_src comp="54" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="218"><net_src comp="64" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="226"><net_src comp="219" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="230"><net_src comp="66" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="238"><net_src comp="231" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="248"><net_src comp="192" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="249"><net_src comp="242" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="259"><net_src comp="227" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="260"><net_src comp="253" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="264"><net_src comp="62" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="250" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="282"><net_src comp="20" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="22" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="2" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="285"><net_src comp="24" pin="0"/><net_sink comp="273" pin=4"/></net>

<net id="286"><net_src comp="26" pin="0"/><net_sink comp="273" pin=5"/></net>

<net id="287"><net_src comp="4" pin="0"/><net_sink comp="273" pin=6"/></net>

<net id="294"><net_src comp="44" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="4" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="300"><net_src comp="173" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="10" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="173" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="16" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="173" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="319"><net_src comp="28" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="273" pin="7"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="30" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="32" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="326"><net_src comp="313" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="336"><net_src comp="34" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="328" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="36" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="38" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="339" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="98" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="343" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="355"><net_src comp="349" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="360"><net_src comp="98" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="42" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="362"><net_src comp="356" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="367"><net_src comp="184" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="48" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="184" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="52" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="184" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="383"><net_src comp="125" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="180" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="34" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="36" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="399"><net_src comp="388" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="380" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="396" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="192" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="208" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="56" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="208" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="60" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="208" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="433"><net_src comp="219" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="56" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="253" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="70" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="265" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="72" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="265" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="455"><net_src comp="125" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="215" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="125" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="470"><net_src comp="239" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="477"><net_src comp="74" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="239" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="72" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="76" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="484"><net_src comp="471" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="215" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="494"><net_src comp="60" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="215" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="501"><net_src comp="78" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="80" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="507"><net_src comp="82" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="496" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="520"><net_src comp="302" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="525"><net_src comp="273" pin="7"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="530"><net_src comp="105" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="535"><net_src comp="111" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="543"><net_src comp="369" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="548"><net_src comp="119" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="553"><net_src comp="406" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="561"><net_src comp="418" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="569"><net_src comp="435" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="441" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="579"><net_src comp="145" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="587"><net_src comp="152" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="592"><net_src comp="467" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="597"><net_src comp="481" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="602"><net_src comp="490" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="219" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_coeffs | {12 18 19 }
	Port: seed | {}
	Port: KeccakF_RoundConstan | {}
 - Input state : 
	Port: poly_challenge : c_coeffs | {17 18 }
	Port: poly_challenge : seed | {2 3 }
	Port: poly_challenge : KeccakF_RoundConstan | {2 3 8 9 14 15 }
  - Chain level:
	State 1
	State 2
		icmp_ln362 : 1
		i_24 : 1
		br_ln362 : 2
		zext_ln363 : 1
		state_s_addr_8 : 2
		store_ln363 : 3
	State 3
		i_s : 1
		zext_ln450_3 : 2
		state_s_addr : 3
	State 4
	State 5
		shl_ln : 1
		zext_ln450 : 2
		shl_ln450 : 3
		xor_ln450 : 4
		store_ln450 : 4
	State 6
		state_s_load_5 : 1
	State 7
		xor_ln451 : 1
		store_ln451 : 1
	State 8
	State 9
	State 10
		icmp_ln523 : 1
		i : 1
		br_ln523 : 2
		zext_ln524 : 1
		buf_addr : 2
		buf_load : 3
	State 11
		zext_ln524_1 : 1
		shl_ln13 : 1
		zext_ln524_2 : 2
		shl_ln524 : 3
		signs : 4
	State 12
		icmp_ln527 : 1
		i_25 : 1
		br_ln527 : 2
		zext_ln528 : 1
		c_coeffs_addr : 2
		store_ln528 : 3
	State 13
		icmp_ln529 : 1
		br_ln529 : 2
	State 14
		icmp_ln531 : 1
		br_ln531 : 2
	State 15
	State 16
		pos : 1
		zext_ln536 : 1
		buf_addr_12 : 2
		buf_load_11 : 3
	State 17
		zext_ln536_1 : 1
		icmp_ln537 : 2
		br_ln537 : 3
		zext_ln539 : 1
		c_coeffs_addr_1 : 2
		c_coeffs_load : 3
		signs_3 : 1
	State 18
		c_coeffs_addr_2 : 1
		store_ln539 : 2
	State 19
		sub_ln540 : 1
		sext_ln540 : 2
		store_ln540 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   call   |    grp_keccak_absorb_2_fu_273   |    0    |  33.502 |   7559  |  18977  |    0    |
|          | grp_keccak_squeezeblocks_fu_288 |    0    | 16.9955 |   5057  |  16895  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    xor   |         xor_ln450_fu_349        |    0    |    0    |    0    |    64   |    0    |
|          |         xor_ln451_fu_356        |    0    |    0    |    0    |    64   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |           i_24_fu_302           |    0    |    0    |    0    |    15   |    0    |
|          |             i_fu_369            |    0    |    0    |    0    |    13   |    0    |
|    add   |           i_25_fu_418           |    0    |    0    |    0    |    16   |    0    |
|          |            pos_fu_441           |    0    |    0    |    0    |    39   |    0    |
|          |           i_26_fu_490           |    0    |    0    |    0    |    16   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        icmp_ln362_fu_296        |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln523_fu_363        |    0    |    0    |    0    |    9    |    0    |
|   icmp   |        icmp_ln527_fu_412        |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln529_fu_429        |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln531_fu_435        |    0    |    0    |    0    |    18   |    0    |
|          |        icmp_ln537_fu_456        |    0    |    0    |    0    |    13   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    or    |           signs_fu_406          |    0    |    0    |    0    |    64   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    shl   |         shl_ln450_fu_343        |    0    |    0    |    0    |    13   |    0    |
|          |         shl_ln524_fu_400        |    0    |    0    |    0    |    19   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    sub   |         sub_ln540_fu_503        |    0    |    0    |    0    |    10   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        zext_ln363_fu_308        |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln450_3_fu_323       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln450_fu_339        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln524_fu_375        |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln524_1_fu_380       |    0    |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln524_2_fu_396       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln528_fu_424        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln536_fu_447        |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln536_1_fu_452       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln539_fu_462        |    0    |    0    |    0    |    0    |    0    |
|          |          signs_3_fu_481         |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln539_1_fu_485       |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|partselect|            i_s_fu_313           |    0    |    0    |    0    |    0    |    0    |
|          |          signs_2_fu_471         |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        trunc_ln450_fu_328       |    0    |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln524_fu_384       |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln540_fu_467       |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |          shl_ln_fu_331          |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|         shl_ln13_fu_388         |    0    |    0    |    0    |    0    |    0    |
|          |         shl_ln14_fu_496         |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   sext   |        sext_ln540_fu_509        |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                 |    0    | 50.4975 |  12616  |  36282  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|  buf  |    1   |    0   |    0   |    0   |
|state_s|    4   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |    5   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  buf_addr_12_reg_576  |    8   |
|    buf_addr_reg_545   |    8   |
|c_coeffs_addr_1_reg_584|    8   |
|    i_0_i_i_reg_169    |    5   |
|      i_0_reg_180      |    4   |
|      i_1_reg_204      |    9   |
|      i_24_reg_517     |    5   |
|      i_25_reg_558     |    9   |
|      i_26_reg_599     |    9   |
|      i_2_reg_215      |    9   |
|       i_reg_540       |    4   |
|   icmp_ln531_reg_566  |    1   |
|     pos_0_reg_227     |   32   |
|     pos_1_reg_250     |   32   |
|     pos_2_reg_261     |   32   |
|      pos_reg_570      |   32   |
|    signs_0_reg_192    |   64   |
|    signs_1_reg_239    |   64   |
|    signs_3_reg_594    |   64   |
|     signs_reg_550     |   64   |
|   state_pos_reg_522   |   32   |
| state_s_addr_7_reg_532|    5   |
|  state_s_addr_reg_527 |    5   |
|  trunc_ln540_reg_589  |    1   |
+-----------------------+--------+
|         Total         |   506  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_98 |  p0  |   4  |   5  |   20   ||    21   |
|  grp_access_fu_98 |  p1  |   3  |  64  |   192  ||    15   |
| grp_access_fu_125 |  p0  |   4  |   8  |   32   ||    21   |
| grp_access_fu_138 |  p0  |   4  |   8  |   32   ||    21   |
| grp_access_fu_138 |  p1  |   3  |  32  |   96   ||    15   |
|    i_0_reg_180    |  p0  |   2  |   4  |    8   ||    9    |
|  signs_0_reg_192  |  p0  |   2  |  64  |   128  ||    9    |
|    i_2_reg_215    |  p0  |   2  |   9  |   18   ||    9    |
|   pos_0_reg_227   |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   590  ||  12.964 ||   129   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   50   |  12616 |  36282 |    0   |
|   Memory  |    5   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   12   |    -   |   129  |    -   |
|  Register |    -   |    -   |   506  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |   63   |  13122 |  36411 |    0   |
+-----------+--------+--------+--------+--------+--------+
