// Seed: 3560988197
module module_0;
endmodule
module module_1 #(
    parameter id_7 = 32'd15
) (
    input supply0 id_0,
    input wor id_1,
    input tri id_2,
    input tri id_3,
    input wor id_4
);
  logic [7:0][-1 : -1] id_6;
  module_0 modCall_1 ();
  localparam id_7 = 1;
  assign id_6[id_7] = id_0;
  assign id_6[-1]   = -1'b0;
endmodule
module module_2 #(
    parameter id_3 = 32'd92,
    parameter id_7 = 32'd18
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output supply0 id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  module_0 modCall_1 ();
  output wire id_9;
  inout wire id_8;
  input wire _id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire _id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4#(.id_4(-1)) = id_11;
  logic [ 1 : id_7] id_16;
  wire  [-1 : id_3] id_17;
  parameter id_18 = 1;
  wire [-1 'd0 : -1] id_19;
  assign id_14 = -1'h0;
endmodule
