  // Store previous value of input
  reg [7:0] prev_in;
  
  always @(posedge clk) begin
    prev_in <= in;
    // Each bit of pedge is high when current bit is 1 and previous bit was 0
    pedge <= in & ~prev_in;
  end

endmodule