{"children":[{"children":[{"data":[65540,131080,176,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[2338,4125,0,0,0],"details":[{"text":"Global interconnect for 1 global load and 1 global store.","type":"text"},{"text":"For 1 global load and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[247,192,0,0,8],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,45,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 5 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'i' (acc_opt.cl:10)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"1 register of width 33 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'i' (acc_opt.cl:16)","type":"resource"},{"data":[14,45,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 10 due to a loop initiation interval of 10.","type":"text"}],"text":"1 register of width 5 bits and depth 1","type":"text"},{"details":[{"text":" Depth was increased by a factor of 10 due to a loop initiation interval of 10.","type":"text"}],"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 5 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'i' (acc_opt.cl:34)","type":"resource"},{"data":[14,45,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 5 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'j' (acc_opt.cl:24)","type":"resource"},{"data":[40,197,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 10 due to a loop initiation interval of 10.","type":"text"}],"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'temp_sum' (acc_opt.cl:31)","type":"resource"},{"data":[65,512,0,0,4],"details":[{"Additional information":[{"text":"Requested size 104 bytes, implemented size 128 bytes, stall-free, 3 reads and 3 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"16 words","Bank width":"64 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"128 bytes","Memory Usage":"4 MLABs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"104 bytes","type":"table"},{"text":"Stall-free,\n104B requested,\n128B implemented.","type":"brief"}],"name":"acc_opt.cl:7 (shift_reg)","type":"resource"},{"children":[{"count":"1","data":[3,34,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"16"}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"16"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"16"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"16"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"16"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"16"}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"16"}]],"name":"1-bit Or","type":"resource"}],"data":[128.5,36.5,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":16}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl:16","type":"resource"},{"children":[{"count":4,"data":[147,313,0,0,10],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[147,313,0,0,10],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"10"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"10"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"10"}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"10"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[8,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":10}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl:10","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"12"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":12}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl:12","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1999,1498,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"20"}]],"name":"64-bit Floating-point Add","type":"resource"},{"count":2,"data":[418,633,13,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"20"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"20"}]],"name":"Store","type":"resource"}],"data":[2451,2155,13,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":20}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl:20","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"26"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[42,73,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"26"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"26"}]],"name":"Store","type":"resource"}],"data":[77,98,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":26}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl:26","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"24"}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0.5,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"24"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"24"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"24"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[7.5,1.5,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":24}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl:24","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[291,1710,0,0,31],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"39"}]],"name":"Store","type":"resource"}],"data":[291,1710,0,0,31],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":39}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl:39","replace_name":"true","type":"resource"},{"children":[{"count":"1","data":[0,64,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"36"}]],"name":"State","type":"resource"},{"count":1,"data":[1999,1498,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"36"}]],"name":"64-bit Floating-point Add","type":"resource"},{"count":1,"data":[42,73,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"36"}]],"name":"Load","type":"resource"}],"data":[2041,1635,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":36}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl:36","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"34"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"34"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"34"}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":"34"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[8,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl","line":34}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_opt.cl:34","replace_name":"true","type":"resource"}],"compute_units":1,"data":[6673,9309,13,0,63],"debug":[[{"filename":"acc_opt.cl","line":7}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"double_add_2","total_kernel_resources":[6673,9309,13,0,63],"total_percent":[1.38103,0.928488,0.544768,0.479174,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[9011,13501,15,0,63],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[74551,144581,191,0,63],"total_percent":[16.7781,8.87301,8.46097,7.04018,0],"type":"module"}