###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Mon Oct 31 04:02:08 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_reg[2] 
/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                          (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.136
- Setup                         0.110
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.896
- Arrival Time                  4.020
= Slack Time                   -0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.475 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.653 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.783 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.903 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    0.983 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.067 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.230 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.432 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.477 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.665 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.726 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.821 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.902 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    1.978 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.161 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.369 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.577 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.737 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.207 | 
     | \tx_core/tx_crc/crcpkt1 /U4210                   | A ^ -> Y v            | INVX8   | 0.278 | 0.492 |   3.823 |    3.698 | 
     | \tx_core/tx_crc/crcpkt1 /U4494                   | S v -> Y v            | MUX2X1  | 0.117 | 0.197 |   4.020 |    3.896 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[2]        | D v                   | DFFSR   | 0.117 | 0.000 |   4.020 |    3.896 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.125 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.353 | 
     | FECTS_clks_clk___L2_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.628 | 
     | FECTS_clks_clk___L3_I4                    | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    0.825 | 
     | FECTS_clks_clk___L4_I10                   | A ^ -> Y ^   | CLKBUF1 | 0.114 | 0.206 |   0.906 |    1.031 | 
     | FECTS_clks_clk___L5_I40                   | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.227 |   1.133 |    1.258 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[2] | CLK ^        | DFFSR   | 0.150 | 0.003 |   1.136 |    1.261 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[11] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.136
- Setup                         0.112
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.895
- Arrival Time                  4.019
= Slack Time                   -0.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.476 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.654 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.784 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.903 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    0.984 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.068 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.231 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.432 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.478 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.665 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.726 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.822 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.902 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    1.979 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.161 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.369 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.578 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.738 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.207 | 
     | \tx_core/tx_crc/crcpkt1 /U4210                   | A ^ -> Y v            | INVX8   | 0.278 | 0.492 |   3.823 |    3.699 | 
     | \tx_core/tx_crc/crcpkt1 /U4459                   | S v -> Y v            | MUX2X1  | 0.123 | 0.195 |   4.019 |    3.894 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[11]       | D v                   | DFFSR   | 0.123 | 0.000 |   4.019 |    3.895 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.124 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.353 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.627 | 
     | FECTS_clks_clk___L3_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    0.825 | 
     | FECTS_clks_clk___L4_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.114 | 0.206 |   0.906 |    1.030 | 
     | FECTS_clks_clk___L5_I40                    | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.227 |   1.133 |    1.257 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[11] | CLK ^        | DFFSR   | 0.150 | 0.003 |   1.136 |    1.260 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_reg[5] 
/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[5] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                          (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.138
- Setup                         0.112
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.896
- Arrival Time                  4.019
= Slack Time                   -0.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.477 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.655 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.785 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.904 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    0.984 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.069 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.232 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.433 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.479 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.666 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.727 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.822 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.903 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    1.979 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.162 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.370 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.578 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.738 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.208 | 
     | \tx_core/tx_crc/crcpkt1 /U4210                   | A ^ -> Y v            | INVX8   | 0.278 | 0.492 |   3.823 |    3.700 | 
     | \tx_core/tx_crc/crcpkt1 /U3940                   | S v -> Y v            | MUX2X1  | 0.126 | 0.196 |   4.019 |    3.895 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[5]        | D v                   | DFFSR   | 0.126 | 0.000 |   4.019 |    3.896 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.123 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.352 | 
     | FECTS_clks_clk___L2_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.627 | 
     | FECTS_clks_clk___L3_I4                    | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    0.824 | 
     | FECTS_clks_clk___L4_I10                   | A ^ -> Y ^   | CLKBUF1 | 0.114 | 0.206 |   0.906 |    1.030 | 
     | FECTS_clks_clk___L5_I40                   | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.227 |   1.133 |    1.257 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[5] | CLK ^        | DFFSR   | 0.150 | 0.005 |   1.138 |    1.261 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_reg[7] 
/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[7] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                          (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.136
- Setup                         0.110
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.897
- Arrival Time                  4.018
= Slack Time                   -0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.478 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.656 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.786 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.906 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    0.986 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.070 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.233 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.435 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.480 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.668 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.728 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.824 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.905 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    1.981 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.164 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.372 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.580 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.740 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.210 | 
     | \tx_core/tx_crc/crcpkt1 /U4210                   | A ^ -> Y v            | INVX8   | 0.278 | 0.492 |   3.823 |    3.701 | 
     | \tx_core/tx_crc/crcpkt1 /U4457                   | S v -> Y v            | MUX2X1  | 0.114 | 0.195 |   4.018 |    3.896 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[7]        | D v                   | DFFSR   | 0.114 | 0.000 |   4.018 |    3.897 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.122 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.350 | 
     | FECTS_clks_clk___L2_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.625 | 
     | FECTS_clks_clk___L3_I4                    | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    0.822 | 
     | FECTS_clks_clk___L4_I10                   | A ^ -> Y ^   | CLKBUF1 | 0.114 | 0.206 |   0.906 |    1.028 | 
     | FECTS_clks_clk___L5_I40                   | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.227 |   1.133 |    1.255 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[7] | CLK ^        | DFFSR   | 0.150 | 0.003 |   1.136 |    1.258 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[37] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[37] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.150
- Setup                         0.127
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.893
- Arrival Time                  4.004
= Slack Time                   -0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.489 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.667 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.797 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.916 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    0.997 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.081 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.244 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.445 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.491 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.678 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.739 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.835 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.915 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    1.992 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.174 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.382 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.591 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.751 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.220 | 
     | \tx_core/tx_crc/crcpkt1 /U4210                   | A ^ -> Y v            | INVX8   | 0.278 | 0.492 |   3.823 |    3.712 | 
     | \tx_core/tx_crc/crcpkt1 /U4211                   | S v -> Y v            | MUX2X1  | 0.196 | 0.181 |   4.004 |    3.893 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[37]       | D v                   | DFFSR   | 0.196 | 0.000 |   4.004 |    3.893 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.111 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.340 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.614 | 
     | FECTS_clks_clk___L3_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    0.812 | 
     | FECTS_clks_clk___L4_I11                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.212 |   0.913 |    1.024 | 
     | FECTS_clks_clk___L5_I43                    | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.234 |   1.146 |    1.258 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[37] | CLK ^        | DFFSR   | 0.156 | 0.004 |   1.150 |    1.261 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[34] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[34] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.152
- Setup                         0.128
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.893
- Arrival Time                  4.001
= Slack Time                   -0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.493 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.671 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.801 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.920 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.001 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.085 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.248 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.449 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.495 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.682 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.743 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.839 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.919 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    1.996 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.178 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.387 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.595 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.755 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.224 | 
     | \tx_core/tx_crc/crcpkt1 /U4169                   | A ^ -> Y v            | INVX8   | 0.271 | 0.475 |   3.807 |    3.700 | 
     | \tx_core/tx_crc/crcpkt1 /U4206                   | S v -> Y v            | MUX2X1  | 0.203 | 0.194 |   4.000 |    3.893 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[34]       | D v                   | DFFSR   | 0.203 | 0.000 |   4.001 |    3.893 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.107 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.336 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.610 | 
     | FECTS_clks_clk___L3_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    0.808 | 
     | FECTS_clks_clk___L4_I11                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.212 |   0.913 |    1.020 | 
     | FECTS_clks_clk___L5_I43                    | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.234 |   1.146 |    1.254 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[34] | CLK ^        | DFFSR   | 0.156 | 0.005 |   1.152 |    1.259 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[20] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.152
- Setup                         0.122
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.900
- Arrival Time                  4.004
= Slack Time                   -0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.496 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.674 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.804 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.924 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.004 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.088 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.251 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.453 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.498 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.686 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.746 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.842 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.923 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    1.999 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.182 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.390 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.598 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.758 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.228 | 
     | \tx_core/tx_crc/crcpkt1 /U4169                   | A ^ -> Y v            | INVX8   | 0.271 | 0.475 |   3.807 |    3.703 | 
     | \tx_core/tx_crc/crcpkt1 /U3997                   | S v -> Y v            | MUX2X1  | 0.171 | 0.196 |   4.003 |    3.899 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[20]       | D v                   | DFFSR   | 0.171 | 0.000 |   4.004 |    3.900 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.104 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.332 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.607 | 
     | FECTS_clks_clk___L3_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    0.804 | 
     | FECTS_clks_clk___L4_I11                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.212 |   0.913 |    1.016 | 
     | FECTS_clks_clk___L5_I43                    | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.234 |   1.146 |    1.250 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[20] | CLK ^        | DFFSR   | 0.156 | 0.005 |   1.152 |    1.256 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[35] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[35] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.148
- Setup                         0.121
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.897
- Arrival Time                  4.001
= Slack Time                   -0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.496 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.674 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.804 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.924 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.004 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.088 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.251 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.453 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.498 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.686 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.747 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.842 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.923 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    1.999 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.182 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.390 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.598 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.758 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.228 | 
     | \tx_core/tx_crc/crcpkt1 /U4169                   | A ^ -> Y v            | INVX8   | 0.271 | 0.475 |   3.807 |    3.703 | 
     | \tx_core/tx_crc/crcpkt1 /U3947                   | S v -> Y v            | MUX2X1  | 0.167 | 0.194 |   4.001 |    3.897 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[35]       | D v                   | DFFSR   | 0.167 | 0.000 |   4.001 |    3.897 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.104 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.332 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.607 | 
     | FECTS_clks_clk___L3_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    0.804 | 
     | FECTS_clks_clk___L4_I11                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.212 |   0.913 |    1.016 | 
     | FECTS_clks_clk___L5_I43                    | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.234 |   1.146 |    1.250 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[35] | CLK ^        | DFFSR   | 0.156 | 0.002 |   1.148 |    1.252 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[38] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[38] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.153
- Setup                         0.122
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.901
- Arrival Time                  4.002
= Slack Time                   -0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.498 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.676 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.806 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.926 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.006 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.090 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.253 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.455 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.500 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.688 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.748 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.844 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.925 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.001 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.184 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.392 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.600 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.760 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.230 | 
     | \tx_core/tx_crc/crcpkt1 /U4169                   | A ^ -> Y v            | INVX8   | 0.271 | 0.475 |   3.807 |    3.705 | 
     | \tx_core/tx_crc/crcpkt1 /U3955                   | S v -> Y v            | MUX2X1  | 0.174 | 0.195 |   4.002 |    3.900 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[38]       | D v                   | DFFSR   | 0.174 | 0.000 |   4.002 |    3.901 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.102 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.330 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.605 | 
     | FECTS_clks_clk___L3_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    0.802 | 
     | FECTS_clks_clk___L4_I11                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.212 |   0.913 |    1.014 | 
     | FECTS_clks_clk___L5_I43                    | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.234 |   1.146 |    1.248 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[38] | CLK ^        | DFFSR   | 0.156 | 0.007 |   1.153 |    1.255 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[28] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[28] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.139
- Setup                         0.125
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.885
- Arrival Time                  3.987
= Slack Time                   -0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.498 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.676 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.806 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.926 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.006 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.090 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.253 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.455 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.500 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.688 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.748 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.844 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.925 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.001 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.184 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.392 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.600 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.760 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.230 | 
     | \tx_core/tx_crc/crcpkt1 /U4169                   | A ^ -> Y v            | INVX8   | 0.271 | 0.475 |   3.807 |    3.705 | 
     | \tx_core/tx_crc/crcpkt1 /U4178                   | S v -> Y v            | MUX2X1  | 0.186 | 0.179 |   3.986 |    3.884 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[28]       | D v                   | DFFSR   | 0.186 | 0.000 |   3.987 |    3.885 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.102 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.330 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.605 | 
     | FECTS_clks_clk___L3_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    0.802 | 
     | FECTS_clks_clk___L4_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.114 | 0.206 |   0.906 |    1.008 | 
     | FECTS_clks_clk___L5_I40                    | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.227 |   1.133 |    1.235 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[28] | CLK ^        | DFFSR   | 0.150 | 0.006 |   1.139 |    1.241 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[27] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[27] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.151
- Setup                         0.121
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.901
- Arrival Time                  3.996
= Slack Time                   -0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.504 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.682 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.812 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.932 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.012 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.096 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.259 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.461 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.506 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.694 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.755 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.850 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.931 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.007 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.190 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.398 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.606 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.766 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.236 | 
     | \tx_core/tx_crc/crcpkt1 /U4210                   | A ^ -> Y v            | INVX8   | 0.278 | 0.492 |   3.823 |    3.728 | 
     | \tx_core/tx_crc/crcpkt1 /U4461                   | S v -> Y v            | MUX2X1  | 0.166 | 0.173 |   3.996 |    3.901 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[27]       | D v                   | DFFSR   | 0.166 | 0.000 |   3.996 |    3.901 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.096 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.324 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.599 | 
     | FECTS_clks_clk___L3_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    0.796 | 
     | FECTS_clks_clk___L4_I11                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.212 |   0.913 |    1.008 | 
     | FECTS_clks_clk___L5_I43                    | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.234 |   1.146 |    1.242 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[27] | CLK ^        | DFFSR   | 0.156 | 0.005 |   1.151 |    1.247 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[10] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.136
- Setup                         0.109
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.897
- Arrival Time                  3.992
= Slack Time                   -0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.505 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.683 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.813 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.933 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.013 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.097 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.260 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.462 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.507 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.695 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.756 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.851 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.932 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.008 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.191 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.399 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.607 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.767 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.237 | 
     | \tx_core/tx_crc/crcpkt1 /U4169                   | A ^ -> Y v            | INVX8   | 0.271 | 0.475 |   3.807 |    3.712 | 
     | \tx_core/tx_crc/crcpkt1 /U4199                   | S v -> Y v            | MUX2X1  | 0.112 | 0.185 |   3.992 |    3.897 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[10]       | D v                   | DFFSR   | 0.112 | 0.000 |   3.992 |    3.897 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.095 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.323 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.598 | 
     | FECTS_clks_clk___L3_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    0.795 | 
     | FECTS_clks_clk___L4_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.114 | 0.206 |   0.906 |    1.001 | 
     | FECTS_clks_clk___L5_I40                    | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.227 |   1.133 |    1.228 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[10] | CLK ^        | DFFSR   | 0.150 | 0.003 |   1.136 |    1.231 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[6] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                          (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.137
- Setup                         0.111
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.896
- Arrival Time                  3.991
= Slack Time                   -0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.505 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.683 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.813 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.933 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.013 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.097 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.260 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.462 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.507 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.695 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.756 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.851 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.932 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.008 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.191 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.399 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.607 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.767 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.237 | 
     | \tx_core/tx_crc/crcpkt1 /U4169                   | A ^ -> Y v            | INVX8   | 0.271 | 0.475 |   3.807 |    3.712 | 
     | \tx_core/tx_crc/crcpkt1 /U4197                   | S v -> Y v            | MUX2X1  | 0.120 | 0.184 |   3.991 |    3.896 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[6]        | D v                   | DFFSR   | 0.120 | 0.000 |   3.991 |    3.896 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.095 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.323 | 
     | FECTS_clks_clk___L2_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.598 | 
     | FECTS_clks_clk___L3_I4                    | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    0.795 | 
     | FECTS_clks_clk___L4_I10                   | A ^ -> Y ^   | CLKBUF1 | 0.114 | 0.206 |   0.906 |    1.001 | 
     | FECTS_clks_clk___L5_I40                   | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.227 |   1.133 |    1.228 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[6] | CLK ^        | DFFSR   | 0.150 | 0.004 |   1.137 |    1.232 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                          (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.137
- Setup                         0.111
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.896
- Arrival Time                  3.988
= Slack Time                   -0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.508 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.686 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.816 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.935 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.016 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.100 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.263 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.464 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.510 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.697 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.758 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.854 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.934 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.010 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.193 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.401 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.609 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.770 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.239 | 
     | \tx_core/tx_crc/crcpkt1 /U4169                   | A ^ -> Y v            | INVX8   | 0.271 | 0.475 |   3.807 |    3.715 | 
     | \tx_core/tx_crc/crcpkt1 /U4200                   | S v -> Y v            | MUX2X1  | 0.119 | 0.181 |   3.988 |    3.896 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[0]        | D v                   | DFFSR   | 0.119 | 0.000 |   3.988 |    3.896 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.092 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.321 | 
     | FECTS_clks_clk___L2_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.595 | 
     | FECTS_clks_clk___L3_I4                    | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    0.793 | 
     | FECTS_clks_clk___L4_I10                   | A ^ -> Y ^   | CLKBUF1 | 0.114 | 0.206 |   0.906 |    0.999 | 
     | FECTS_clks_clk___L5_I40                   | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.227 |   1.133 |    1.226 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[0] | CLK ^        | DFFSR   | 0.150 | 0.004 |   1.137 |    1.229 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data64_d_
reg[38] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data64_d_reg[38] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.151
- Setup                         0.114
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.906
- Arrival Time                  3.983
= Slack Time                   -0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.523 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.701 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.831 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.951 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.031 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.115 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.278 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.480 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.525 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.713 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.774 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.869 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.950 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.026 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.209 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.417 | 
     | \tx_core/tx_crc/crcpkt1 /U1717                   | B ^ -> Y v            | OAI21X1 | 0.071 | 0.072 |   2.565 |    2.489 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC70_n749           | A v -> Y v            | BUFX4   | 0.140 | 0.187 |   2.753 |    2.676 | 
     | \tx_core/tx_crc/crcpkt1 /U38                     | A v -> Y ^            | INVX8   | 0.510 | 0.240 |   2.993 |    2.916 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC47_n3601         | A ^ -> Y ^            | CLKBUF1 | 0.672 | 0.698 |   3.691 |    3.614 | 
     | \tx_core/tx_crc/crcpkt1 /U3739                   | B ^ -> Y v            | NAND2X1 | 0.135 | 0.206 |   3.898 |    3.821 | 
     | \tx_core/tx_crc/crcpkt1 /U3740                   | C v -> Y ^            | OAI21X1 | 0.129 | 0.086 |   3.983 |    3.906 | 
     | \tx_core/tx_crc/crcpkt1 /\data64_d_reg[38]       | D ^                   | DFFSR   | 0.129 | 0.000 |   3.983 |    3.906 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.077 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.305 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.580 | 
     | FECTS_clks_clk___L3_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    0.777 | 
     | FECTS_clks_clk___L4_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.114 | 0.206 |   0.906 |    0.983 | 
     | FECTS_clks_clk___L5_I41                    | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.234 |   1.140 |    1.217 | 
     | \tx_core/tx_crc/crcpkt1 /\data64_d_reg[38] | CLK ^        | DFFSR   | 0.182 | 0.011 |   1.151 |    1.228 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[39] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[39] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.192
- Setup                         0.125
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.937
- Arrival Time                  4.011
= Slack Time                   -0.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.526 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.704 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.834 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.954 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.034 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.118 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.281 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.482 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.528 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.716 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.776 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.872 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.953 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.029 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.211 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.420 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.628 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.788 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.258 | 
     | \tx_core/tx_crc/crcpkt1 /U4210                   | A ^ -> Y v            | INVX8   | 0.278 | 0.492 |   3.823 |    3.749 | 
     | \tx_core/tx_crc/crcpkt1 /U4504                   | S v -> Y v            | MUX2X1  | 0.186 | 0.188 |   4.011 |    3.937 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[39]       | D v                   | DFFSR   | 0.186 | 0.000 |   4.011 |    3.937 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.074 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.303 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.577 | 
     | FECTS_clks_clk___L3_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.227 |   0.730 |    0.804 | 
     | FECTS_clks_clk___L4_I14                    | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.228 |   0.958 |    1.032 | 
     | FECTS_clks_clk___L5_I53                    | A ^ -> Y ^   | CLKBUF1 | 0.147 | 0.231 |   1.190 |    1.263 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[39] | CLK ^        | DFFSR   | 0.147 | 0.002 |   1.192 |    1.266 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[32] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[32] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.193
- Setup                         0.128
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.935
- Arrival Time                  4.008
= Slack Time                   -0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.527 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.705 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.835 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.955 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.035 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.119 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.282 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.484 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.529 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.717 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.778 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.873 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.954 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.030 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.213 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.421 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.629 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.789 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.259 | 
     | \tx_core/tx_crc/crcpkt1 /U4210                   | A ^ -> Y v            | INVX8   | 0.278 | 0.492 |   3.823 |    3.750 | 
     | \tx_core/tx_crc/crcpkt1 /U3951                   | S v -> Y v            | MUX2X1  | 0.202 | 0.184 |   4.007 |    3.935 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[32]       | D v                   | DFFSR   | 0.202 | 0.000 |   4.008 |    3.935 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.073 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.301 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.576 | 
     | FECTS_clks_clk___L3_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.227 |   0.730 |    0.803 | 
     | FECTS_clks_clk___L4_I14                    | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.228 |   0.958 |    1.031 | 
     | FECTS_clks_clk___L5_I53                    | A ^ -> Y ^   | CLKBUF1 | 0.147 | 0.231 |   1.190 |    1.262 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[32] | CLK ^        | DFFSR   | 0.147 | 0.003 |   1.193 |    1.266 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[25] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[25] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.193
- Setup                         0.127
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.936
- Arrival Time                  4.007
= Slack Time                   -0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.529 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.707 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.837 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.956 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.037 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.121 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.284 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.485 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.531 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.718 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.779 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.875 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.955 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.032 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.214 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.423 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.631 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.791 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.260 | 
     | \tx_core/tx_crc/crcpkt1 /U4210                   | A ^ -> Y v            | INVX8   | 0.278 | 0.492 |   3.823 |    3.752 | 
     | \tx_core/tx_crc/crcpkt1 /U4001                   | S v -> Y v            | MUX2X1  | 0.200 | 0.183 |   4.006 |    3.935 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[25]       | D v                   | DFFSR   | 0.200 | 0.000 |   4.007 |    3.936 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.071 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.300 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.574 | 
     | FECTS_clks_clk___L3_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.227 |   0.730 |    0.801 | 
     | FECTS_clks_clk___L4_I14                    | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.228 |   0.958 |    1.029 | 
     | FECTS_clks_clk___L5_I53                    | A ^ -> Y ^   | CLKBUF1 | 0.147 | 0.231 |   1.190 |    1.261 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[25] | CLK ^        | DFFSR   | 0.147 | 0.003 |   1.193 |    1.264 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[16] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.183
- Setup                         0.122
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.932
- Arrival Time                  4.003
= Slack Time                   -0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.529 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.707 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.837 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.956 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.037 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.121 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.284 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.485 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.531 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.718 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.779 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.875 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.955 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.032 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.214 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.423 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.631 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.791 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.260 | 
     | \tx_core/tx_crc/crcpkt1 /U4169                   | A ^ -> Y v            | INVX8   | 0.271 | 0.475 |   3.807 |    3.736 | 
     | \tx_core/tx_crc/crcpkt1 /U4194                   | S v -> Y v            | MUX2X1  | 0.170 | 0.196 |   4.003 |    3.931 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[16]       | D v                   | DFFSR   | 0.170 | 0.000 |   4.003 |    3.932 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.071 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.300 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    0.576 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    0.793 | 
     | FECTS_clks_clk___L4_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.227 |   0.948 |    1.020 | 
     | FECTS_clks_clk___L5_I19                    | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.231 |   1.180 |    1.251 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[16] | CLK ^        | DFFSR   | 0.155 | 0.004 |   1.183 |    1.254 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[17] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.190
- Setup                         0.120
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.940
- Arrival Time                  4.011
= Slack Time                   -0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.529 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.707 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.837 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.957 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.037 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.121 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.284 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.486 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.531 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.719 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.780 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.875 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.956 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.032 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.215 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.423 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.631 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.791 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.261 | 
     | \tx_core/tx_crc/crcpkt1 /U4210                   | A ^ -> Y v            | INVX8   | 0.278 | 0.492 |   3.823 |    3.753 | 
     | \tx_core/tx_crc/crcpkt1 /U4454                   | S v -> Y v            | MUX2X1  | 0.156 | 0.188 |   4.011 |    3.940 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[17]       | D v                   | DFFSR   | 0.156 | 0.000 |   4.011 |    3.940 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.071 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.299 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    0.575 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    0.792 | 
     | FECTS_clks_clk___L4_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.227 |   0.948 |    1.019 | 
     | FECTS_clks_clk___L5_I21                    | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.233 |   1.181 |    1.252 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[17] | CLK ^        | DFFSR   | 0.178 | 0.009 |   1.190 |    1.261 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data64_d_
reg[34] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data64_d_reg[34] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.149
- Setup                         0.114
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.905
- Arrival Time                  3.974
= Slack Time                   -0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.531 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.709 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.839 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.958 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.039 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.123 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.286 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.487 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.533 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.720 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.781 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.877 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.957 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.034 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.216 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.424 | 
     | \tx_core/tx_crc/crcpkt1 /U1717                   | B ^ -> Y v            | OAI21X1 | 0.071 | 0.072 |   2.565 |    2.496 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC70_n749           | A v -> Y v            | BUFX4   | 0.140 | 0.187 |   2.753 |    2.684 | 
     | \tx_core/tx_crc/crcpkt1 /U38                     | A v -> Y ^            | INVX8   | 0.510 | 0.240 |   2.993 |    2.924 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC47_n3601         | A ^ -> Y ^            | CLKBUF1 | 0.672 | 0.698 |   3.691 |    3.622 | 
     | \tx_core/tx_crc/crcpkt1 /U3635                   | B ^ -> Y v            | NAND2X1 | 0.131 | 0.199 |   3.890 |    3.821 | 
     | \tx_core/tx_crc/crcpkt1 /U3636                   | C v -> Y ^            | OAI21X1 | 0.129 | 0.084 |   3.974 |    3.905 | 
     | \tx_core/tx_crc/crcpkt1 /\data64_d_reg[34]       | D ^                   | DFFSR   | 0.129 | 0.000 |   3.974 |    3.905 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.069 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.298 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.572 | 
     | FECTS_clks_clk___L3_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    0.770 | 
     | FECTS_clks_clk___L4_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.114 | 0.206 |   0.906 |    0.975 | 
     | FECTS_clks_clk___L5_I41                    | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.234 |   1.140 |    1.209 | 
     | \tx_core/tx_crc/crcpkt1 /\data64_d_reg[34] | CLK ^        | DFFSR   | 0.181 | 0.009 |   1.149 |    1.219 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data64_d_
reg[47] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data64_d_reg[47] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.141
- Setup                         0.116
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.894
- Arrival Time                  3.964
= Slack Time                   -0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.531 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.709 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.839 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.959 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.039 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.123 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.286 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.487 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.533 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.720 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.781 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.877 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.957 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.034 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.216 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.425 | 
     | \tx_core/tx_crc/crcpkt1 /U1717                   | B ^ -> Y v            | OAI21X1 | 0.071 | 0.072 |   2.565 |    2.496 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC70_n749           | A v -> Y v            | BUFX4   | 0.140 | 0.187 |   2.753 |    2.684 | 
     | \tx_core/tx_crc/crcpkt1 /U38                     | A v -> Y ^            | INVX8   | 0.510 | 0.240 |   2.993 |    2.924 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC47_n3601         | A ^ -> Y ^            | CLKBUF1 | 0.672 | 0.698 |   3.691 |    3.622 | 
     | \tx_core/tx_crc/crcpkt1 /U3678                   | B ^ -> Y v            | NAND2X1 | 0.131 | 0.188 |   3.879 |    3.810 | 
     | \tx_core/tx_crc/crcpkt1 /U3679                   | C v -> Y ^            | OAI21X1 | 0.145 | 0.084 |   3.963 |    3.894 | 
     | \tx_core/tx_crc/crcpkt1 /\data64_d_reg[47]       | D ^                   | DFFSR   | 0.145 | 0.000 |   3.964 |    3.894 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.069 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.298 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.572 | 
     | FECTS_clks_clk___L3_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    0.770 | 
     | FECTS_clks_clk___L4_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.114 | 0.206 |   0.906 |    0.975 | 
     | FECTS_clks_clk___L5_I39                    | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.230 |   1.136 |    1.205 | 
     | \tx_core/tx_crc/crcpkt1 /\data64_d_reg[47] | CLK ^        | DFFSR   | 0.153 | 0.005 |   1.141 |    1.210 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[26] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[26] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.191
- Setup                         0.129
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.932
- Arrival Time                  4.001
= Slack Time                   -0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.531 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.709 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.839 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.959 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.039 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.123 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.286 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.487 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.533 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.721 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.781 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.877 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.958 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.034 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.216 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.425 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.633 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.793 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.263 | 
     | \tx_core/tx_crc/crcpkt1 /U4169                   | A ^ -> Y v            | INVX8   | 0.271 | 0.475 |   3.807 |    3.738 | 
     | \tx_core/tx_crc/crcpkt1 /U4202                   | S v -> Y v            | MUX2X1  | 0.199 | 0.194 |   4.001 |    3.932 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[26]       | D v                   | DFFSR   | 0.199 | 0.000 |   4.001 |    3.932 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.069 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.298 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    0.574 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    0.791 | 
     | FECTS_clks_clk___L4_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.227 |   0.948 |    1.017 | 
     | FECTS_clks_clk___L5_I21                    | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.233 |   1.181 |    1.250 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[26] | CLK ^        | DFFSR   | 0.178 | 0.010 |   1.191 |    1.260 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[33] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[33] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.191
- Setup                         0.128
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.933
- Arrival Time                  4.001
= Slack Time                   -0.068
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.532 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.710 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.840 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.959 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.040 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.124 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.287 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.488 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.534 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.721 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.782 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.878 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.958 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.035 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.217 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.426 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.634 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.794 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.263 | 
     | \tx_core/tx_crc/crcpkt1 /U4210                   | A ^ -> Y v            | INVX8   | 0.278 | 0.492 |   3.823 |    3.755 | 
     | \tx_core/tx_crc/crcpkt1 /U3942                   | S v -> Y v            | MUX2X1  | 0.196 | 0.178 |   4.001 |    3.933 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[33]       | D v                   | DFFSR   | 0.196 | 0.000 |   4.001 |    3.933 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.068 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.297 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    0.573 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    0.790 | 
     | FECTS_clks_clk___L4_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.227 |   0.948 |    1.016 | 
     | FECTS_clks_clk___L5_I21                    | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.233 |   1.181 |    1.249 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[33] | CLK ^        | DFFSR   | 0.178 | 0.010 |   1.191 |    1.259 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[24] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[24] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.190
- Setup                         0.122
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.938
- Arrival Time                  4.005
= Slack Time                   -0.067
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.533 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.711 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.841 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.961 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.041 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.125 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.288 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.489 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.535 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.723 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.783 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.879 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.960 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.036 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.218 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.427 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.635 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.795 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.265 | 
     | \tx_core/tx_crc/crcpkt1 /U4169                   | A ^ -> Y v            | INVX8   | 0.271 | 0.475 |   3.807 |    3.740 | 
     | \tx_core/tx_crc/crcpkt1 /U4165                   | S v -> Y v            | MUX2X1  | 0.174 | 0.198 |   4.005 |    3.938 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[24]       | D v                   | DFFSR   | 0.174 | 0.000 |   4.005 |    3.938 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.067 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.296 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.570 | 
     | FECTS_clks_clk___L3_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.227 |   0.730 |    0.797 | 
     | FECTS_clks_clk___L4_I14                    | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.228 |   0.958 |    1.025 | 
     | FECTS_clks_clk___L5_I53                    | A ^ -> Y ^   | CLKBUF1 | 0.147 | 0.231 |   1.190 |    1.256 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[24] | CLK ^        | DFFSR   | 0.147 | 0.001 |   1.190 |    1.257 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data64_d_
reg[35] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data64_d_reg[35] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.144
- Setup                         0.114
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.901
- Arrival Time                  3.967
= Slack Time                   -0.067
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.533 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.711 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.841 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.961 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.041 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.125 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.288 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.490 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.535 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.723 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.784 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.879 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.960 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.036 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.219 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.427 | 
     | \tx_core/tx_crc/crcpkt1 /U1717                   | B ^ -> Y v            | OAI21X1 | 0.071 | 0.072 |   2.565 |    2.499 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC70_n749           | A v -> Y v            | BUFX4   | 0.140 | 0.187 |   2.753 |    2.686 | 
     | \tx_core/tx_crc/crcpkt1 /U38                     | A v -> Y ^            | INVX8   | 0.510 | 0.240 |   2.993 |    2.926 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC47_n3601         | A ^ -> Y ^            | CLKBUF1 | 0.672 | 0.698 |   3.691 |    3.625 | 
     | \tx_core/tx_crc/crcpkt1 /U3928                   | B ^ -> Y v            | NAND2X1 | 0.131 | 0.195 |   3.886 |    3.819 | 
     | \tx_core/tx_crc/crcpkt1 /U3929                   | C v -> Y ^            | OAI21X1 | 0.126 | 0.081 |   3.967 |    3.900 | 
     | \tx_core/tx_crc/crcpkt1 /\data64_d_reg[35]       | D ^                   | DFFSR   | 0.126 | 0.000 |   3.967 |    3.901 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.067 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.295 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.570 | 
     | FECTS_clks_clk___L3_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    0.767 | 
     | FECTS_clks_clk___L4_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.114 | 0.206 |   0.906 |    0.973 | 
     | FECTS_clks_clk___L5_I41                    | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.234 |   1.140 |    1.207 | 
     | \tx_core/tx_crc/crcpkt1 /\data64_d_reg[35] | CLK ^        | DFFSR   | 0.179 | 0.004 |   1.144 |    1.211 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[29] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.193
- Setup                         0.125
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.938
- Arrival Time                  4.004
= Slack Time                   -0.066
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.534 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.712 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.842 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.961 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.042 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.126 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.289 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.490 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.536 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.723 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.784 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.880 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.960 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.037 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.219 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.428 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.636 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.796 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.265 | 
     | \tx_core/tx_crc/crcpkt1 /U4169                   | A ^ -> Y v            | INVX8   | 0.271 | 0.475 |   3.807 |    3.741 | 
     | \tx_core/tx_crc/crcpkt1 /U4170                   | S v -> Y v            | MUX2X1  | 0.188 | 0.197 |   4.004 |    3.938 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[29]       | D v                   | DFFSR   | 0.188 | 0.000 |   4.004 |    3.938 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.066 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.295 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.569 | 
     | FECTS_clks_clk___L3_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.227 |   0.730 |    0.796 | 
     | FECTS_clks_clk___L4_I14                    | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.228 |   0.958 |    1.024 | 
     | FECTS_clks_clk___L5_I53                    | A ^ -> Y ^   | CLKBUF1 | 0.147 | 0.231 |   1.190 |    1.256 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[29] | CLK ^        | DFFSR   | 0.147 | 0.003 |   1.193 |    1.259 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data64_d_
reg[39] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data64_d_reg[39] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.151
- Setup                         0.114
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.907
- Arrival Time                  3.973
= Slack Time                   -0.066
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.534 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.712 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.842 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.962 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.042 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.126 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.289 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.491 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.536 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.724 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.785 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.880 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.961 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.037 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.220 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.428 | 
     | \tx_core/tx_crc/crcpkt1 /U1717                   | B ^ -> Y v            | OAI21X1 | 0.071 | 0.072 |   2.565 |    2.500 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC70_n749           | A v -> Y v            | BUFX4   | 0.140 | 0.187 |   2.753 |    2.687 | 
     | \tx_core/tx_crc/crcpkt1 /U38                     | A v -> Y ^            | INVX8   | 0.510 | 0.240 |   2.993 |    2.927 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC47_n3601         | A ^ -> Y ^            | CLKBUF1 | 0.672 | 0.698 |   3.691 |    3.626 | 
     | \tx_core/tx_crc/crcpkt1 /U3696                   | B ^ -> Y v            | NAND2X1 | 0.130 | 0.200 |   3.891 |    3.825 | 
     | \tx_core/tx_crc/crcpkt1 /U3697                   | C v -> Y ^            | OAI21X1 | 0.127 | 0.082 |   3.972 |    3.907 | 
     | \tx_core/tx_crc/crcpkt1 /\data64_d_reg[39]       | D ^                   | DFFSR   | 0.127 | 0.000 |   3.973 |    3.907 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.066 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.294 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.569 | 
     | FECTS_clks_clk___L3_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    0.766 | 
     | FECTS_clks_clk___L4_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.114 | 0.206 |   0.906 |    0.972 | 
     | FECTS_clks_clk___L5_I41                    | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.234 |   1.140 |    1.206 | 
     | \tx_core/tx_crc/crcpkt1 /\data64_d_reg[39] | CLK ^        | DFFSR   | 0.182 | 0.011 |   1.151 |    1.217 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[19] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.190
- Setup                         0.119
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.941
- Arrival Time                  4.005
= Slack Time                   -0.064
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.536 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.714 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.844 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.963 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.044 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.128 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.291 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.492 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.538 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.725 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.786 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.882 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.962 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.039 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.221 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.430 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.638 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.798 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.267 | 
     | \tx_core/tx_crc/crcpkt1 /U4210                   | A ^ -> Y v            | INVX8   | 0.278 | 0.492 |   3.823 |    3.759 | 
     | \tx_core/tx_crc/crcpkt1 /U4584                   | S v -> Y v            | MUX2X1  | 0.153 | 0.182 |   4.005 |    3.941 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[19]       | D v                   | DFFSR   | 0.153 | 0.000 |   4.005 |    3.941 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.064 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.293 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    0.569 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    0.786 | 
     | FECTS_clks_clk___L4_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.227 |   0.948 |    1.013 | 
     | FECTS_clks_clk___L5_I21                    | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.233 |   1.181 |    1.245 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[19] | CLK ^        | DFFSR   | 0.178 | 0.009 |   1.190 |    1.255 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[15] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[15] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.190
- Setup                         0.111
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.948
- Arrival Time                  4.012
= Slack Time                   -0.063
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.537 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.715 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.845 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.965 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.045 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.129 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.292 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.493 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.539 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.726 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.787 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.883 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.963 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.040 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.222 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.431 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.639 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.799 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.269 | 
     | \tx_core/tx_crc/crcpkt1 /U4210                   | A ^ -> Y v            | INVX8   | 0.278 | 0.492 |   3.823 |    3.760 | 
     | \tx_core/tx_crc/crcpkt1 /U4588                   | S v -> Y v            | MUX2X1  | 0.116 | 0.188 |   4.011 |    3.948 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[15]       | D v                   | DFFSR   | 0.116 | 0.000 |   4.012 |    3.948 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.063 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.292 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    0.568 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    0.785 | 
     | FECTS_clks_clk___L4_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.227 |   0.948 |    1.011 | 
     | FECTS_clks_clk___L5_I21                    | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.233 |   1.181 |    1.244 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[15] | CLK ^        | DFFSR   | 0.178 | 0.009 |   1.190 |    1.253 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data64_d_
reg[37] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data64_d_reg[37] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.150
- Setup                         0.116
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.904
- Arrival Time                  3.967
= Slack Time                   -0.063
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.537 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.715 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.845 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.965 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.045 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.129 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.292 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.493 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.539 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.727 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.787 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.883 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.964 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.040 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.222 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.431 | 
     | \tx_core/tx_crc/crcpkt1 /U1717                   | B ^ -> Y v            | OAI21X1 | 0.071 | 0.072 |   2.565 |    2.503 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC70_n749           | A v -> Y v            | BUFX4   | 0.140 | 0.187 |   2.753 |    2.690 | 
     | \tx_core/tx_crc/crcpkt1 /U38                     | A v -> Y ^            | INVX8   | 0.510 | 0.240 |   2.993 |    2.930 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC47_n3601         | A ^ -> Y ^            | CLKBUF1 | 0.672 | 0.698 |   3.691 |    3.628 | 
     | \tx_core/tx_crc/crcpkt1 /U3753                   | B ^ -> Y v            | NAND2X1 | 0.131 | 0.183 |   3.874 |    3.811 | 
     | \tx_core/tx_crc/crcpkt1 /U3754                   | C v -> Y ^            | OAI21X1 | 0.139 | 0.093 |   3.967 |    3.904 | 
     | \tx_core/tx_crc/crcpkt1 /\data64_d_reg[37]       | D ^                   | DFFSR   | 0.139 | 0.000 |   3.967 |    3.904 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.063 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.292 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.566 | 
     | FECTS_clks_clk___L3_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    0.763 | 
     | FECTS_clks_clk___L4_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.114 | 0.206 |   0.906 |    0.969 | 
     | FECTS_clks_clk___L5_I41                    | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.234 |   1.140 |    1.203 | 
     | \tx_core/tx_crc/crcpkt1 /\data64_d_reg[37] | CLK ^        | DFFSR   | 0.182 | 0.010 |   1.150 |    1.213 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[30] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.188
- Setup                         0.125
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.934
- Arrival Time                  3.995
= Slack Time                   -0.061
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.539 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.717 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.847 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.966 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.046 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.131 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.294 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.495 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.540 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.728 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.789 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.884 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.965 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.041 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.224 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.432 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.640 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.800 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.270 | 
     | \tx_core/tx_crc/crcpkt1 /U4169                   | A ^ -> Y v            | INVX8   | 0.271 | 0.475 |   3.807 |    3.745 | 
     | \tx_core/tx_crc/crcpkt1 /U4174                   | S v -> Y v            | MUX2X1  | 0.178 | 0.188 |   3.995 |    3.934 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[30]       | D v                   | DFFSR   | 0.178 | 0.000 |   3.995 |    3.934 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.061 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.290 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    0.566 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    0.783 | 
     | FECTS_clks_clk___L4_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.227 |   0.948 |    1.010 | 
     | FECTS_clks_clk___L5_I21                    | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.233 |   1.181 |    1.243 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[30] | CLK ^        | DFFSR   | 0.178 | 0.007 |   1.188 |    1.250 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[8] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                          (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.183
- Setup                         0.112
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.941
- Arrival Time                  4.001
= Slack Time                   -0.061
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.539 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.717 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.847 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.967 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.047 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.131 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.294 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.496 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.541 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.729 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.790 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.885 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.966 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.042 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.225 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.433 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.641 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.801 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.271 | 
     | \tx_core/tx_crc/crcpkt1 /U4210                   | A ^ -> Y v            | INVX8   | 0.278 | 0.492 |   3.823 |    3.763 | 
     | \tx_core/tx_crc/crcpkt1 /U4508                   | S v -> Y v            | MUX2X1  | 0.125 | 0.178 |   4.001 |    3.941 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[8]        | D v                   | DFFSR   | 0.125 | 0.000 |   4.001 |    3.941 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.061 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.289 | 
     | FECTS_clks_clk___L2_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    0.565 | 
     | FECTS_clks_clk___L3_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    0.782 | 
     | FECTS_clks_clk___L4_I5                    | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.227 |   0.948 |    1.009 | 
     | FECTS_clks_clk___L5_I19                   | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.231 |   1.180 |    1.240 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[8] | CLK ^        | DFFSR   | 0.155 | 0.003 |   1.183 |    1.244 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[18] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.191
- Setup                         0.121
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.940
- Arrival Time                  4.001
= Slack Time                   -0.060
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.540 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.718 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.848 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.967 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.047 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.132 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.294 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.496 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.541 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.729 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.790 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.885 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.966 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.042 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.225 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.433 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.641 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.801 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.271 | 
     | \tx_core/tx_crc/crcpkt1 /U4210                   | A ^ -> Y v            | INVX8   | 0.278 | 0.492 |   3.823 |    3.763 | 
     | \tx_core/tx_crc/crcpkt1 /U3960                   | S v -> Y v            | MUX2X1  | 0.159 | 0.177 |   4.001 |    3.940 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[18]       | D v                   | DFFSR   | 0.159 | 0.000 |   4.001 |    3.940 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.060 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.289 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    0.565 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    0.782 | 
     | FECTS_clks_clk___L4_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.227 |   0.948 |    1.009 | 
     | FECTS_clks_clk___L5_I21                    | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.233 |   1.181 |    1.242 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[18] | CLK ^        | DFFSR   | 0.178 | 0.010 |   1.191 |    1.251 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[22] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[22] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.183
- Setup                         0.118
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.935
- Arrival Time                  3.994
= Slack Time                   -0.059
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.541 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.719 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.849 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.969 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.049 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.133 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.296 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.498 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.543 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.731 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.791 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.887 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.968 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.044 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.227 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.435 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.643 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.803 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.273 | 
     | \tx_core/tx_crc/crcpkt1 /U4210                   | A ^ -> Y v            | INVX8   | 0.278 | 0.492 |   3.823 |    3.764 | 
     | \tx_core/tx_crc/crcpkt1 /U4005                   | S v -> Y v            | MUX2X1  | 0.153 | 0.170 |   3.993 |    3.935 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[22]       | D v                   | DFFSR   | 0.153 | 0.000 |   3.994 |    3.935 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.059 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.287 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    0.563 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    0.780 | 
     | FECTS_clks_clk___L4_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.227 |   0.948 |    1.007 | 
     | FECTS_clks_clk___L5_I19                    | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.231 |   1.180 |    1.238 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[22] | CLK ^        | DFFSR   | 0.155 | 0.003 |   1.183 |    1.242 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[14] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.190
- Setup                         0.110
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.950
- Arrival Time                  4.008
= Slack Time                   -0.058
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.542 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.720 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.850 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.969 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.050 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.134 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.297 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.498 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.544 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.731 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.792 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.888 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.968 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.045 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.227 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.435 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.644 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.804 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.273 | 
     | \tx_core/tx_crc/crcpkt1 /U4210                   | A ^ -> Y v            | INVX8   | 0.278 | 0.492 |   3.823 |    3.765 | 
     | \tx_core/tx_crc/crcpkt1 /U4496                   | S v -> Y v            | MUX2X1  | 0.111 | 0.185 |   4.008 |    3.950 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[14]       | D v                   | DFFSR   | 0.111 | 0.000 |   4.008 |    3.950 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.058 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.287 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    0.563 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    0.780 | 
     | FECTS_clks_clk___L4_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.227 |   0.948 |    1.007 | 
     | FECTS_clks_clk___L5_I22                    | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.236 |   1.185 |    1.243 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[14] | CLK ^        | DFFSR   | 0.162 | 0.005 |   1.190 |    1.248 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[31] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[31] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.189
- Setup                         0.120
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.940
- Arrival Time                  3.989
= Slack Time                   -0.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.550 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.728 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.858 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.978 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.058 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.142 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.305 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.507 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.552 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.740 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.801 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.896 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.977 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.053 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.236 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.444 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.652 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.812 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.282 | 
     | \tx_core/tx_crc/crcpkt1 /U4169                   | A ^ -> Y v            | INVX8   | 0.271 | 0.475 |   3.807 |    3.757 | 
     | \tx_core/tx_crc/crcpkt1 /U4190                   | S v -> Y v            | MUX2X1  | 0.156 | 0.182 |   3.989 |    3.939 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[31]       | D v                   | DFFSR   | 0.156 | 0.000 |   3.989 |    3.940 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.050 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.278 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    0.554 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    0.771 | 
     | FECTS_clks_clk___L4_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.227 |   0.948 |    0.998 | 
     | FECTS_clks_clk___L5_I21                    | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.233 |   1.181 |    1.231 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[31] | CLK ^        | DFFSR   | 0.178 | 0.008 |   1.189 |    1.239 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data64_d_
reg[50] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data64_d_reg[50] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.189
- Setup                         0.119
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.941
- Arrival Time                  3.990
= Slack Time                   -0.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |    0.551 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^         | BUFX2   | 0.031 | 0.074 |   0.674 |    0.625 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^         | BUFX2   | 0.036 | 0.078 |   0.752 |    0.703 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^         | BUFX2   | 0.058 | 0.099 |   0.852 |    0.802 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v         | NOR2X1  | 0.075 | 0.066 |   0.918 |    0.869 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^         | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.124 | 
     | \tx_core/axi_master /U279                      | B ^ -> Y v         | NOR2X1  | 0.102 | 0.109 |   1.283 |    1.233 | 
     | \tx_core/axi_master /U239                      | A v -> Y ^         | INVX2   | 0.161 | 0.148 |   1.431 |    1.382 | 
     | \tx_core/axi_master /U4                        | A ^ -> Y v         | INVX1   | 0.068 | 0.062 |   1.494 |    1.444 | 
     | \tx_core/axi_master /U244                      | B v -> Y v         | AND2X2  | 0.090 | 0.159 |   1.652 |    1.603 | 
     | \tx_core/axi_master /U903                      | A v -> Y ^         | INVX4   | 0.117 | 0.117 |   1.770 |    1.720 | 
     | \tx_core/axi_master /U1846                     | C ^ -> Y v         | NAND3X1 | 0.070 | 0.053 |   1.823 |    1.773 | 
     | \tx_core/axi_master /U349                      | C v -> Y ^         | OAI21X1 | 0.132 | 0.103 |   1.925 |    1.876 | 
     | \tx_core/axi_master /U346                      | A ^ -> Y v         | NOR3X1  | 0.100 | 0.128 |   2.053 |    2.004 | 
     | \tx_core/axi_master /U345                      | C v -> Y ^         | NAND3X1 | 0.349 | 0.274 |   2.328 |    2.278 | 
     | \tx_core/tx_crc/crcpkt0 /U141                  | B ^ -> Y v         | NOR2X1  | 0.150 | 0.169 |   2.496 |    2.447 | 
     | \tx_core/tx_crc/crcpkt0 /U278                  | A v -> Y ^         | INVX4   | 0.233 | 0.164 |   2.660 |    2.611 | 
     | \tx_core/tx_crc/crcpkt0 /U315                  | A ^ -> Y v         | OAI21X1 | 0.089 | 0.103 |   2.763 |    2.714 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC57_n753         | A v -> Y v         | BUFX4   | 0.126 | 0.182 |   2.946 |    2.896 | 
     | \tx_core/tx_crc/crcpkt0 /U121                  | A v -> Y ^         | INVX8   | 0.132 | 0.124 |   3.070 |    3.021 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC40_n3591       | A ^ -> Y ^         | BUFX4   | 0.917 | 0.682 |   3.752 |    3.703 | 
     | \tx_core/tx_crc/crcpkt0 /U3643                 | B ^ -> Y v         | NAND2X1 | 0.163 | 0.142 |   3.895 |    3.845 | 
     | \tx_core/tx_crc/crcpkt0 /U3644                 | C v -> Y ^         | OAI21X1 | 0.155 | 0.095 |   3.990 |    3.941 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[50]     | D ^                | DFFSR   | 0.155 | 0.000 |   3.990 |    3.941 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.049 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.278 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    0.554 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    0.771 | 
     | FECTS_clks_clk___L4_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.227 |   0.948 |    0.998 | 
     | FECTS_clks_clk___L5_I20                    | A ^ -> Y ^   | CLKBUF1 | 0.158 | 0.233 |   1.181 |    1.231 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[50] | CLK ^        | DFFSR   | 0.158 | 0.008 |   1.189 |    1.239 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                          (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.181
- Setup                         0.109
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.942
- Arrival Time                  3.991
= Slack Time                   -0.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.551 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.729 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.859 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.979 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.059 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.143 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.306 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.507 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.553 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.740 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.801 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.897 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.977 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.054 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.236 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.445 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.653 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.813 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.283 | 
     | \tx_core/tx_crc/crcpkt1 /U4169                   | A ^ -> Y v            | INVX8   | 0.271 | 0.475 |   3.807 |    3.758 | 
     | \tx_core/tx_crc/crcpkt1 /U3974                   | S v -> Y v            | MUX2X1  | 0.115 | 0.184 |   3.991 |    3.942 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[1]        | D v                   | DFFSR   | 0.115 | 0.000 |   3.991 |    3.942 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.049 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.278 | 
     | FECTS_clks_clk___L2_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.552 | 
     | FECTS_clks_clk___L3_I6                    | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.226 |   0.729 |    0.778 | 
     | FECTS_clks_clk___L4_I17                   | A ^ -> Y ^   | CLKBUF1 | 0.139 | 0.220 |   0.949 |    0.998 | 
     | FECTS_clks_clk___L5_I66                   | A ^ -> Y ^   | CLKBUF1 | 0.143 | 0.230 |   1.178 |    1.227 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[1] | CLK ^        | DFFSR   | 0.143 | 0.003 |   1.181 |    1.230 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data64_d_
reg[51] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data64_d_reg[51] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.189
- Setup                         0.118
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.941
- Arrival Time                  3.990
= Slack Time                   -0.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |    0.551 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^         | BUFX2   | 0.031 | 0.074 |   0.674 |    0.625 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^         | BUFX2   | 0.036 | 0.078 |   0.752 |    0.703 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^         | BUFX2   | 0.058 | 0.099 |   0.852 |    0.803 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v         | NOR2X1  | 0.075 | 0.066 |   0.918 |    0.869 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^         | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.125 | 
     | \tx_core/axi_master /U279                      | B ^ -> Y v         | NOR2X1  | 0.102 | 0.109 |   1.283 |    1.234 | 
     | \tx_core/axi_master /U239                      | A v -> Y ^         | INVX2   | 0.161 | 0.148 |   1.431 |    1.382 | 
     | \tx_core/axi_master /U4                        | A ^ -> Y v         | INVX1   | 0.068 | 0.062 |   1.494 |    1.444 | 
     | \tx_core/axi_master /U244                      | B v -> Y v         | AND2X2  | 0.090 | 0.159 |   1.652 |    1.603 | 
     | \tx_core/axi_master /U903                      | A v -> Y ^         | INVX4   | 0.117 | 0.117 |   1.770 |    1.721 | 
     | \tx_core/axi_master /U1846                     | C ^ -> Y v         | NAND3X1 | 0.070 | 0.053 |   1.823 |    1.774 | 
     | \tx_core/axi_master /U349                      | C v -> Y ^         | OAI21X1 | 0.132 | 0.103 |   1.925 |    1.876 | 
     | \tx_core/axi_master /U346                      | A ^ -> Y v         | NOR3X1  | 0.100 | 0.128 |   2.053 |    2.004 | 
     | \tx_core/axi_master /U345                      | C v -> Y ^         | NAND3X1 | 0.349 | 0.274 |   2.328 |    2.278 | 
     | \tx_core/tx_crc/crcpkt0 /U141                  | B ^ -> Y v         | NOR2X1  | 0.150 | 0.169 |   2.496 |    2.447 | 
     | \tx_core/tx_crc/crcpkt0 /U278                  | A v -> Y ^         | INVX4   | 0.233 | 0.164 |   2.660 |    2.611 | 
     | \tx_core/tx_crc/crcpkt0 /U315                  | A ^ -> Y v         | OAI21X1 | 0.089 | 0.103 |   2.763 |    2.714 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC57_n753         | A v -> Y v         | BUFX4   | 0.126 | 0.182 |   2.946 |    2.897 | 
     | \tx_core/tx_crc/crcpkt0 /U121                  | A v -> Y ^         | INVX8   | 0.132 | 0.124 |   3.070 |    3.021 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC40_n3591       | A ^ -> Y ^         | BUFX4   | 0.917 | 0.682 |   3.752 |    3.703 | 
     | \tx_core/tx_crc/crcpkt0 /U3923                 | B ^ -> Y v         | NAND2X1 | 0.160 | 0.145 |   3.897 |    3.848 | 
     | \tx_core/tx_crc/crcpkt0 /U3924                 | C v -> Y ^         | OAI21X1 | 0.153 | 0.093 |   3.990 |    3.940 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[51]     | D ^                | DFFSR   | 0.153 | 0.000 |   3.990 |    3.941 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.049 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.278 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    0.554 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    0.771 | 
     | FECTS_clks_clk___L4_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.227 |   0.948 |    0.997 | 
     | FECTS_clks_clk___L5_I20                    | A ^ -> Y ^   | CLKBUF1 | 0.158 | 0.233 |   1.181 |    1.230 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[51] | CLK ^        | DFFSR   | 0.158 | 0.007 |   1.189 |    1.238 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data64_d_
reg[36] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data64_d_reg[36] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.181
- Setup                         0.114
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.937
- Arrival Time                  3.985
= Slack Time                   -0.048
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.552 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.730 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.860 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.980 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.060 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.144 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.307 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.509 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.554 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.742 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.802 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.898 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.979 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.055 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.238 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.446 | 
     | \tx_core/tx_crc/crcpkt1 /U1717                   | B ^ -> Y v            | OAI21X1 | 0.071 | 0.072 |   2.565 |    2.518 | 
     | \tx_core/tx_crc/crcpkt1 /FE_PSC70_n749           | A v -> Y v            | BUFX4   | 0.140 | 0.187 |   2.753 |    2.705 | 
     | \tx_core/tx_crc/crcpkt1 /U38                     | A v -> Y ^            | INVX8   | 0.510 | 0.240 |   2.993 |    2.945 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC47_n3601         | A ^ -> Y ^            | CLKBUF1 | 0.672 | 0.698 |   3.691 |    3.643 | 
     | \tx_core/tx_crc/crcpkt1 /U3889                   | B ^ -> Y v            | NAND2X1 | 0.134 | 0.205 |   3.897 |    3.849 | 
     | \tx_core/tx_crc/crcpkt1 /U3890                   | C v -> Y ^            | OAI21X1 | 0.132 | 0.088 |   3.984 |    3.937 | 
     | \tx_core/tx_crc/crcpkt1 /\data64_d_reg[36]       | D ^                   | DFFSR   | 0.132 | 0.000 |   3.985 |    3.937 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.048 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.276 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |    0.551 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.218 |   0.721 |    0.769 | 
     | FECTS_clks_clk___L4_I30                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.221 |   0.941 |    0.989 | 
     | FECTS_clks_clk___L5_I118                   | A ^ -> Y ^   | CLKBUF1 | 0.157 | 0.235 |   1.176 |    1.224 | 
     | \tx_core/tx_crc/crcpkt1 /\data64_d_reg[36] | CLK ^        | DFFSR   | 0.157 | 0.005 |   1.181 |    1.228 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[36] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[36] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [12]                           (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.210
- Setup                         0.127
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.953
- Arrival Time                  4.000
= Slack Time                   -0.046
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                       |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                  | \m_r_dch.RDATA [12] ^ |         | 0.000 |       |   0.600 |    0.554 | 
     | \tx_core/axi_master /FE_PHC508_m_r_dch_RDATA_12_ | A ^ -> Y ^            | BUFX4   | 0.186 | 0.178 |   0.778 |    0.732 | 
     | \tx_core/axi_master /U808                        | A ^ -> Y v            | XNOR2X1 | 0.059 | 0.130 |   0.908 |    0.862 | 
     | \tx_core/axi_master /U813                        | A v -> Y ^            | NAND3X1 | 0.115 | 0.120 |   1.028 |    0.981 | 
     | \tx_core/axi_master /U294                        | A ^ -> Y v            | NOR2X1  | 0.068 | 0.080 |   1.108 |    1.062 | 
     | \tx_core/axi_master /U293                        | B v -> Y ^            | NAND2X1 | 0.086 | 0.084 |   1.192 |    1.146 | 
     | \tx_core/axi_master /U251                        | B ^ -> Y v            | NOR2X1  | 0.174 | 0.163 |   1.355 |    1.309 | 
     | \tx_core/axi_master /U250                        | A v -> Y v            | AND2X2  | 0.101 | 0.201 |   1.556 |    1.510 | 
     | \tx_core/axi_master /U275                        | A v -> Y ^            | INVX4   | 0.041 | 0.046 |   1.602 |    1.556 | 
     | \tx_core/axi_master /FE_PHC1675_n176             | A ^ -> Y ^            | BUFX2   | 0.171 | 0.188 |   1.789 |    1.743 | 
     | \tx_core/axi_master /U270                        | C ^ -> Y v            | NAND3X1 | 0.074 | 0.061 |   1.850 |    1.804 | 
     | \tx_core/axi_master /U1791                       | C v -> Y ^            | OAI21X1 | 0.110 | 0.096 |   1.946 |    1.900 | 
     | \tx_core/axi_master /U252                        | A ^ -> Y v            | NOR2X1  | 0.070 | 0.081 |   2.026 |    1.980 | 
     | \tx_core/axi_master /U1801                       | A v -> Y ^            | NAND2X1 | 0.067 | 0.076 |   2.103 |    2.057 | 
     | \tx_core/axi_master /U1802                       | B ^ -> Y ^            | OR2X2   | 0.132 | 0.183 |   2.285 |    2.239 | 
     | \tx_core/tx_crc/crcpkt1 /U107                    | A ^ -> Y ^            | OR2X2   | 0.168 | 0.208 |   2.494 |    2.447 | 
     | \tx_core/tx_crc/crcpkt1 /U1702                   | B ^ -> Y v            | NOR2X1  | 0.196 | 0.208 |   2.702 |    2.656 | 
     | \tx_core/tx_crc/crcpkt1 /U365                    | A v -> Y ^            | INVX2   | 0.140 | 0.160 |   2.862 |    2.816 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640         | A ^ -> Y ^            | BUFX4   | 0.729 | 0.470 |   3.332 |    3.285 | 
     | \tx_core/tx_crc/crcpkt1 /U4210                   | A ^ -> Y v            | INVX8   | 0.278 | 0.492 |   3.823 |    3.777 | 
     | \tx_core/tx_crc/crcpkt1 /U4500                   | S v -> Y v            | MUX2X1  | 0.189 | 0.176 |   3.999 |    3.953 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[36]       | D v                   | DFFSR   | 0.189 | 0.000 |   4.000 |    3.953 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.046 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.275 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    0.549 | 
     | FECTS_clks_clk___L3_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.227 |   0.730 |    0.777 | 
     | FECTS_clks_clk___L4_I14                    | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.228 |   0.958 |    1.004 | 
     | FECTS_clks_clk___L5_I54                    | A ^ -> Y ^   | CLKBUF1 | 0.174 | 0.237 |   1.196 |    1.242 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[36] | CLK ^        | DFFSR   | 0.179 | 0.015 |   1.210 |    1.256 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin64_d_
reg[28] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[28] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.186
- Setup                         0.119
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.936
- Arrival Time                  3.981
= Slack Time                   -0.045
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |    0.555 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^         | BUFX2   | 0.031 | 0.074 |   0.674 |    0.629 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^         | BUFX2   | 0.036 | 0.078 |   0.752 |    0.708 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^         | BUFX2   | 0.058 | 0.099 |   0.852 |    0.807 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v         | NOR2X1  | 0.075 | 0.066 |   0.918 |    0.873 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^         | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.129 | 
     | \tx_core/axi_master /U279                      | B ^ -> Y v         | NOR2X1  | 0.102 | 0.109 |   1.283 |    1.238 | 
     | \tx_core/axi_master /U239                      | A v -> Y ^         | INVX2   | 0.161 | 0.148 |   1.431 |    1.386 | 
     | \tx_core/axi_master /U4                        | A ^ -> Y v         | INVX1   | 0.068 | 0.062 |   1.494 |    1.449 | 
     | \tx_core/axi_master /U244                      | B v -> Y v         | AND2X2  | 0.090 | 0.159 |   1.652 |    1.607 | 
     | \tx_core/axi_master /U903                      | A v -> Y ^         | INVX4   | 0.117 | 0.117 |   1.770 |    1.725 | 
     | \tx_core/axi_master /U1846                     | C ^ -> Y v         | NAND3X1 | 0.070 | 0.053 |   1.823 |    1.778 | 
     | \tx_core/axi_master /U349                      | C v -> Y ^         | OAI21X1 | 0.132 | 0.103 |   1.925 |    1.881 | 
     | \tx_core/axi_master /U346                      | A ^ -> Y v         | NOR3X1  | 0.100 | 0.128 |   2.053 |    2.008 | 
     | \tx_core/axi_master /U345                      | C v -> Y ^         | NAND3X1 | 0.349 | 0.274 |   2.328 |    2.283 | 
     | \tx_core/tx_crc/crcpkt0 /U141                  | B ^ -> Y v         | NOR2X1  | 0.150 | 0.169 |   2.496 |    2.451 | 
     | \tx_core/tx_crc/crcpkt0 /U278                  | A v -> Y ^         | INVX4   | 0.233 | 0.164 |   2.660 |    2.615 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC130_n749        | A ^ -> Y ^         | BUFX2   | 0.052 | 0.136 |   2.796 |    2.751 | 
     | \tx_core/tx_crc/crcpkt0 /U3647                 | B ^ -> Y v         | NAND2X1 | 0.067 | 0.045 |   2.841 |    2.797 | 
     | \tx_core/tx_crc/crcpkt0 /U3648                 | C v -> Y ^         | OAI21X1 | 0.759 | 0.510 |   3.351 |    3.306 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC35_n3453       | A ^ -> Y ^         | BUFX4   | 0.360 | 0.406 |   3.757 |    3.712 | 
     | \tx_core/tx_crc/crcpkt0 /U4118                 | B ^ -> Y v         | AOI21X1 | 0.112 | 0.140 |   3.897 |    3.852 | 
     | \tx_core/tx_crc/crcpkt0 /U335                  | C v -> Y ^         | OAI21X1 | 0.158 | 0.084 |   3.981 |    3.936 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[28]    | D ^                | DFFSR   | 0.158 | 0.000 |   3.981 |    3.936 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.045 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.273 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    0.549 | 
     | FECTS_clks_clk___L3_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    0.766 | 
     | FECTS_clks_clk___L4_I6                      | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.221 |   0.943 |    0.987 | 
     | FECTS_clks_clk___L5_I24                     | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.239 |   1.182 |    1.227 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[28] | CLK ^        | DFFSR   | 0.164 | 0.004 |   1.186 |    1.231 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin64_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[18] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.189
- Setup                         0.116
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.943
- Arrival Time                  3.988
= Slack Time                   -0.044
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |    0.556 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^         | BUFX2   | 0.031 | 0.074 |   0.674 |    0.630 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^         | BUFX2   | 0.036 | 0.078 |   0.752 |    0.708 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^         | BUFX2   | 0.058 | 0.099 |   0.852 |    0.807 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v         | NOR2X1  | 0.075 | 0.066 |   0.918 |    0.874 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^         | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.130 | 
     | \tx_core/axi_master /U279                      | B ^ -> Y v         | NOR2X1  | 0.102 | 0.109 |   1.283 |    1.239 | 
     | \tx_core/axi_master /U239                      | A v -> Y ^         | INVX2   | 0.161 | 0.148 |   1.431 |    1.387 | 
     | \tx_core/axi_master /U4                        | A ^ -> Y v         | INVX1   | 0.068 | 0.062 |   1.494 |    1.449 | 
     | \tx_core/axi_master /U244                      | B v -> Y v         | AND2X2  | 0.090 | 0.159 |   1.652 |    1.608 | 
     | \tx_core/axi_master /U903                      | A v -> Y ^         | INVX4   | 0.117 | 0.117 |   1.770 |    1.725 | 
     | \tx_core/axi_master /U1846                     | C ^ -> Y v         | NAND3X1 | 0.070 | 0.053 |   1.823 |    1.779 | 
     | \tx_core/axi_master /U349                      | C v -> Y ^         | OAI21X1 | 0.132 | 0.103 |   1.925 |    1.881 | 
     | \tx_core/axi_master /U346                      | A ^ -> Y v         | NOR3X1  | 0.100 | 0.128 |   2.053 |    2.009 | 
     | \tx_core/axi_master /U345                      | C v -> Y ^         | NAND3X1 | 0.349 | 0.274 |   2.328 |    2.283 | 
     | \tx_core/tx_crc/crcpkt0 /U141                  | B ^ -> Y v         | NOR2X1  | 0.150 | 0.169 |   2.496 |    2.452 | 
     | \tx_core/tx_crc/crcpkt0 /U278                  | A v -> Y ^         | INVX4   | 0.233 | 0.164 |   2.660 |    2.616 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC130_n749        | A ^ -> Y ^         | BUFX2   | 0.052 | 0.136 |   2.796 |    2.752 | 
     | \tx_core/tx_crc/crcpkt0 /U3647                 | B ^ -> Y v         | NAND2X1 | 0.067 | 0.045 |   2.841 |    2.797 | 
     | \tx_core/tx_crc/crcpkt0 /U3648                 | C v -> Y ^         | OAI21X1 | 0.759 | 0.510 |   3.351 |    3.307 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC35_n3453       | A ^ -> Y ^         | BUFX4   | 0.360 | 0.406 |   3.757 |    3.713 | 
     | \tx_core/tx_crc/crcpkt0 /U3651                 | B ^ -> Y v         | AOI21X1 | 0.114 | 0.157 |   3.914 |    3.869 | 
     | \tx_core/tx_crc/crcpkt0 /U327                  | C v -> Y ^         | OAI21X1 | 0.141 | 0.074 |   3.988 |    3.943 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[18]    | D ^                | DFFSR   | 0.141 | 0.000 |   3.988 |    3.943 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.044 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.273 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    0.549 | 
     | FECTS_clks_clk___L3_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    0.766 | 
     | FECTS_clks_clk___L4_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.227 |   0.948 |    0.993 | 
     | FECTS_clks_clk___L5_I20                     | A ^ -> Y ^   | CLKBUF1 | 0.158 | 0.233 |   1.181 |    1.226 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[18] | CLK ^        | DFFSR   | 0.158 | 0.008 |   1.189 |    1.234 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data64_d_
reg[53] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data64_d_reg[53] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.185
- Setup                         0.118
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.937
- Arrival Time                  3.980
= Slack Time                   -0.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |    0.557 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^         | BUFX2   | 0.031 | 0.074 |   0.674 |    0.631 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^         | BUFX2   | 0.036 | 0.078 |   0.752 |    0.709 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^         | BUFX2   | 0.058 | 0.099 |   0.852 |    0.809 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v         | NOR2X1  | 0.075 | 0.066 |   0.918 |    0.875 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^         | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.131 | 
     | \tx_core/axi_master /U279                      | B ^ -> Y v         | NOR2X1  | 0.102 | 0.109 |   1.283 |    1.240 | 
     | \tx_core/axi_master /U239                      | A v -> Y ^         | INVX2   | 0.161 | 0.148 |   1.431 |    1.388 | 
     | \tx_core/axi_master /U4                        | A ^ -> Y v         | INVX1   | 0.068 | 0.062 |   1.494 |    1.450 | 
     | \tx_core/axi_master /U244                      | B v -> Y v         | AND2X2  | 0.090 | 0.159 |   1.652 |    1.609 | 
     | \tx_core/axi_master /U903                      | A v -> Y ^         | INVX4   | 0.117 | 0.117 |   1.770 |    1.727 | 
     | \tx_core/axi_master /U1846                     | C ^ -> Y v         | NAND3X1 | 0.070 | 0.053 |   1.823 |    1.780 | 
     | \tx_core/axi_master /U349                      | C v -> Y ^         | OAI21X1 | 0.132 | 0.103 |   1.925 |    1.882 | 
     | \tx_core/axi_master /U346                      | A ^ -> Y v         | NOR3X1  | 0.100 | 0.128 |   2.053 |    2.010 | 
     | \tx_core/axi_master /U345                      | C v -> Y ^         | NAND3X1 | 0.349 | 0.274 |   2.328 |    2.284 | 
     | \tx_core/tx_crc/crcpkt0 /U141                  | B ^ -> Y v         | NOR2X1  | 0.150 | 0.169 |   2.496 |    2.453 | 
     | \tx_core/tx_crc/crcpkt0 /U278                  | A v -> Y ^         | INVX4   | 0.233 | 0.164 |   2.660 |    2.617 | 
     | \tx_core/tx_crc/crcpkt0 /U315                  | A ^ -> Y v         | OAI21X1 | 0.089 | 0.103 |   2.763 |    2.720 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC57_n753         | A v -> Y v         | BUFX4   | 0.126 | 0.182 |   2.946 |    2.903 | 
     | \tx_core/tx_crc/crcpkt0 /U121                  | A v -> Y ^         | INVX8   | 0.132 | 0.124 |   3.070 |    3.027 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC40_n3591       | A ^ -> Y ^         | BUFX4   | 0.917 | 0.682 |   3.752 |    3.709 | 
     | \tx_core/tx_crc/crcpkt0 /U3628                 | B ^ -> Y v         | NAND2X1 | 0.156 | 0.136 |   3.889 |    3.846 | 
     | \tx_core/tx_crc/crcpkt0 /U3629                 | C v -> Y ^         | OAI21X1 | 0.153 | 0.091 |   3.980 |    3.937 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[53]     | D ^                | DFFSR   | 0.153 | 0.000 |   3.980 |    3.937 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.043 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.272 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    0.548 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    0.765 | 
     | FECTS_clks_clk___L4_I6                     | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.221 |   0.943 |    0.986 | 
     | FECTS_clks_clk___L5_I24                    | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.239 |   1.182 |    1.225 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[53] | CLK ^        | DFFSR   | 0.164 | 0.004 |   1.185 |    1.229 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data64_d_
reg[42] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data64_d_reg[42] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.186
- Setup                         0.118
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.939
- Arrival Time                  3.978
= Slack Time                   -0.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |    0.561 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^         | BUFX2   | 0.031 | 0.074 |   0.674 |    0.635 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^         | BUFX2   | 0.036 | 0.078 |   0.752 |    0.714 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^         | BUFX2   | 0.058 | 0.099 |   0.852 |    0.813 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v         | NOR2X1  | 0.075 | 0.066 |   0.918 |    0.879 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^         | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.135 | 
     | \tx_core/axi_master /U279                      | B ^ -> Y v         | NOR2X1  | 0.102 | 0.109 |   1.283 |    1.244 | 
     | \tx_core/axi_master /U239                      | A v -> Y ^         | INVX2   | 0.161 | 0.148 |   1.431 |    1.392 | 
     | \tx_core/axi_master /U4                        | A ^ -> Y v         | INVX1   | 0.068 | 0.062 |   1.494 |    1.455 | 
     | \tx_core/axi_master /U244                      | B v -> Y v         | AND2X2  | 0.090 | 0.159 |   1.652 |    1.613 | 
     | \tx_core/axi_master /U903                      | A v -> Y ^         | INVX4   | 0.117 | 0.117 |   1.770 |    1.731 | 
     | \tx_core/axi_master /U1846                     | C ^ -> Y v         | NAND3X1 | 0.070 | 0.053 |   1.823 |    1.784 | 
     | \tx_core/axi_master /U349                      | C v -> Y ^         | OAI21X1 | 0.132 | 0.103 |   1.925 |    1.887 | 
     | \tx_core/axi_master /U346                      | A ^ -> Y v         | NOR3X1  | 0.100 | 0.128 |   2.053 |    2.014 | 
     | \tx_core/axi_master /U345                      | C v -> Y ^         | NAND3X1 | 0.349 | 0.274 |   2.328 |    2.289 | 
     | \tx_core/tx_crc/crcpkt0 /U141                  | B ^ -> Y v         | NOR2X1  | 0.150 | 0.169 |   2.496 |    2.457 | 
     | \tx_core/tx_crc/crcpkt0 /U278                  | A v -> Y ^         | INVX4   | 0.233 | 0.164 |   2.660 |    2.621 | 
     | \tx_core/tx_crc/crcpkt0 /U315                  | A ^ -> Y v         | OAI21X1 | 0.089 | 0.103 |   2.763 |    2.725 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC57_n753         | A v -> Y v         | BUFX4   | 0.126 | 0.182 |   2.946 |    2.907 | 
     | \tx_core/tx_crc/crcpkt0 /U121                  | A v -> Y ^         | INVX8   | 0.132 | 0.124 |   3.070 |    3.031 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC40_n3591       | A ^ -> Y ^         | BUFX4   | 0.917 | 0.682 |   3.752 |    3.713 | 
     | \tx_core/tx_crc/crcpkt0 /U4073                 | B ^ -> Y v         | NAND2X1 | 0.159 | 0.133 |   3.886 |    3.847 | 
     | \tx_core/tx_crc/crcpkt0 /U4074                 | C v -> Y ^         | OAI21X1 | 0.148 | 0.092 |   3.977 |    3.939 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[42]     | D ^                | DFFSR   | 0.148 | 0.000 |   3.978 |    3.939 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.039 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.267 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    0.543 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    0.760 | 
     | FECTS_clks_clk___L4_I6                     | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.221 |   0.943 |    0.981 | 
     | FECTS_clks_clk___L5_I24                    | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.239 |   1.182 |    1.221 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[42] | CLK ^        | DFFSR   | 0.164 | 0.004 |   1.186 |    1.225 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data64_d_
reg[46] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data64_d_reg[46] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.187
- Setup                         0.118
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.939
- Arrival Time                  3.977
= Slack Time                   -0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |    0.562 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^         | BUFX2   | 0.031 | 0.074 |   0.674 |    0.636 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^         | BUFX2   | 0.036 | 0.078 |   0.752 |    0.714 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^         | BUFX2   | 0.058 | 0.099 |   0.852 |    0.813 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v         | NOR2X1  | 0.075 | 0.066 |   0.918 |    0.880 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^         | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.135 | 
     | \tx_core/axi_master /U279                      | B ^ -> Y v         | NOR2X1  | 0.102 | 0.109 |   1.283 |    1.244 | 
     | \tx_core/axi_master /U239                      | A v -> Y ^         | INVX2   | 0.161 | 0.148 |   1.431 |    1.393 | 
     | \tx_core/axi_master /U4                        | A ^ -> Y v         | INVX1   | 0.068 | 0.062 |   1.494 |    1.455 | 
     | \tx_core/axi_master /U244                      | B v -> Y v         | AND2X2  | 0.090 | 0.159 |   1.652 |    1.614 | 
     | \tx_core/axi_master /U903                      | A v -> Y ^         | INVX4   | 0.117 | 0.117 |   1.770 |    1.731 | 
     | \tx_core/axi_master /U1846                     | C ^ -> Y v         | NAND3X1 | 0.070 | 0.053 |   1.823 |    1.784 | 
     | \tx_core/axi_master /U349                      | C v -> Y ^         | OAI21X1 | 0.132 | 0.103 |   1.925 |    1.887 | 
     | \tx_core/axi_master /U346                      | A ^ -> Y v         | NOR3X1  | 0.100 | 0.128 |   2.053 |    2.015 | 
     | \tx_core/axi_master /U345                      | C v -> Y ^         | NAND3X1 | 0.349 | 0.274 |   2.328 |    2.289 | 
     | \tx_core/tx_crc/crcpkt0 /U141                  | B ^ -> Y v         | NOR2X1  | 0.150 | 0.169 |   2.496 |    2.458 | 
     | \tx_core/tx_crc/crcpkt0 /U278                  | A v -> Y ^         | INVX4   | 0.233 | 0.164 |   2.660 |    2.622 | 
     | \tx_core/tx_crc/crcpkt0 /U315                  | A ^ -> Y v         | OAI21X1 | 0.089 | 0.103 |   2.763 |    2.725 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC57_n753         | A v -> Y v         | BUFX4   | 0.126 | 0.182 |   2.946 |    2.907 | 
     | \tx_core/tx_crc/crcpkt0 /U121                  | A v -> Y ^         | INVX8   | 0.132 | 0.124 |   3.070 |    3.032 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC40_n3591       | A ^ -> Y ^         | BUFX4   | 0.917 | 0.682 |   3.752 |    3.714 | 
     | \tx_core/tx_crc/crcpkt0 /U3675                 | B ^ -> Y v         | NAND2X1 | 0.161 | 0.132 |   3.884 |    3.846 | 
     | \tx_core/tx_crc/crcpkt0 /U3676                 | C v -> Y ^         | OAI21X1 | 0.150 | 0.093 |   3.977 |    3.939 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[46]     | D ^                | DFFSR   | 0.150 | 0.000 |   3.977 |    3.939 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.267 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    0.543 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    0.760 | 
     | FECTS_clks_clk___L4_I6                     | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.221 |   0.943 |    0.981 | 
     | FECTS_clks_clk___L5_I24                    | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.239 |   1.182 |    1.220 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[46] | CLK ^        | DFFSR   | 0.164 | 0.005 |   1.187 |    1.225 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin64_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[23] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.188
- Setup                         0.116
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.942
- Arrival Time                  3.980
= Slack Time                   -0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |    0.562 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^         | BUFX2   | 0.031 | 0.074 |   0.674 |    0.636 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^         | BUFX2   | 0.036 | 0.078 |   0.752 |    0.714 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^         | BUFX2   | 0.058 | 0.099 |   0.852 |    0.814 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v         | NOR2X1  | 0.075 | 0.066 |   0.918 |    0.880 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^         | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.136 | 
     | \tx_core/axi_master /U279                      | B ^ -> Y v         | NOR2X1  | 0.102 | 0.109 |   1.283 |    1.245 | 
     | \tx_core/axi_master /U239                      | A v -> Y ^         | INVX2   | 0.161 | 0.148 |   1.431 |    1.393 | 
     | \tx_core/axi_master /U4                        | A ^ -> Y v         | INVX1   | 0.068 | 0.062 |   1.494 |    1.455 | 
     | \tx_core/axi_master /U244                      | B v -> Y v         | AND2X2  | 0.090 | 0.159 |   1.652 |    1.614 | 
     | \tx_core/axi_master /U903                      | A v -> Y ^         | INVX4   | 0.117 | 0.117 |   1.770 |    1.731 | 
     | \tx_core/axi_master /U1846                     | C ^ -> Y v         | NAND3X1 | 0.070 | 0.053 |   1.823 |    1.785 | 
     | \tx_core/axi_master /U349                      | C v -> Y ^         | OAI21X1 | 0.132 | 0.103 |   1.925 |    1.887 | 
     | \tx_core/axi_master /U346                      | A ^ -> Y v         | NOR3X1  | 0.100 | 0.128 |   2.053 |    2.015 | 
     | \tx_core/axi_master /U345                      | C v -> Y ^         | NAND3X1 | 0.349 | 0.274 |   2.328 |    2.289 | 
     | \tx_core/tx_crc/crcpkt0 /U141                  | B ^ -> Y v         | NOR2X1  | 0.150 | 0.169 |   2.496 |    2.458 | 
     | \tx_core/tx_crc/crcpkt0 /U278                  | A v -> Y ^         | INVX4   | 0.233 | 0.164 |   2.660 |    2.622 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC130_n749        | A ^ -> Y ^         | BUFX2   | 0.052 | 0.136 |   2.796 |    2.758 | 
     | \tx_core/tx_crc/crcpkt0 /U3647                 | B ^ -> Y v         | NAND2X1 | 0.067 | 0.045 |   2.841 |    2.803 | 
     | \tx_core/tx_crc/crcpkt0 /U3648                 | C v -> Y ^         | OAI21X1 | 0.759 | 0.510 |   3.351 |    3.313 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC35_n3453       | A ^ -> Y ^         | BUFX4   | 0.360 | 0.406 |   3.757 |    3.719 | 
     | \tx_core/tx_crc/crcpkt0 /U3946                 | B ^ -> Y v         | AOI21X1 | 0.108 | 0.149 |   3.906 |    3.868 | 
     | \tx_core/tx_crc/crcpkt0 /U3947                 | C v -> Y ^         | OAI21X1 | 0.141 | 0.074 |   3.980 |    3.942 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[23]    | D ^                | DFFSR   | 0.141 | 0.000 |   3.980 |    3.942 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.267 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    0.543 | 
     | FECTS_clks_clk___L3_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    0.760 | 
     | FECTS_clks_clk___L4_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.227 |   0.948 |    0.987 | 
     | FECTS_clks_clk___L5_I22                     | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.236 |   1.185 |    1.223 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[23] | CLK ^        | DFFSR   | 0.162 | 0.003 |   1.188 |    1.226 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin64_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[20] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.187
- Setup                         0.116
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.941
- Arrival Time                  3.979
= Slack Time                   -0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |    0.562 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^         | BUFX2   | 0.031 | 0.074 |   0.674 |    0.637 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^         | BUFX2   | 0.036 | 0.078 |   0.752 |    0.715 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^         | BUFX2   | 0.058 | 0.099 |   0.852 |    0.814 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v         | NOR2X1  | 0.075 | 0.066 |   0.918 |    0.880 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^         | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.136 | 
     | \tx_core/axi_master /U279                      | B ^ -> Y v         | NOR2X1  | 0.102 | 0.109 |   1.283 |    1.245 | 
     | \tx_core/axi_master /U239                      | A v -> Y ^         | INVX2   | 0.161 | 0.148 |   1.431 |    1.393 | 
     | \tx_core/axi_master /U4                        | A ^ -> Y v         | INVX1   | 0.068 | 0.062 |   1.494 |    1.456 | 
     | \tx_core/axi_master /U244                      | B v -> Y v         | AND2X2  | 0.090 | 0.159 |   1.652 |    1.614 | 
     | \tx_core/axi_master /U903                      | A v -> Y ^         | INVX4   | 0.117 | 0.117 |   1.770 |    1.732 | 
     | \tx_core/axi_master /U1846                     | C ^ -> Y v         | NAND3X1 | 0.070 | 0.053 |   1.823 |    1.785 | 
     | \tx_core/axi_master /U349                      | C v -> Y ^         | OAI21X1 | 0.132 | 0.103 |   1.925 |    1.888 | 
     | \tx_core/axi_master /U346                      | A ^ -> Y v         | NOR3X1  | 0.100 | 0.128 |   2.053 |    2.015 | 
     | \tx_core/axi_master /U345                      | C v -> Y ^         | NAND3X1 | 0.349 | 0.274 |   2.328 |    2.290 | 
     | \tx_core/tx_crc/crcpkt0 /U141                  | B ^ -> Y v         | NOR2X1  | 0.150 | 0.169 |   2.496 |    2.458 | 
     | \tx_core/tx_crc/crcpkt0 /U278                  | A v -> Y ^         | INVX4   | 0.233 | 0.164 |   2.660 |    2.622 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC130_n749        | A ^ -> Y ^         | BUFX2   | 0.052 | 0.136 |   2.796 |    2.759 | 
     | \tx_core/tx_crc/crcpkt0 /U3647                 | B ^ -> Y v         | NAND2X1 | 0.067 | 0.045 |   2.841 |    2.804 | 
     | \tx_core/tx_crc/crcpkt0 /U3648                 | C v -> Y ^         | OAI21X1 | 0.759 | 0.510 |   3.351 |    3.313 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC35_n3453       | A ^ -> Y ^         | BUFX4   | 0.360 | 0.406 |   3.757 |    3.719 | 
     | \tx_core/tx_crc/crcpkt0 /U3833                 | B ^ -> Y v         | AOI21X1 | 0.110 | 0.147 |   3.905 |    3.867 | 
     | \tx_core/tx_crc/crcpkt0 /U3834                 | C v -> Y ^         | OAI21X1 | 0.140 | 0.074 |   3.979 |    3.941 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[20]    | D ^                | DFFSR   | 0.140 | 0.000 |   3.979 |    3.941 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.266 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    0.542 | 
     | FECTS_clks_clk___L3_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    0.759 | 
     | FECTS_clks_clk___L4_I6                      | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.221 |   0.943 |    0.980 | 
     | FECTS_clks_clk___L5_I24                     | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.239 |   1.182 |    1.220 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[20] | CLK ^        | DFFSR   | 0.164 | 0.005 |   1.187 |    1.225 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data64_d_
reg[59] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data64_d_reg[59] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.188
- Setup                         0.119
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.940
- Arrival Time                  3.977
= Slack Time                   -0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |    0.563 | 
     | \tx_core/axi_master /FE_PHC1262_m_r_dch_RID_1_ | A ^ -> Y ^         | BUFX2   | 0.031 | 0.074 |   0.674 |    0.637 | 
     | \tx_core/axi_master /FE_PHC518_m_r_dch_RID_1_  | A ^ -> Y ^         | BUFX2   | 0.036 | 0.078 |   0.752 |    0.715 | 
     | \tx_core/axi_master /FE_PHC307_m_r_dch_RID_1_  | A ^ -> Y ^         | BUFX2   | 0.058 | 0.099 |   0.852 |    0.814 | 
     | \tx_core/axi_master /U496                      | A ^ -> Y v         | NOR2X1  | 0.075 | 0.066 |   0.918 |    0.881 | 
     | \tx_core/axi_master /U280                      | A v -> Y ^         | NAND2X1 | 0.313 | 0.256 |   1.174 |    1.136 | 
     | \tx_core/axi_master /U279                      | B ^ -> Y v         | NOR2X1  | 0.102 | 0.109 |   1.283 |    1.245 | 
     | \tx_core/axi_master /U239                      | A v -> Y ^         | INVX2   | 0.161 | 0.148 |   1.431 |    1.394 | 
     | \tx_core/axi_master /U4                        | A ^ -> Y v         | INVX1   | 0.068 | 0.062 |   1.494 |    1.456 | 
     | \tx_core/axi_master /U244                      | B v -> Y v         | AND2X2  | 0.090 | 0.159 |   1.652 |    1.615 | 
     | \tx_core/axi_master /U903                      | A v -> Y ^         | INVX4   | 0.117 | 0.117 |   1.770 |    1.732 | 
     | \tx_core/axi_master /U1846                     | C ^ -> Y v         | NAND3X1 | 0.070 | 0.053 |   1.823 |    1.785 | 
     | \tx_core/axi_master /U349                      | C v -> Y ^         | OAI21X1 | 0.132 | 0.103 |   1.925 |    1.888 | 
     | \tx_core/axi_master /U346                      | A ^ -> Y v         | NOR3X1  | 0.100 | 0.128 |   2.053 |    2.016 | 
     | \tx_core/axi_master /U345                      | C v -> Y ^         | NAND3X1 | 0.349 | 0.274 |   2.328 |    2.290 | 
     | \tx_core/tx_crc/crcpkt0 /U141                  | B ^ -> Y v         | NOR2X1  | 0.150 | 0.169 |   2.496 |    2.459 | 
     | \tx_core/tx_crc/crcpkt0 /U278                  | A v -> Y ^         | INVX4   | 0.233 | 0.164 |   2.660 |    2.623 | 
     | \tx_core/tx_crc/crcpkt0 /U315                  | A ^ -> Y v         | OAI21X1 | 0.089 | 0.103 |   2.763 |    2.726 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC57_n753         | A v -> Y v         | BUFX4   | 0.126 | 0.182 |   2.946 |    2.908 | 
     | \tx_core/tx_crc/crcpkt0 /U121                  | A v -> Y ^         | INVX8   | 0.132 | 0.124 |   3.070 |    3.033 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC40_n3591       | A ^ -> Y ^         | BUFX4   | 0.917 | 0.682 |   3.752 |    3.715 | 
     | \tx_core/tx_crc/crcpkt0 /U3743                 | B ^ -> Y v         | NAND2X1 | 0.160 | 0.134 |   3.886 |    3.848 | 
     | \tx_core/tx_crc/crcpkt0 /U3744                 | C v -> Y ^         | OAI21X1 | 0.154 | 0.091 |   3.977 |    3.939 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[59]     | D ^                | DFFSR   | 0.154 | 0.000 |   3.977 |    3.940 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.037 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.266 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    0.542 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    0.759 | 
     | FECTS_clks_clk___L4_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.227 |   0.948 |    0.986 | 
     | FECTS_clks_clk___L5_I22                    | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.236 |   1.185 |    1.222 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[59] | CLK ^        | DFFSR   | 0.162 | 0.004 |   1.188 |    1.226 | 
     +----------------------------------------------------------------------------------------------------------+ 

