<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file ext10gendvi_a.ncd.
Design name: TestVideoTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70E
Package:     FPBGA672
Performance: 8
Loading device for application trce from file 'ep5c97x146.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.65.
Performance Hardware Data Status:   Final          Version 35.22.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.2.446</big></U></B>
Wed Jan 06 16:36:22 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o Ext10GenDvi_A.twr -gui -msgset C:/Users/Cyprien/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/GenVideo/Diamond1.4/promote.xml Ext10GenDvi_A.ncd Ext10GenDvi_A.prf 
Design file:     ext10gendvi_a.ncd
Preference file: ext10gendvi_a.prf
Device,speed:    LFE3-70E,8
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "PinClk125_c" 125.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "PinTfpClkP_c" 100.000000 MHz (0 errors)</A></LI>            2287 items scored, 0 timing errors detected.
Report:  179.115MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY NET "Clk50" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   60.205MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_3' Target='right'>FREQUENCY PORT "PinClk125" 125.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "PinClk125_c" 125.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "PinTfpClkP_c" 100.000000 MHz ;
            2287 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 4.417ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DviDat[6]  (from PinTfpClkP_c +)
   Destination:    FF         Data in        uDvi_PinTfpDatio[6]  (to PinTfpClkP_c +)

   Delay:               5.614ns  (4.3% logic, 95.7% route), 1 logic levels.

 Constraint Details:

      5.614ns physical path delay SLICE_335 to PinDat[6]_MGIOL meets
     10.000ns delay constraint less
     -0.026ns skew and
     -0.005ns OPOSA_SET requirement (totaling 10.031ns) by 4.417ns

IOL_L59A attributes: FINE=FDEL0

 Physical Path Details:

      Data path SLICE_335 to PinDat[6]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R82C114A.CLK to    R82C114A.Q1 SLICE_335 (from PinTfpClkP_c)
ROUTE         1     5.371    R82C114A.Q1 to IOL_L59A.OPOSA DviDat[6] (to PinTfpClkP_c)
                  --------
                    5.614   (4.3% logic, 95.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     1.076 *L_R43C5.CLKOP to   R82C114A.CLK PinTfpClkP_c
                  --------
                    1.076   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to PinDat[6]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     1.102 *L_R43C5.CLKOP to   IOL_L59A.CLK PinTfpClkP_c
                  --------
                    1.102   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.432ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DviDat[7]  (from PinTfpClkP_c +)
   Destination:    FF         Data in        uDvi_PinTfpDatio[7]  (to PinTfpClkP_c +)

   Delay:               5.599ns  (4.3% logic, 95.7% route), 1 logic levels.

 Constraint Details:

      5.599ns physical path delay SLICE_336 to PinDat[7]_MGIOL meets
     10.000ns delay constraint less
     -0.026ns skew and
     -0.005ns OPOSA_SET requirement (totaling 10.031ns) by 4.432ns

IOL_L59B attributes: FINE=FDEL0

 Physical Path Details:

      Data path SLICE_336 to PinDat[7]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R82C114B.CLK to    R82C114B.Q0 SLICE_336 (from PinTfpClkP_c)
ROUTE         1     5.356    R82C114B.Q0 to IOL_L59B.OPOSA DviDat[7] (to PinTfpClkP_c)
                  --------
                    5.599   (4.3% logic, 95.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     1.076 *L_R43C5.CLKOP to   R82C114B.CLK PinTfpClkP_c
                  --------
                    1.076   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to PinDat[7]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     1.102 *L_R43C5.CLKOP to   IOL_L59B.CLK PinTfpClkP_c
                  --------
                    1.102   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.872ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DviDat[2]  (from PinTfpClkP_c +)
   Destination:    FF         Data in        uDvi_PinTfpDatio[2]  (to PinTfpClkP_c +)

   Delay:               5.189ns  (4.7% logic, 95.3% route), 1 logic levels.

 Constraint Details:

      5.189ns physical path delay SLICE_333 to PinDat[2]_MGIOL meets
     10.000ns delay constraint less
     -0.056ns skew and
     -0.005ns OPOSA_SET requirement (totaling 10.061ns) by 4.872ns

IOL_L95A attributes: FINE=FDEL0

 Physical Path Details:

      Data path SLICE_333 to PinDat[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R82C113B.CLK to    R82C113B.Q1 SLICE_333 (from PinTfpClkP_c)
ROUTE         1     4.946    R82C113B.Q1 to IOL_L95A.OPOSA DviDat[2] (to PinTfpClkP_c)
                  --------
                    5.189   (4.7% logic, 95.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     1.076 *L_R43C5.CLKOP to   R82C113B.CLK PinTfpClkP_c
                  --------
                    1.076   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to PinDat[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     1.132 *L_R43C5.CLKOP to   IOL_L95A.CLK PinTfpClkP_c
                  --------
                    1.132   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.035ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DviDat[3]  (from PinTfpClkP_c +)
   Destination:    FF         Data in        uDvi_PinTfpDatio[3]  (to PinTfpClkP_c +)

   Delay:               5.026ns  (4.8% logic, 95.2% route), 1 logic levels.

 Constraint Details:

      5.026ns physical path delay SLICE_334 to PinDat[3]_MGIOL meets
     10.000ns delay constraint less
     -0.056ns skew and
     -0.005ns OPOSA_SET requirement (totaling 10.061ns) by 5.035ns

IOL_L95B attributes: FINE=FDEL0

 Physical Path Details:

      Data path SLICE_334 to PinDat[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R82C113C.CLK to    R82C113C.Q0 SLICE_334 (from PinTfpClkP_c)
ROUTE         1     4.783    R82C113C.Q0 to IOL_L95B.OPOSA DviDat[3] (to PinTfpClkP_c)
                  --------
                    5.026   (4.8% logic, 95.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to SLICE_334:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     1.076 *L_R43C5.CLKOP to   R82C113C.CLK PinTfpClkP_c
                  --------
                    1.076   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to PinDat[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     1.132 *L_R43C5.CLKOP to   IOL_L95B.CLK PinTfpClkP_c
                  --------
                    1.132   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.220ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_cnt/cnth[11]  (from PinTfpClkP_c +)
   Destination:    FF         Data in        uDvi/U_gen_cnt/cntv[0]  (to PinTfpClkP_c +)

   Delay:               4.445ns  (22.3% logic, 77.7% route), 4 logic levels.

 Constraint Details:

      4.445ns physical path delay uDvi/U_gen_cnt/SLICE_604 to uDvi/U_gen_cnt/SLICE_605 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.335ns LSR_SET requirement (totaling 9.665ns) by 5.220ns

 Physical Path Details:

      Data path uDvi/U_gen_cnt/SLICE_604 to uDvi/U_gen_cnt/SLICE_605:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R49C121A.CLK to    R49C121A.Q1 uDvi/U_gen_cnt/SLICE_604 (from PinTfpClkP_c)
ROUTE         4     1.319    R49C121A.Q1 to    R50C118A.A0 uDvi/U_gen_cnt/cnth[11]
CTOF1_DEL   ---     0.301    R50C118A.A0 to    R50C118A.F1 uDvi/U_gen_cnt/SLICE_133
ROUTE         2     1.013    R50C118A.F1 to    R63C118C.C0 uDvi/U_gen_cnt/un12_cnth
CTOF_DEL    ---     0.147    R63C118C.C0 to    R63C118C.F0 uDvi/U_gen_cnt/SLICE_1582
ROUTE         1     0.727    R63C118C.F0 to    R63C116A.B0 uDvi/U_gen_cnt/cntv_0_sqmuxa
CTOF1_DEL   ---     0.301    R63C116A.B0 to    R63C116A.F1 uDvi/U_gen_cnt/SLICE_88
ROUTE         1     0.394    R63C116A.F1 to   R63C118B.LSR uDvi/U_gen_cnt/un1_cntv_cry_0_0_S1 (to PinTfpClkP_c)
                  --------
                    4.445   (22.3% logic, 77.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_604:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     1.072 *L_R43C5.CLKOP to   R49C121A.CLK PinTfpClkP_c
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_605:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     1.072 *L_R43C5.CLKOP to   R63C118B.CLK PinTfpClkP_c
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.242ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DviDat[1]  (from PinTfpClkP_c +)
   Destination:    FF         Data in        uDvi_PinTfpDatio[1]  (to PinTfpClkP_c +)

   Delay:               4.819ns  (5.0% logic, 95.0% route), 1 logic levels.

 Constraint Details:

      4.819ns physical path delay SLICE_333 to PinDat[1]_MGIOL meets
     10.000ns delay constraint less
     -0.056ns skew and
     -0.005ns OPOSA_SET requirement (totaling 10.061ns) by 5.242ns

IOL_B11B attributes: FINE=FDEL0

 Physical Path Details:

      Data path SLICE_333 to PinDat[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R82C113B.CLK to    R82C113B.Q0 SLICE_333 (from PinTfpClkP_c)
ROUTE         1     4.576    R82C113B.Q0 to IOL_B11B.OPOSA DviDat[1] (to PinTfpClkP_c)
                  --------
                    4.819   (5.0% logic, 95.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     1.076 *L_R43C5.CLKOP to   R82C113B.CLK PinTfpClkP_c
                  --------
                    1.076   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to PinDat[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     1.132 *L_R43C5.CLKOP to   IOL_B11B.CLK PinTfpClkP_c
                  --------
                    1.132   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.242ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DviDat[0]  (from PinTfpClkP_c +)
   Destination:    FF         Data in        uDvi_PinTfpDatio[0]  (to PinTfpClkP_c +)

   Delay:               4.819ns  (5.0% logic, 95.0% route), 1 logic levels.

 Constraint Details:

      4.819ns physical path delay SLICE_490 to PinDat[0]_MGIOL meets
     10.000ns delay constraint less
     -0.056ns skew and
     -0.005ns OPOSA_SET requirement (totaling 10.061ns) by 5.242ns

IOL_B11A attributes: FINE=FDEL0

 Physical Path Details:

      Data path SLICE_490 to PinDat[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R83C115B.CLK to    R83C115B.Q0 SLICE_490 (from PinTfpClkP_c)
ROUTE         1     4.576    R83C115B.Q0 to IOL_B11A.OPOSA DviDat[0] (to PinTfpClkP_c)
                  --------
                    4.819   (5.0% logic, 95.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     1.076 *L_R43C5.CLKOP to   R83C115B.CLK PinTfpClkP_c
                  --------
                    1.076   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to PinDat[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     1.132 *L_R43C5.CLKOP to   IOL_B11A.CLK PinTfpClkP_c
                  --------
                    1.132   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.260ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DviDat[5]  (from PinTfpClkP_c +)
   Destination:    FF         Data in        uDvi_PinTfpDatio[5]  (to PinTfpClkP_c +)

   Delay:               4.775ns  (5.1% logic, 94.9% route), 1 logic levels.

 Constraint Details:

      4.775ns physical path delay SLICE_335 to PinDat[5]_MGIOL meets
     10.000ns delay constraint less
     -0.030ns skew and
     -0.005ns OPOSA_SET requirement (totaling 10.035ns) by 5.260ns

IOL_L80B attributes: FINE=FDEL0

 Physical Path Details:

      Data path SLICE_335 to PinDat[5]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R82C114A.CLK to    R82C114A.Q0 SLICE_335 (from PinTfpClkP_c)
ROUTE         1     4.532    R82C114A.Q0 to IOL_L80B.OPOSA DviDat[5] (to PinTfpClkP_c)
                  --------
                    4.775   (5.1% logic, 94.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     1.076 *L_R43C5.CLKOP to   R82C114A.CLK PinTfpClkP_c
                  --------
                    1.076   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to PinDat[5]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     1.106 *L_R43C5.CLKOP to   IOL_L80B.CLK PinTfpClkP_c
                  --------
                    1.106   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.351ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_cnt/cnth[4]  (from PinTfpClkP_c +)
   Destination:    FF         Data in        uDvi/U_gen_cnt/cntv[0]  (to PinTfpClkP_c +)

   Delay:               4.314ns  (27.9% logic, 72.1% route), 6 logic levels.

 Constraint Details:

      4.314ns physical path delay uDvi/U_gen_cnt/SLICE_601 to uDvi/U_gen_cnt/SLICE_605 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.335ns LSR_SET requirement (totaling 9.665ns) by 5.351ns

 Physical Path Details:

      Data path uDvi/U_gen_cnt/SLICE_601 to uDvi/U_gen_cnt/SLICE_605:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R49C120B.CLK to    R49C120B.Q0 uDvi/U_gen_cnt/SLICE_601 (from PinTfpClkP_c)
ROUTE         4     0.977    R49C120B.Q0 to    R50C117B.B1 uDvi/U_gen_cnt/cnth[4]
C1TOFCO_DE  ---     0.277    R50C117B.B1 to   R50C117B.FCO uDvi/U_gen_cnt/SLICE_131
ROUTE         1     0.000   R50C117B.FCO to   R50C117C.FCI uDvi/U_gen_cnt/un12_cnth_0_data_tmp[2]
FCITOFCO_D  ---     0.058   R50C117C.FCI to   R50C117C.FCO uDvi/U_gen_cnt/SLICE_132
ROUTE         1     0.000   R50C117C.FCO to   R50C118A.FCI uDvi/U_gen_cnt/un12_cnth_0_data_tmp[4]
FCITOF1_DE  ---     0.177   R50C118A.FCI to    R50C118A.F1 uDvi/U_gen_cnt/SLICE_133
ROUTE         2     1.013    R50C118A.F1 to    R63C118C.C0 uDvi/U_gen_cnt/un12_cnth
CTOF_DEL    ---     0.147    R63C118C.C0 to    R63C118C.F0 uDvi/U_gen_cnt/SLICE_1582
ROUTE         1     0.727    R63C118C.F0 to    R63C116A.B0 uDvi/U_gen_cnt/cntv_0_sqmuxa
CTOF1_DEL   ---     0.301    R63C116A.B0 to    R63C116A.F1 uDvi/U_gen_cnt/SLICE_88
ROUTE         1     0.394    R63C116A.F1 to   R63C118B.LSR uDvi/U_gen_cnt/un1_cntv_cry_0_0_S1 (to PinTfpClkP_c)
                  --------
                    4.314   (27.9% logic, 72.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_601:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     1.072 *L_R43C5.CLKOP to   R49C120B.CLK PinTfpClkP_c
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_605:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     1.072 *L_R43C5.CLKOP to   R63C118B.CLK PinTfpClkP_c
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.354ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_cnt/cnth[7]  (from PinTfpClkP_c +)
   Destination:    FF         Data in        uDvi/U_gen_cnt/cntv[0]  (to PinTfpClkP_c +)

   Delay:               4.311ns  (27.8% logic, 72.2% route), 5 logic levels.

 Constraint Details:

      4.311ns physical path delay uDvi/U_gen_cnt/SLICE_602 to uDvi/U_gen_cnt/SLICE_605 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.335ns LSR_SET requirement (totaling 9.665ns) by 5.354ns

 Physical Path Details:

      Data path uDvi/U_gen_cnt/SLICE_602 to uDvi/U_gen_cnt/SLICE_605:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R49C121C.CLK to    R49C121C.Q1 uDvi/U_gen_cnt/SLICE_602 (from PinTfpClkP_c)
ROUTE         4     0.978    R49C121C.Q1 to    R50C117C.A0 uDvi/U_gen_cnt/cnth[7]
C0TOFCO_DE  ---     0.331    R50C117C.A0 to   R50C117C.FCO uDvi/U_gen_cnt/SLICE_132
ROUTE         1     0.000   R50C117C.FCO to   R50C118A.FCI uDvi/U_gen_cnt/un12_cnth_0_data_tmp[4]
FCITOF1_DE  ---     0.177   R50C118A.FCI to    R50C118A.F1 uDvi/U_gen_cnt/SLICE_133
ROUTE         2     1.013    R50C118A.F1 to    R63C118C.C0 uDvi/U_gen_cnt/un12_cnth
CTOF_DEL    ---     0.147    R63C118C.C0 to    R63C118C.F0 uDvi/U_gen_cnt/SLICE_1582
ROUTE         1     0.727    R63C118C.F0 to    R63C116A.B0 uDvi/U_gen_cnt/cntv_0_sqmuxa
CTOF1_DEL   ---     0.301    R63C116A.B0 to    R63C116A.F1 uDvi/U_gen_cnt/SLICE_88
ROUTE         1     0.394    R63C116A.F1 to   R63C118B.LSR uDvi/U_gen_cnt/un1_cntv_cry_0_0_S1 (to PinTfpClkP_c)
                  --------
                    4.311   (27.8% logic, 72.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_602:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     1.072 *L_R43C5.CLKOP to   R49C121C.CLK PinTfpClkP_c
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_605:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     1.072 *L_R43C5.CLKOP to   R63C118B.CLK PinTfpClkP_c
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.

Report:  179.115MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "Clk50" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.695ns (weighted slack = 3.390ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KC     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7(ASIC)  (from Clk50 -)
   Destination:    FF         Data in        uDvi/U_conf/form_hse[0]  (to Clk50 +)

   Delay:               8.130ns  (43.0% logic, 57.0% route), 5 logic levels.

 Constraint Details:

      8.130ns physical path delay uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7 to uDvi/U_conf/SLICE_625 meets
     10.000ns delay constraint less
      0.114ns skew and
      0.061ns DIN_SET requirement (totaling 9.825ns) by 1.695ns

 Physical Path Details:

      Data path uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7 to uDvi/U_conf/SLICE_625:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     2.784 *R_R61C92.CLKA to *R_R61C92.DOA0 uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7 (from Clk50)
ROUTE         2     1.195 *R_R61C92.DOA0 to     R56C96B.C1 uForth/memory_data_o[0]
CTOOFX_DEL  ---     0.273     R56C96B.C1 to   R56C96B.OFX0 uForth/un1_cpu_data_o_m1[0]/SLICE_1054
ROUTE         4     0.786   R56C96B.OFX0 to     R56C99A.B0 uForth.un1_cpu_data_o_m1[0]
CTOF_DEL    ---     0.147     R56C99A.B0 to     R56C99A.F0 SLICE_500
ROUTE        10     2.112     R56C99A.F0 to    R54C113B.D0 un1_cpu_data_o[0]
CTOF_DEL    ---     0.147    R54C113B.D0 to    R54C113B.F0 uDvi/U_conf/SLICE_1127
ROUTE         1     0.539    R54C113B.F0 to    R55C115A.D0 uDvi/U_conf/form_hsee_RNO[0]
CTOF_DEL    ---     0.147    R55C115A.D0 to    R55C115A.F0 uDvi/U_conf/SLICE_625
ROUTE         1     0.000    R55C115A.F0 to   R55C115A.DI0 uDvi/U_conf/form_hsee_0[0] (to Clk50)
                  --------
                    8.130   (43.0% logic, 57.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     1.186 *L_R43C5.CLKOK to *R_R61C92.CLKA Clk50
                  --------
                    1.186   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_conf/SLICE_625:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     1.072 *L_R43C5.CLKOK to   R55C115A.CLK Clk50
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.810ns (weighted slack = 3.620ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KC     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2(ASIC)  (from Clk50 -)
   Destination:    FF         Data in        uForth/cpu1/t[22]  (to Clk50 +)

   Delay:               8.015ns  (45.5% logic, 54.5% route), 6 logic levels.

 Constraint Details:

      8.015ns physical path delay uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 to uForth/cpu1/SLICE_819 meets
     10.000ns delay constraint less
      0.114ns skew and
      0.061ns DIN_SET requirement (totaling 9.825ns) by 1.810ns

 Physical Path Details:

      Data path uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 to uForth/cpu1/SLICE_819:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     2.784 *_R61C101.CLKA to *_R61C101.DOA2 uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 (from Clk50)
ROUTE         1     0.617 *_R61C101.DOA2 to    R59C101A.D0 uForth/memory_data_o[22]
CTOF_DEL    ---     0.147    R59C101A.D0 to    R59C101A.F0 uForth/SLICE_1810
ROUTE         1     0.908    R59C101A.F0 to    R54C102B.D1 uForth/un1_cpu_data_o_m1[22]
CTOF_DEL    ---     0.147    R54C102B.D1 to    R54C102B.F1 SLICE_1081
ROUTE         2     0.950    R54C102B.F1 to    R55C100A.D1 uForth.un1_cpu_data_o_1[22]
CTOF_DEL    ---     0.147    R55C100A.D1 to    R55C100A.F1 SLICE_513
ROUTE         7     1.421    R55C100A.F1 to     R65C87D.D0 uForth.un1_cpu_data_o_m2[22]
CTOF_DEL    ---     0.147     R65C87D.D0 to     R65C87D.F0 uForth/cpu1/SLICE_1314
ROUTE         1     0.474     R65C87D.F0 to     R67C87B.C1 uForth/cpu1/N_620
CTOOFX_DEL  ---     0.273     R67C87B.C1 to   R67C87B.OFX0 uForth/cpu1/SLICE_819
ROUTE         1     0.000   R67C87B.OFX0 to    R67C87B.DI0 uForth/cpu1/t_in[22] (to Clk50)
                  --------
                    8.015   (45.5% logic, 54.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     1.186 *L_R43C5.CLKOK to *_R61C101.CLKA Clk50
                  --------
                    1.186   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_819:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     1.072 *L_R43C5.CLKOK to    R67C87B.CLK Clk50
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.825ns (weighted slack = 3.650ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KC     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2(ASIC)  (from Clk50 -)
   Destination:    FF         Data in        uDvi/U_conf/dat0110  (to Clk50 +)

   Delay:               8.000ns  (44.0% logic, 56.0% route), 6 logic levels.

 Constraint Details:

      8.000ns physical path delay uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 to uDvi/U_conf/SLICE_574 meets
     10.000ns delay constraint less
      0.114ns skew and
      0.061ns DIN_SET requirement (totaling 9.825ns) by 1.825ns

 Physical Path Details:

      Data path uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 to uDvi/U_conf/SLICE_574:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     2.784 *_R61C101.CLKA to *_R61C101.DOA2 uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 (from Clk50)
ROUTE         1     0.617 *_R61C101.DOA2 to    R59C101A.D0 uForth/memory_data_o[22]
CTOF_DEL    ---     0.147    R59C101A.D0 to    R59C101A.F0 uForth/SLICE_1810
ROUTE         1     0.908    R59C101A.F0 to    R54C102B.D1 uForth/un1_cpu_data_o_m1[22]
CTOF_DEL    ---     0.147    R54C102B.D1 to    R54C102B.F1 SLICE_1081
ROUTE         2     0.950    R54C102B.F1 to    R55C100A.D1 uForth.un1_cpu_data_o_1[22]
CTOF_DEL    ---     0.147    R55C100A.D1 to    R55C100A.F1 SLICE_513
ROUTE         7     0.994    R55C100A.F1 to    R51C103A.D1 uForth.un1_cpu_data_o_m2[22]
CTOF_DEL    ---     0.147    R51C103A.D1 to    R51C103A.F1 uDvi/U_conf/SLICE_589
ROUTE         8     1.012    R51C103A.F1 to    R55C104B.D1 uDvi/U_conf/gen_m3_e_2_1
CTOF_DEL    ---     0.147    R55C104B.D1 to    R55C104B.F1 uDvi/U_conf/SLICE_574
ROUTE         1     0.000    R55C104B.F1 to   R55C104B.DI1 uDvi/U_conf/un19_add (to Clk50)
                  --------
                    8.000   (44.0% logic, 56.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     1.186 *L_R43C5.CLKOK to *_R61C101.CLKA Clk50
                  --------
                    1.186   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_conf/SLICE_574:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     1.072 *L_R43C5.CLKOK to   R55C104B.CLK Clk50
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.825ns (weighted slack = 3.650ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KC     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2(ASIC)  (from Clk50 -)
   Destination:    FF         Data in        uDvi/U_conf/dat0010  (to Clk50 +)

   Delay:               8.000ns  (44.0% logic, 56.0% route), 6 logic levels.

 Constraint Details:

      8.000ns physical path delay uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 to uDvi/U_conf/SLICE_570 meets
     10.000ns delay constraint less
      0.114ns skew and
      0.061ns DIN_SET requirement (totaling 9.825ns) by 1.825ns

 Physical Path Details:

      Data path uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 to uDvi/U_conf/SLICE_570:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     2.784 *_R61C101.CLKA to *_R61C101.DOA2 uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 (from Clk50)
ROUTE         1     0.617 *_R61C101.DOA2 to    R59C101A.D0 uForth/memory_data_o[22]
CTOF_DEL    ---     0.147    R59C101A.D0 to    R59C101A.F0 uForth/SLICE_1810
ROUTE         1     0.908    R59C101A.F0 to    R54C102B.D1 uForth/un1_cpu_data_o_m1[22]
CTOF_DEL    ---     0.147    R54C102B.D1 to    R54C102B.F1 SLICE_1081
ROUTE         2     0.950    R54C102B.F1 to    R55C100A.D1 uForth.un1_cpu_data_o_1[22]
CTOF_DEL    ---     0.147    R55C100A.D1 to    R55C100A.F1 SLICE_513
ROUTE         7     0.994    R55C100A.F1 to    R51C103A.D1 uForth.un1_cpu_data_o_m2[22]
CTOF_DEL    ---     0.147    R51C103A.D1 to    R51C103A.F1 uDvi/U_conf/SLICE_589
ROUTE         8     1.012    R51C103A.F1 to    R55C105A.D0 uDvi/U_conf/gen_m3_e_2_1
CTOF_DEL    ---     0.147    R55C105A.D0 to    R55C105A.F0 uDvi/U_conf/SLICE_570
ROUTE         1     0.000    R55C105A.F0 to   R55C105A.DI0 uDvi/U_conf/un1_add (to Clk50)
                  --------
                    8.000   (44.0% logic, 56.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     1.186 *L_R43C5.CLKOK to *_R61C101.CLKA Clk50
                  --------
                    1.186   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_conf/SLICE_570:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     1.072 *L_R43C5.CLKOK to   R55C105A.CLK Clk50
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.825ns (weighted slack = 3.650ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KC     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2(ASIC)  (from Clk50 -)
   Destination:    FF         Data in        uDvi/U_conf/dat0014  (to Clk50 +)

   Delay:               8.000ns  (44.0% logic, 56.0% route), 6 logic levels.

 Constraint Details:

      8.000ns physical path delay uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 to uDvi/U_conf/SLICE_572 meets
     10.000ns delay constraint less
      0.114ns skew and
      0.061ns DIN_SET requirement (totaling 9.825ns) by 1.825ns

 Physical Path Details:

      Data path uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 to uDvi/U_conf/SLICE_572:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     2.784 *_R61C101.CLKA to *_R61C101.DOA2 uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 (from Clk50)
ROUTE         1     0.617 *_R61C101.DOA2 to    R59C101A.D0 uForth/memory_data_o[22]
CTOF_DEL    ---     0.147    R59C101A.D0 to    R59C101A.F0 uForth/SLICE_1810
ROUTE         1     0.908    R59C101A.F0 to    R54C102B.D1 uForth/un1_cpu_data_o_m1[22]
CTOF_DEL    ---     0.147    R54C102B.D1 to    R54C102B.F1 SLICE_1081
ROUTE         2     0.950    R54C102B.F1 to    R55C100A.D1 uForth.un1_cpu_data_o_1[22]
CTOF_DEL    ---     0.147    R55C100A.D1 to    R55C100A.F1 SLICE_513
ROUTE         7     0.994    R55C100A.F1 to    R51C103A.D1 uForth.un1_cpu_data_o_m2[22]
CTOF_DEL    ---     0.147    R51C103A.D1 to    R51C103A.F1 uDvi/U_conf/SLICE_589
ROUTE         8     1.012    R51C103A.F1 to    R55C105B.D0 uDvi/U_conf/gen_m3_e_2_1
CTOF_DEL    ---     0.147    R55C105B.D0 to    R55C105B.F0 uDvi/U_conf/SLICE_572
ROUTE         1     0.000    R55C105B.F0 to   R55C105B.DI0 uDvi/U_conf/N_174 (to Clk50)
                  --------
                    8.000   (44.0% logic, 56.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     1.186 *L_R43C5.CLKOK to *_R61C101.CLKA Clk50
                  --------
                    1.186   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_conf/SLICE_572:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     1.072 *L_R43C5.CLKOK to   R55C105B.CLK Clk50
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.825ns (weighted slack = 3.650ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KC     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2(ASIC)  (from Clk50 -)
   Destination:    FF         Data in        uDvi/U_conf/dat0018  (to Clk50 +)

   Delay:               8.000ns  (44.0% logic, 56.0% route), 6 logic levels.

 Constraint Details:

      8.000ns physical path delay uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 to uDvi/U_conf/SLICE_574 meets
     10.000ns delay constraint less
      0.114ns skew and
      0.061ns DIN_SET requirement (totaling 9.825ns) by 1.825ns

 Physical Path Details:

      Data path uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 to uDvi/U_conf/SLICE_574:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     2.784 *_R61C101.CLKA to *_R61C101.DOA2 uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 (from Clk50)
ROUTE         1     0.617 *_R61C101.DOA2 to    R59C101A.D0 uForth/memory_data_o[22]
CTOF_DEL    ---     0.147    R59C101A.D0 to    R59C101A.F0 uForth/SLICE_1810
ROUTE         1     0.908    R59C101A.F0 to    R54C102B.D1 uForth/un1_cpu_data_o_m1[22]
CTOF_DEL    ---     0.147    R54C102B.D1 to    R54C102B.F1 SLICE_1081
ROUTE         2     0.950    R54C102B.F1 to    R55C100A.D1 uForth.un1_cpu_data_o_1[22]
CTOF_DEL    ---     0.147    R55C100A.D1 to    R55C100A.F1 SLICE_513
ROUTE         7     0.994    R55C100A.F1 to    R51C103A.D1 uForth.un1_cpu_data_o_m2[22]
CTOF_DEL    ---     0.147    R51C103A.D1 to    R51C103A.F1 uDvi/U_conf/SLICE_589
ROUTE         8     1.012    R51C103A.F1 to    R55C104B.D0 uDvi/U_conf/gen_m3_e_2_1
CTOF_DEL    ---     0.147    R55C104B.D0 to    R55C104B.F0 uDvi/U_conf/SLICE_574
ROUTE         1     0.000    R55C104B.F0 to   R55C104B.DI0 uDvi/U_conf/un17_add (to Clk50)
                  --------
                    8.000   (44.0% logic, 56.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     1.186 *L_R43C5.CLKOK to *_R61C101.CLKA Clk50
                  --------
                    1.186   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_conf/SLICE_574:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     1.072 *L_R43C5.CLKOK to   R55C104B.CLK Clk50
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.865ns (weighted slack = 3.730ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KC     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2(ASIC)  (from Clk50 -)
   Destination:    FF         Data in        uDvi/U_conf/dat0210  (to Clk50 +)

   Delay:               7.960ns  (44.2% logic, 55.8% route), 6 logic levels.

 Constraint Details:

      7.960ns physical path delay uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 to uDvi/U_conf/SLICE_578 meets
     10.000ns delay constraint less
      0.114ns skew and
      0.061ns DIN_SET requirement (totaling 9.825ns) by 1.865ns

 Physical Path Details:

      Data path uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 to uDvi/U_conf/SLICE_578:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     2.784 *_R61C101.CLKA to *_R61C101.DOA2 uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 (from Clk50)
ROUTE         1     0.617 *_R61C101.DOA2 to    R59C101A.D0 uForth/memory_data_o[22]
CTOF_DEL    ---     0.147    R59C101A.D0 to    R59C101A.F0 uForth/SLICE_1810
ROUTE         1     0.908    R59C101A.F0 to    R54C102B.D1 uForth/un1_cpu_data_o_m1[22]
CTOF_DEL    ---     0.147    R54C102B.D1 to    R54C102B.F1 SLICE_1081
ROUTE         2     0.950    R54C102B.F1 to    R55C100A.D1 uForth.un1_cpu_data_o_1[22]
CTOF_DEL    ---     0.147    R55C100A.D1 to    R55C100A.F1 SLICE_513
ROUTE         7     0.994    R55C100A.F1 to    R51C103A.D1 uForth.un1_cpu_data_o_m2[22]
CTOF_DEL    ---     0.147    R51C103A.D1 to    R51C103A.F1 uDvi/U_conf/SLICE_589
ROUTE         8     0.972    R51C103A.F1 to    R54C106C.C1 uDvi/U_conf/gen_m3_e_2_1
CTOF_DEL    ---     0.147    R54C106C.C1 to    R54C106C.F1 uDvi/U_conf/SLICE_578
ROUTE         1     0.000    R54C106C.F1 to   R54C106C.DI1 uDvi/U_conf/un43_add (to Clk50)
                  --------
                    7.960   (44.2% logic, 55.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     1.186 *L_R43C5.CLKOK to *_R61C101.CLKA Clk50
                  --------
                    1.186   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_conf/SLICE_578:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     1.072 *L_R43C5.CLKOK to   R54C106C.CLK Clk50
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.911ns (weighted slack = 3.822ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KC     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2(ASIC)  (from Clk50 -)
   Destination:    FF         Data in        uDvi/U_conf/dat0116  (to Clk50 +)

   Delay:               7.914ns  (46.3% logic, 53.7% route), 7 logic levels.

 Constraint Details:

      7.914ns physical path delay uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 to uDvi/U_conf/SLICE_575 meets
     10.000ns delay constraint less
      0.114ns skew and
      0.061ns DIN_SET requirement (totaling 9.825ns) by 1.911ns

 Physical Path Details:

      Data path uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 to uDvi/U_conf/SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     2.784 *_R61C101.CLKA to *_R61C101.DOA2 uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 (from Clk50)
ROUTE         1     0.617 *_R61C101.DOA2 to    R59C101A.D0 uForth/memory_data_o[22]
CTOF_DEL    ---     0.147    R59C101A.D0 to    R59C101A.F0 uForth/SLICE_1810
ROUTE         1     0.908    R59C101A.F0 to    R54C102B.D1 uForth/un1_cpu_data_o_m1[22]
CTOF_DEL    ---     0.147    R54C102B.D1 to    R54C102B.F1 SLICE_1081
ROUTE         2     0.313    R54C102B.F1 to    R54C102B.D0 uForth.un1_cpu_data_o_1[22]
CTOF_DEL    ---     0.147    R54C102B.D0 to    R54C102B.F0 SLICE_1081
ROUTE         3     0.793    R54C102B.F0 to    R50C104B.D1 uDvi/U_conf/un59_add_0_a2_0_a2_3_4_x0
CTOF_DEL    ---     0.147    R50C104B.D1 to    R50C104B.F1 uDvi/U_conf/SLICE_579
ROUTE        18     1.075    R50C104B.F1 to    R51C103D.D1 uDvi/U_conf/un59_add_0_a2_0_a2_3_4
CTOF_DEL    ---     0.147    R51C103D.D1 to    R51C103D.F1 uDvi/U_conf/SLICE_1211
ROUTE         1     0.542    R51C103D.F1 to    R51C104C.B0 uDvi/U_conf/gen_m2_0_a2_3_1_0
CTOF_DEL    ---     0.147    R51C104C.B0 to    R51C104C.F0 uDvi/U_conf/SLICE_575
ROUTE         1     0.000    R51C104C.F0 to   R51C104C.DI0 uDvi/U_conf/un21_add (to Clk50)
                  --------
                    7.914   (46.3% logic, 53.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     1.186 *L_R43C5.CLKOK to *_R61C101.CLKA Clk50
                  --------
                    1.186   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_conf/SLICE_575:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     1.072 *L_R43C5.CLKOK to   R51C104C.CLK Clk50
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.979ns (weighted slack = 3.958ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KC     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2(ASIC)  (from Clk50 -)
   Destination:    FF         Data in        uDvi/U_conf/dat0126  (to Clk50 +)

   Delay:               7.846ns  (46.7% logic, 53.3% route), 7 logic levels.

 Constraint Details:

      7.846ns physical path delay uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 to uDvi/U_conf/SLICE_577 meets
     10.000ns delay constraint less
      0.114ns skew and
      0.061ns DIN_SET requirement (totaling 9.825ns) by 1.979ns

 Physical Path Details:

      Data path uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 to uDvi/U_conf/SLICE_577:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     2.784 *_R61C101.CLKA to *_R61C101.DOA2 uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 (from Clk50)
ROUTE         1     0.617 *_R61C101.DOA2 to    R59C101A.D0 uForth/memory_data_o[22]
CTOF_DEL    ---     0.147    R59C101A.D0 to    R59C101A.F0 uForth/SLICE_1810
ROUTE         1     0.908    R59C101A.F0 to    R54C102B.D1 uForth/un1_cpu_data_o_m1[22]
CTOF_DEL    ---     0.147    R54C102B.D1 to    R54C102B.F1 SLICE_1081
ROUTE         2     0.313    R54C102B.F1 to    R54C102B.D0 uForth.un1_cpu_data_o_1[22]
CTOF_DEL    ---     0.147    R54C102B.D0 to    R54C102B.F0 SLICE_1081
ROUTE         3     0.793    R54C102B.F0 to    R50C104B.D1 uDvi/U_conf/un59_add_0_a2_0_a2_3_4_x0
CTOF_DEL    ---     0.147    R50C104B.D1 to    R50C104B.F1 uDvi/U_conf/SLICE_579
ROUTE        18     1.075    R50C104B.F1 to    R51C103C.D0 uDvi/U_conf/un59_add_0_a2_0_a2_3_4
CTOF_DEL    ---     0.147    R51C103C.D0 to    R51C103C.F0 uDvi/U_conf/SLICE_1222
ROUTE         1     0.474    R51C103C.F0 to    R51C105C.C1 uDvi/U_conf/N_114
CTOF_DEL    ---     0.147    R51C105C.C1 to    R51C105C.F1 uDvi/U_conf/SLICE_577
ROUTE         1     0.000    R51C105C.F1 to   R51C105C.DI1 uDvi/U_conf/un35_add (to Clk50)
                  --------
                    7.846   (46.7% logic, 53.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     1.186 *L_R43C5.CLKOK to *_R61C101.CLKA Clk50
                  --------
                    1.186   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_conf/SLICE_577:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     1.072 *L_R43C5.CLKOK to   R51C105C.CLK Clk50
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.988ns (weighted slack = 3.976ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KC     Port           uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2(ASIC)  (from Clk50 -)
   Destination:    FF         Data in        uDvi/U_conf/dat0012  (to Clk50 +)

   Delay:               7.837ns  (46.8% logic, 53.2% route), 7 logic levels.

 Constraint Details:

      7.837ns physical path delay uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 to uDvi/U_conf/SLICE_571 meets
     10.000ns delay constraint less
      0.114ns skew and
      0.061ns DIN_SET requirement (totaling 9.825ns) by 1.988ns

 Physical Path Details:

      Data path uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 to uDvi/U_conf/SLICE_571:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     2.784 *_R61C101.CLKA to *_R61C101.DOA2 uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 (from Clk50)
ROUTE         1     0.617 *_R61C101.DOA2 to    R59C101A.D0 uForth/memory_data_o[22]
CTOF_DEL    ---     0.147    R59C101A.D0 to    R59C101A.F0 uForth/SLICE_1810
ROUTE         1     0.908    R59C101A.F0 to    R54C102B.D1 uForth/un1_cpu_data_o_m1[22]
CTOF_DEL    ---     0.147    R54C102B.D1 to    R54C102B.F1 SLICE_1081
ROUTE         2     0.313    R54C102B.F1 to    R54C102B.D0 uForth.un1_cpu_data_o_1[22]
CTOF_DEL    ---     0.147    R54C102B.D0 to    R54C102B.F0 SLICE_1081
ROUTE         3     0.793    R54C102B.F0 to    R50C104B.D1 uDvi/U_conf/un59_add_0_a2_0_a2_3_4_x0
CTOF_DEL    ---     0.147    R50C104B.D1 to    R50C104B.F1 uDvi/U_conf/SLICE_579
ROUTE        18     0.640    R50C104B.F1 to    R53C103C.D1 uDvi/U_conf/un59_add_0_a2_0_a2_3_4
CTOF_DEL    ---     0.147    R53C103C.D1 to    R53C103C.F1 uDvi/U_conf/SLICE_1545
ROUTE         1     0.900    R53C103C.F1 to    R54C105A.D0 uDvi/U_conf/gen_m2_0_a2_5_1
CTOF_DEL    ---     0.147    R54C105A.D0 to    R54C105A.F0 uDvi/U_conf/SLICE_571
ROUTE         1     0.000    R54C105A.F0 to   R54C105A.DI0 uDvi/U_conf/un5_add (to Clk50)
                  --------
                    7.837   (46.8% logic, 53.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     1.186 *L_R43C5.CLKOK to *_R61C101.CLKA Clk50
                  --------
                    1.186   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_conf/SLICE_571:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     1.072 *L_R43C5.CLKOK to   R54C105A.CLK Clk50
                  --------
                    1.072   (0.0% logic, 100.0% route), 0 logic levels.

Report:   60.205MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY PORT "PinClk125" 125.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "PinClk125_c" 125.000000  |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "PinTfpClkP_c" 100.000000 |             |             |
MHz ;                                   |  100.000 MHz|  179.115 MHz|   1  
                                        |             |             |
FREQUENCY NET "Clk50" 50.000000 MHz ;   |   50.000 MHz|   60.205 MHz|   5  
                                        |             |             |
FREQUENCY PORT "PinClk125" 125.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3438543 paths, 44 nets, and 12870 connections (92.45% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.2.446</big></U></B>
Wed Jan 06 16:36:23 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o Ext10GenDvi_A.twr -gui -msgset C:/Users/Cyprien/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/GenVideo/Diamond1.4/promote.xml Ext10GenDvi_A.ncd Ext10GenDvi_A.prf 
Design file:     ext10gendvi_a.ncd
Preference file: ext10gendvi_a.prf
Device,speed:    LFE3-70E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "PinClk125_c" 125.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "PinTfpClkP_c" 100.000000 MHz (0 errors)</A></LI>            2287 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY NET "Clk50" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_3' Target='right'>FREQUENCY PORT "PinClk125" 125.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "PinClk125_c" 125.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "PinTfpClkP_c" 100.000000 MHz ;
            2287 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.233ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_tim/bound_sr[1]  (from PinTfpClkP_c +)
   Destination:    FF         Data in        uDvi/U_gen_tim/bound_sr[2]  (to PinTfpClkP_c +)

   Delay:               0.185ns  (50.8% logic, 49.2% route), 1 logic levels.

 Constraint Details:

      0.185ns physical path delay uDvi/U_gen_tim/SLICE_615 to uDvi/U_gen_tim/SLICE_495 meets
     -0.048ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.048ns) by 0.233ns

 Physical Path Details:

      Data path uDvi/U_gen_tim/SLICE_615 to uDvi/U_gen_tim/SLICE_495:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094   R62C113B.CLK to    R62C113B.Q1 uDvi/U_gen_tim/SLICE_615 (from PinTfpClkP_c)
ROUTE         1     0.091    R62C113B.Q1 to    R62C113C.M0 uDvi/U_gen_tim/bound_sr[1] (to PinTfpClkP_c)
                  --------
                    0.185   (50.8% logic, 49.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_tim/SLICE_615:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     0.477 *L_R43C5.CLKOP to   R62C113B.CLK PinTfpClkP_c
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_tim/SLICE_495:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     0.477 *L_R43C5.CLKOP to   R62C113C.CLK PinTfpClkP_c
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.233ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_cnt/srst1  (from PinTfpClkP_c +)
   Destination:    FF         Data in        uDvi/U_gen_cnt/srst2_0  (to PinTfpClkP_c +)

   Delay:               0.185ns  (50.8% logic, 49.2% route), 1 logic levels.

 Constraint Details:

      0.185ns physical path delay uDvi/U_gen_cnt/SLICE_606 to uDvi/U_gen_cnt/SLICE_607 meets
     -0.048ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.048ns) by 0.233ns

 Physical Path Details:

      Data path uDvi/U_gen_cnt/SLICE_606 to uDvi/U_gen_cnt/SLICE_607:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094   R57C119B.CLK to    R57C119B.Q1 uDvi/U_gen_cnt/SLICE_606 (from PinTfpClkP_c)
ROUTE         1     0.091    R57C119B.Q1 to    R57C119A.M0 uDvi/U_gen_cnt/srst1 (to PinTfpClkP_c)
                  --------
                    0.185   (50.8% logic, 49.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_606:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     0.477 *L_R43C5.CLKOP to   R57C119B.CLK PinTfpClkP_c
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_607:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     0.477 *L_R43C5.CLKOP to   R57C119A.CLK PinTfpClkP_c
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.233ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_tim/bound_sr[3]  (from PinTfpClkP_c +)
   Destination:    FF         Data in        uDvi/U_gen_tim/bound_sr[4]  (to PinTfpClkP_c +)

   Delay:               0.185ns  (50.8% logic, 49.2% route), 1 logic levels.

 Constraint Details:

      0.185ns physical path delay uDvi/U_gen_tim/SLICE_616 to uDvi/U_gen_tim/SLICE_616 meets
     -0.048ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.048ns) by 0.233ns

 Physical Path Details:

      Data path uDvi/U_gen_tim/SLICE_616 to uDvi/U_gen_tim/SLICE_616:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R64C85A.CLK to     R64C85A.Q0 uDvi/U_gen_tim/SLICE_616 (from PinTfpClkP_c)
ROUTE         1     0.091     R64C85A.Q0 to     R64C85A.M1 uDvi/U_gen_tim/bound_sr[3] (to PinTfpClkP_c)
                  --------
                    0.185   (50.8% logic, 49.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_tim/SLICE_616:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     0.477 *L_R43C5.CLKOP to    R64C85A.CLK PinTfpClkP_c
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_tim/SLICE_616:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     0.477 *L_R43C5.CLKOP to    R64C85A.CLK PinTfpClkP_c
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.233ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_tim/bound_sr[0]  (from PinTfpClkP_c +)
   Destination:    FF         Data in        uDvi/U_gen_tim/bound_sr[1]  (to PinTfpClkP_c +)

   Delay:               0.185ns  (50.8% logic, 49.2% route), 1 logic levels.

 Constraint Details:

      0.185ns physical path delay uDvi/U_gen_tim/SLICE_615 to uDvi/U_gen_tim/SLICE_615 meets
     -0.048ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.048ns) by 0.233ns

 Physical Path Details:

      Data path uDvi/U_gen_tim/SLICE_615 to uDvi/U_gen_tim/SLICE_615:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094   R62C113B.CLK to    R62C113B.Q0 uDvi/U_gen_tim/SLICE_615 (from PinTfpClkP_c)
ROUTE         1     0.091    R62C113B.Q0 to    R62C113B.M1 uDvi/U_gen_tim/bound_sr[0] (to PinTfpClkP_c)
                  --------
                    0.185   (50.8% logic, 49.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_tim/SLICE_615:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     0.477 *L_R43C5.CLKOP to   R62C113B.CLK PinTfpClkP_c
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_tim/SLICE_615:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     0.477 *L_R43C5.CLKOP to   R62C113B.CLK PinTfpClkP_c
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.233ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_cnt/srst0  (from PinTfpClkP_c +)
   Destination:    FF         Data in        uDvi/U_gen_cnt/srst1  (to PinTfpClkP_c +)

   Delay:               0.185ns  (50.8% logic, 49.2% route), 1 logic levels.

 Constraint Details:

      0.185ns physical path delay uDvi/U_gen_cnt/SLICE_606 to uDvi/U_gen_cnt/SLICE_606 meets
     -0.048ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.048ns) by 0.233ns

 Physical Path Details:

      Data path uDvi/U_gen_cnt/SLICE_606 to uDvi/U_gen_cnt/SLICE_606:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094   R57C119B.CLK to    R57C119B.Q0 uDvi/U_gen_cnt/SLICE_606 (from PinTfpClkP_c)
ROUTE         1     0.091    R57C119B.Q0 to    R57C119B.M1 uDvi/U_gen_cnt/srst0 (to PinTfpClkP_c)
                  --------
                    0.185   (50.8% logic, 49.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_606:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     0.477 *L_R43C5.CLKOP to   R57C119B.CLK PinTfpClkP_c
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_606:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     0.477 *L_R43C5.CLKOP to   R57C119B.CLK PinTfpClkP_c
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.234ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_cnt/cnth[0]  (from PinTfpClkP_c +)
   Destination:    FF         Data in        uDvi/U_gen_cnt/cnth[0]  (to PinTfpClkP_c +)

   Delay:               0.223ns  (67.3% logic, 32.7% route), 2 logic levels.

 Constraint Details:

      0.223ns physical path delay uDvi/U_gen_cnt/SLICE_599 to uDvi/U_gen_cnt/SLICE_599 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.234ns

 Physical Path Details:

      Data path uDvi/U_gen_cnt/SLICE_599 to uDvi/U_gen_cnt/SLICE_599:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094   R49C120C.CLK to    R49C120C.Q0 uDvi/U_gen_cnt/SLICE_599 (from PinTfpClkP_c)
ROUTE         6     0.073    R49C120C.Q0 to    R49C120C.C0 uDvi/U_gen_cnt/cnth[0]
CTOF_DEL    ---     0.056    R49C120C.C0 to    R49C120C.F0 uDvi/U_gen_cnt/SLICE_599
ROUTE         1     0.000    R49C120C.F0 to   R49C120C.DI0 uDvi/U_gen_cnt/cnthd_0[0] (to PinTfpClkP_c)
                  --------
                    0.223   (67.3% logic, 32.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_599:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     0.477 *L_R43C5.CLKOP to   R49C120C.CLK PinTfpClkP_c
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_cnt/SLICE_599:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     0.477 *L_R43C5.CLKOP to   R49C120C.CLK PinTfpClkP_c
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_req/hs  (from PinTfpClkP_c +)
   Destination:    FF         Data in        uDvi/U_gen_req/req_row  (to PinTfpClkP_c +)

   Delay:               0.187ns  (50.3% logic, 49.7% route), 1 logic levels.

 Constraint Details:

      0.187ns physical path delay uDvi/U_gen_req/SLICE_613 to uDvi/U_gen_req/SLICE_541 meets
     -0.048ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.048ns) by 0.235ns

 Physical Path Details:

      Data path uDvi/U_gen_req/SLICE_613 to uDvi/U_gen_req/SLICE_541:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094   R64C115C.CLK to    R64C115C.Q0 uDvi/U_gen_req/SLICE_613 (from PinTfpClkP_c)
ROUTE         2     0.093    R64C115C.Q0 to    R64C115B.M0 uDvi/U_gen_req/hs (to PinTfpClkP_c)
                  --------
                    0.187   (50.3% logic, 49.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_req/SLICE_613:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     0.477 *L_R43C5.CLKOP to   R64C115C.CLK PinTfpClkP_c
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_req/SLICE_541:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     0.477 *L_R43C5.CLKOP to   R64C115B.CLK PinTfpClkP_c
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uDvi/U_gen_req/hs  (from PinTfpClkP_c +)
   Destination:    FF         Data in        uDvi/U_gen_req/hs0  (to PinTfpClkP_c +)

   Delay:               0.187ns  (50.3% logic, 49.7% route), 1 logic levels.

 Constraint Details:

      0.187ns physical path delay uDvi/U_gen_req/SLICE_613 to uDvi/U_gen_req/SLICE_613 meets
     -0.048ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.048ns) by 0.235ns

 Physical Path Details:

      Data path uDvi/U_gen_req/SLICE_613 to uDvi/U_gen_req/SLICE_613:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094   R64C115C.CLK to    R64C115C.Q0 uDvi/U_gen_req/SLICE_613 (from PinTfpClkP_c)
ROUTE         2     0.093    R64C115C.Q0 to    R64C115C.M1 uDvi/U_gen_req/hs (to PinTfpClkP_c)
                  --------
                    0.187   (50.3% logic, 49.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uDvi/U_gen_req/SLICE_613:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     0.477 *L_R43C5.CLKOP to   R64C115C.CLK PinTfpClkP_c
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uDvi/U_gen_req/SLICE_613:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     0.477 *L_R43C5.CLKOP to   R64C115C.CLK PinTfpClkP_c
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.242ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FCnt[8]  (from PinTfpClkP_c +)
   Destination:    FF         Data in        DatB_pipe_15  (to PinTfpClkP_c +)

   Delay:               0.231ns  (64.9% logic, 35.1% route), 2 logic levels.

 Constraint Details:

      0.231ns physical path delay SLICE_320 to SLICE_919 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.242ns

 Physical Path Details:

      Data path SLICE_320 to SLICE_919:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094   R81C117B.CLK to    R81C117B.Q1 SLICE_320 (from PinTfpClkP_c)
ROUTE         2     0.081    R81C117B.Q1 to    R81C117C.D0 FCnt[8]
CTOF_DEL    ---     0.056    R81C117C.D0 to    R81C117C.F0 SLICE_919
ROUTE         1     0.000    R81C117C.F0 to   R81C117C.DI0 N_20 (to PinTfpClkP_c)
                  --------
                    0.231   (64.9% logic, 35.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to SLICE_320:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     0.478 *L_R43C5.CLKOP to   R81C117B.CLK PinTfpClkP_c
                  --------
                    0.478   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to SLICE_919:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     0.478 *L_R43C5.CLKOP to   R81C117C.CLK PinTfpClkP_c
                  --------
                    0.478   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.272ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DatB_pipe_7  (from PinTfpClkP_c +)
   Destination:    FF         Data in        DviDat[0]  (to PinTfpClkP_c +)

   Delay:               0.261ns  (57.5% logic, 42.5% route), 2 logic levels.

 Constraint Details:

      0.261ns physical path delay SLICE_476 to SLICE_490 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.272ns

 Physical Path Details:

      Data path SLICE_476 to SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094   R83C116A.CLK to    R83C116A.Q0 SLICE_476 (from PinTfpClkP_c)
ROUTE         2     0.111    R83C116A.Q0 to    R83C115B.C0 DatB_pipe_7
CTOF_DEL    ---     0.056    R83C115B.C0 to    R83C115B.F0 SLICE_490
ROUTE         1     0.000    R83C115B.F0 to   R83C115B.DI0 DatB[0] (to PinTfpClkP_c)
                  --------
                    0.261   (57.5% logic, 42.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to SLICE_476:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     0.478 *L_R43C5.CLKOP to   R83C116A.CLK PinTfpClkP_c
                  --------
                    0.478   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       161     0.478 *L_R43C5.CLKOP to   R83C115B.CLK PinTfpClkP_c
                  --------
                    0.478   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "Clk50" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/sync.r_stackrff_4  (from Clk50 +)
   Destination:    FF         Data in        uForth/cpu1/sync.r_stackrff_4  (to Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay uForth/cpu1/SLICE_760 to uForth/cpu1/SLICE_760 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_760 to uForth/cpu1/SLICE_760:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R75C89B.CLK to     R75C89B.Q0 uForth/cpu1/SLICE_760 (from Clk50)
ROUTE         2     0.042     R75C89B.Q0 to     R75C89B.D0 uForth/cpu1/r_stackro_4
CTOF_DEL    ---     0.056     R75C89B.D0 to     R75C89B.F0 uForth/cpu1/SLICE_760
ROUTE         1     0.000     R75C89B.F0 to    R75C89B.DI0 uForth/cpu1/fb_0_52 (to Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_760:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     0.478 *L_R43C5.CLKOK to    R75C89B.CLK Clk50
                  --------
                    0.478   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_760:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     0.478 *L_R43C5.CLKOK to    R75C89B.CLK Clk50
                  --------
                    0.478   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/sync.r_stackrff_12  (from Clk50 +)
   Destination:    FF         Data in        uForth/cpu1/sync.r_stackrff_12  (to Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay uForth/cpu1/SLICE_764 to uForth/cpu1/SLICE_764 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_764 to uForth/cpu1/SLICE_764:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R77C87B.CLK to     R77C87B.Q0 uForth/cpu1/SLICE_764 (from Clk50)
ROUTE         2     0.042     R77C87B.Q0 to     R77C87B.D0 uForth/cpu1/r_stackro_12
CTOF_DEL    ---     0.056     R77C87B.D0 to     R77C87B.F0 uForth/cpu1/SLICE_764
ROUTE         1     0.000     R77C87B.F0 to    R77C87B.DI0 uForth/cpu1/fb_0_45 (to Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_764:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     0.478 *L_R43C5.CLKOK to    R77C87B.CLK Clk50
                  --------
                    0.478   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_764:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     0.478 *L_R43C5.CLKOK to    R77C87B.CLK Clk50
                  --------
                    0.478   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/sync.s_stackrff_6  (from Clk50 +)
   Destination:    FF         Data in        uForth/cpu1/sync.s_stackrff_6  (to Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay uForth/cpu1/SLICE_779 to uForth/cpu1/SLICE_779 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_779 to uForth/cpu1/SLICE_779:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094   R63C104B.CLK to    R63C104B.Q0 uForth/cpu1/SLICE_779 (from Clk50)
ROUTE         2     0.042    R63C104B.Q0 to    R63C104B.D0 uForth/cpu1/s_stackro_6
CTOF_DEL    ---     0.056    R63C104B.D0 to    R63C104B.F0 uForth/cpu1/SLICE_779
ROUTE         1     0.000    R63C104B.F0 to   R63C104B.DI0 uForth/cpu1/fb_0_22 (to Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_779:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     0.477 *L_R43C5.CLKOK to   R63C104B.CLK Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_779:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     0.477 *L_R43C5.CLKOK to   R63C104B.CLK Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/uart1/uRx/XDat[0]  (from Clk50 +)
   Destination:    FF         Data in        uForth/uart1/uRx/XDat[0]  (to Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay uForth/uart1/uRx/SLICE_843 to uForth/uart1/uRx/SLICE_843 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path uForth/uart1/uRx/SLICE_843 to uForth/uart1/uRx/SLICE_843:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R42C92B.CLK to     R42C92B.Q0 uForth/uart1/uRx/SLICE_843 (from Clk50)
ROUTE         2     0.042     R42C92B.Q0 to     R42C92B.D0 uForth/uart1/uRx/XDat[0]
CTOF_DEL    ---     0.056     R42C92B.D0 to     R42C92B.F0 uForth/uart1/uRx/SLICE_843
ROUTE         1     0.000     R42C92B.F0 to    R42C92B.DI0 uForth/uart1/uRx/N_23_i (to Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/uart1/uRx/SLICE_843:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     0.477 *L_R43C5.CLKOK to    R42C92B.CLK Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/uart1/uRx/SLICE_843:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     0.477 *L_R43C5.CLKOK to    R42C92B.CLK Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/sync.r_stackrff_30  (from Clk50 +)
   Destination:    FF         Data in        uForth/cpu1/sync.r_stackrff_30  (to Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay uForth/cpu1/SLICE_773 to uForth/cpu1/SLICE_773 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_773 to uForth/cpu1/SLICE_773:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R75C85A.CLK to     R75C85A.Q0 uForth/cpu1/SLICE_773 (from Clk50)
ROUTE         2     0.042     R75C85A.Q0 to     R75C85A.D0 uForth/cpu1/r_stackro_30
CTOF_DEL    ---     0.056     R75C85A.D0 to     R75C85A.F0 uForth/cpu1/SLICE_773
ROUTE         1     0.000     R75C85A.F0 to    R75C85A.DI0 uForth/cpu1/fb_0_35 (to Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_773:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     0.478 *L_R43C5.CLKOK to    R75C85A.CLK Clk50
                  --------
                    0.478   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_773:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     0.478 *L_R43C5.CLKOK to    R75C85A.CLK Clk50
                  --------
                    0.478   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/sync.r_stackrff_8  (from Clk50 +)
   Destination:    FF         Data in        uForth/cpu1/sync.r_stackrff_8  (to Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay uForth/cpu1/SLICE_762 to uForth/cpu1/SLICE_762 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_762 to uForth/cpu1/SLICE_762:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R75C88A.CLK to     R75C88A.Q0 uForth/cpu1/SLICE_762 (from Clk50)
ROUTE         2     0.042     R75C88A.Q0 to     R75C88A.D0 uForth/cpu1/r_stackro_8
CTOF_DEL    ---     0.056     R75C88A.D0 to     R75C88A.F0 uForth/cpu1/SLICE_762
ROUTE         1     0.000     R75C88A.F0 to    R75C88A.DI0 uForth/cpu1/fb_0_56 (to Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_762:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     0.478 *L_R43C5.CLKOK to    R75C88A.CLK Clk50
                  --------
                    0.478   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_762:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     0.478 *L_R43C5.CLKOK to    R75C88A.CLK Clk50
                  --------
                    0.478   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/sync.s_stackrff_22  (from Clk50 +)
   Destination:    FF         Data in        uForth/cpu1/sync.s_stackrff_22  (to Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay uForth/cpu1/SLICE_787 to uForth/cpu1/SLICE_787 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_787 to uForth/cpu1/SLICE_787:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094   R63C103B.CLK to    R63C103B.Q0 uForth/cpu1/SLICE_787 (from Clk50)
ROUTE         2     0.042    R63C103B.Q0 to    R63C103B.D0 uForth/cpu1/s_stackro_22
CTOF_DEL    ---     0.056    R63C103B.D0 to    R63C103B.F0 uForth/cpu1/SLICE_787
ROUTE         1     0.000    R63C103B.F0 to   R63C103B.DI0 uForth/cpu1/fb_0_8 (to Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_787:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     0.477 *L_R43C5.CLKOK to   R63C103B.CLK Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_787:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     0.477 *L_R43C5.CLKOK to   R63C103B.CLK Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uMaster/DeviceIdR[4]  (from Clk50 +)
   Destination:    FF         Data in        uMaster/DeviceIdR[4]  (to Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay uMaster/SLICE_858 to uMaster/SLICE_858 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path uMaster/SLICE_858 to uMaster/SLICE_858:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R49C88B.CLK to     R49C88B.Q0 uMaster/SLICE_858 (from Clk50)
ROUTE         4     0.042     R49C88B.Q0 to     R49C88B.D0 uMaster/DeviceIdR[4]
CTOF_DEL    ---     0.056     R49C88B.D0 to     R49C88B.F0 uMaster/SLICE_858
ROUTE         1     0.000     R49C88B.F0 to    R49C88B.DI0 uMaster/fb_0 (to Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uMaster/SLICE_858:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     0.477 *L_R43C5.CLKOK to    R49C88B.CLK Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uMaster/SLICE_858:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     0.477 *L_R43C5.CLKOK to    R49C88B.CLK Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/sync.r_stackrff_22  (from Clk50 +)
   Destination:    FF         Data in        uForth/cpu1/sync.r_stackrff_22  (to Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay uForth/cpu1/SLICE_769 to uForth/cpu1/SLICE_769 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_769 to uForth/cpu1/SLICE_769:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094    R74C86A.CLK to     R74C86A.Q0 uForth/cpu1/SLICE_769 (from Clk50)
ROUTE         2     0.042     R74C86A.Q0 to     R74C86A.D0 uForth/cpu1/r_stackro_22
CTOF_DEL    ---     0.056     R74C86A.D0 to     R74C86A.F0 uForth/cpu1/SLICE_769
ROUTE         1     0.000     R74C86A.F0 to    R74C86A.DI0 uForth/cpu1/fb_0_40 (to Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_769:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     0.478 *L_R43C5.CLKOK to    R74C86A.CLK Clk50
                  --------
                    0.478   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_769:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     0.478 *L_R43C5.CLKOK to    R74C86A.CLK Clk50
                  --------
                    0.478   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.203ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uForth/cpu1/sync.s_stackrff_30  (from Clk50 +)
   Destination:    FF         Data in        uForth/cpu1/sync.s_stackrff_30  (to Clk50 +)

   Delay:               0.192ns  (78.1% logic, 21.9% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay uForth/cpu1/SLICE_791 to uForth/cpu1/SLICE_791 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.203ns

 Physical Path Details:

      Data path uForth/cpu1/SLICE_791 to uForth/cpu1/SLICE_791:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.094   R64C105B.CLK to    R64C105B.Q0 uForth/cpu1/SLICE_791 (from Clk50)
ROUTE         2     0.042    R64C105B.Q0 to    R64C105B.D0 uForth/cpu1/s_stackro_30
CTOF_DEL    ---     0.056    R64C105B.D0 to    R64C105B.F0 uForth/cpu1/SLICE_791
ROUTE         1     0.000    R64C105B.F0 to   R64C105B.DI0 uForth/cpu1/fb_0_3 (to Clk50)
                  --------
                    0.192   (78.1% logic, 21.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_791:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     0.477 *L_R43C5.CLKOK to   R64C105B.CLK Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uPll/PLLInst_0 to uForth/cpu1/SLICE_791:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       511     0.477 *L_R43C5.CLKOK to   R64C105B.CLK Clk50
                  --------
                    0.477   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY PORT "PinClk125" 125.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "PinClk125_c" 125.000000  |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "PinTfpClkP_c" 100.000000 |             |             |
MHz ;                                   |     0.000 ns|     0.233 ns|   1  
                                        |             |             |
FREQUENCY NET "Clk50" 50.000000 MHz ;   |     0.000 ns|     0.203 ns|   2  
                                        |             |             |
FREQUENCY PORT "PinClk125" 125.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3438543 paths, 44 nets, and 12870 connections (92.45% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
