#notemd
# LM NNP Meeting

## Presentation Issues

  - Clock Routing
  - Need to present Warning/Error Numbers

## <span class="todo TODO">TODO</span> 

  - derate

## Learnt

# Place Opt

## Warning

``` tcl
set DONT_USE_FILE /proj/ATEPairChip/RELEASE/Training_Phase1/Data/dont_use/set_dont_use.tcl
source -e -v $DONT_USE_FILE
(...)
set_dont_use -power [get_lib_cells */*D20BWP*]
Warning: 'set_dont_use' command option '-power' is not supported. (UIC-039)
1
```

``` text
Warning: Ignore pin (cell BUFFD4BWP6T16P96CPD, pin VBB) on layer PW. (ZRT-030)
Warning: Ignore pin (cell BUFFD4BWP6T16P96CPD, pin VPP) on layer NW. (ZRT-030)
Warning: Ignore pin (cell BUFFD2BWP6T16P96CPD, pin VBB) on layer PW. (ZRT-030)
Warning: Ignore pin (cell BUFFD2BWP6T16P96CPD, pin VPP) on layer NW. (ZRT-030)
```

``` text
Warning: The global router sees net a2f/pipeline/accumulationPipeline/pipeline_0/n2532 having 1/2 blocked pins. (ZRT-127)
Warning: The global router sees the pin (a2f/pipeline/accumulationPipeline/pipeline_0/alchip132_dc Z) of net a2f/pipeline/accumulationPipeline/pipeline_0/n2534 as blocked and might route the net through the blockages. (ZRT-110)
```

``` text
Warning: Layer M0 pitch 0.084 may be too small: wire/via-down 0.084, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.080 may be too small: wire/via-down 0.080, wire/via-up 0.120. (ZRT-026)
Via on layer (VIA9) needs more than one tracks
```

## CTS

  - DC  
    decoupling clk
    
      - capacitance

<!-- end list -->

  - Failure of routing clocks is fixed by adding
    `*/CKLNQD1BWP6T16P96CPD` to `$CTS_LIB_CELL_PATTERN_LIST` in
    `icc2_pnr_setup.tcl`

<!-- end list -->

``` tcl
set TIE_LIB_CELL_PATTERN_LIST " \
*/TIEHBWP6T16P96CPD \
*/TIELBWP6T16P96CPD 
"

set HOLD_FIX_LIB_CELL_PATTERN_LIST " \
*/DELAD1BWP6T16P96CPD \
*/DELBD1BWP6T16P96CPD \
*/DELCD1BWP6T16P96CPD \
*/DELDD1BWP6T16P96CPD \
*/DELED1BWP6T16P96CPD \
*/BUFFD1BWP6T16P96CPD \
*/BUFFD2BWP6T16P96CPD \
*/BUFFD3BWP6T16P96CPD \
"

set CTS_LIB_CELL_PATTERN_LIST " \
*/DCCKND4BWP6T16P96CPD \
*/DCCKND6BWP6T16P96CPD \
*/DCCKND8BWP6T16P96CPD \
*/DCCKND10BWP6T16P96CPD \
*/DCCKND12BWP6T16P96CPD \
*/DCCKND14BWP6T16P96CPD \
*/DCCKND16BWP6T16P96CPD \
\
*/CKLNQD1BWP6T16P96CPD \
\
*/CKLNQD2BWP6T16P96CPD \
*/CKLNQD3BWP6T16P96CPD \
*/CKLNQD4BWP6T16P96CPD \
*/CKLNQD6BWP6T16P96CPD \
*/CKLNQD8BWP6T16P96CPD \
*/CKLNQD10BWP6T16P96CPD \
*/CKLNQD12BWP6T16P96CPD \
*/CKLNQD14BWP6T16P96CPD \
*/CKLNQD16BWP6T16P96CPD \
"
```

## Route_opt

``` text
Warning: The Bxb block contains invalid active fill. (NEX-058)

NEX-058
NAME
NEX-058 (warning) The %s block contains invalid active fill.

DESCRIPTION
This message occurs when RC extraction detects invalid active fill in a block. Invalid active fill can cause inaccurate RC extraction results.  

WHAT NEXT
None.
```

``` text
Warning: Net amem/arbiterImpl/mem_io_port_2_0_q_90_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net amem/arbiterImpl/mem_io_port_2_0_q_23_ has unused floating user-enter shapes. (ZRT-113)
```

# Layer Settings 4-Jul

## Place Opt Layer Settings

### Solution

``` tcl
if {$MIN_ROUTING_LAYER != "" && $MIN_ROUTING_LAYER != ""} {
    set_ignored_layers -min_routing_layer $MIN_ROUTING_LAYER -max_routing_layer $MAX_ROUTING_LAYER
}
```

### `set_ignored_layers`

  - **If you set the minimum routing layer for the design to a certain
    layer, this command automatically sets all the routing layers below
    this layer as fully blocked layers.**

<!-- end list -->

``` text
NAME
set_ignored_layers

Sets ignored routing layers for RC estimation and congestion analysis. This command can also set the minimum and maximum routing layers for the design.

-min_routing_layer min_name

Specifies the minimum routing layer for the design. The router respects this setting. To ensure that RC estimation and congestion analysis stay synchronized with the router, when you set this option, the tool marks all routing layers below the specified layer as fully blocked for RC and congestion estimation.

-max_routing_layer max_name

Specifies the maximum routing layer for the design. The router respects this setting. To ensure that RC estimation and congestion analysis stay synchronized with the router, when you set this option, the tool marks all routing layers above the specified layer as fully blocked for RC and congestion estimation.

-verbose

Displays verbose ignored layers information.

DESCRIPTION
This command sets the routing layers that are ignored during congestion analysis and RC estimation. You can use this command when you do not want to route nets on certain routing layers.

If you set the minimum and maximum routing layers for a design by using this command, the router respects these settings. If you set the minimum routing layer for the design to a certain layer, this command automatically sets all the routing layers below this layer as fully blocked layers. The same behavior also applies to the maximum routing layer setting.

A layer can be set as either ignored layer or minimum/maximum routing layer, congestion and rc value impact are similar but not identical. Minimum/maximum routing layer means the layer is fully blocked, ignored layer means not to use this layer for rc estimation and doesn't change the layer blockage directly.

The minimum and maximum routing layer settings work in conjunction with other tool controls. You can adjust the hardness of these constraints by setting the following application options:

route.common.net_min_layer_mode

route.common.net_max_layer_mode

route.common.number_of_vias_over_net_min_layer

route.common.number_of_vias_over_net_max_layer

For more information about these options, see the man pages.
```

``` text
Average gCell capacity  0.00     on layer (1)    M0
Average gCell capacity  0.70     on layer (2)    M1
Average gCell capacity  1.60     on layer (3)    M2
Average gCell capacity  3.98     on layer (4)    M3
Average gCell capacity  3.88     on layer (5)    M4
Average gCell capacity  7.20     on layer (6)    M5
Average gCell capacity  7.19     on layer (7)    M6
Average gCell capacity  7.20     on layer (8)    M7
Average gCell capacity  4.57     on layer (9)    M8
Average gCell capacity  4.57     on layer (10)   M9
Average gCell capacity  0.64     on layer (11)   M10
Average gCell capacity  0.64     on layer (12)   M11
Average gCell capacity  0.16     on layer (13)   AP
Average number of tracks per gCell 6.85  on layer (1)    M0
Average number of tracks per gCell 6.00  on layer (2)    M1
Average number of tracks per gCell 11.99     on layer (3)    M2
Average number of tracks per gCell 10.28     on layer (4)    M3
Average number of tracks per gCell 7.20  on layer (5)    M4
Average number of tracks per gCell 7.20  on layer (6)    M5
Average number of tracks per gCell 7.20  on layer (7)    M6
Average number of tracks per gCell 7.20  on layer (8)    M7
Average number of tracks per gCell 4.57  on layer (9)    M8
Average number of tracks per gCell 4.57  on layer (10)   M9
Average number of tracks per gCell 0.64  on layer (11)   M10
Average number of tracks per gCell 0.64  on layer (12)   M11
Average number of tracks per gCell 0.16  on layer (13)   AP
Number of gCells = 18057468
```

``` text
Average gCell capacity  0.00     on layer (1)    M0
Average gCell capacity  1.01     on layer (2)    M1
Average gCell capacity  3.61     on layer (3)    M2
Average gCell capacity  3.98     on layer (4)    M3
Average gCell capacity  3.88     on layer (5)    M4
Average gCell capacity  7.20     on layer (6)    M5
Average gCell capacity  7.19     on layer (7)    M6
Average gCell capacity  7.20     on layer (8)    M7
Average gCell capacity  4.57     on layer (9)    M8
Average gCell capacity  0.00     on layer (10)   M9
Average gCell capacity  0.00     on layer (11)   M10
Average gCell capacity  0.00     on layer (12)   M11
Average gCell capacity  0.00     on layer (13)   AP
Average number of tracks per gCell 6.85  on layer (1)    M0
Average number of tracks per gCell 6.00  on layer (2)    M1
Average number of tracks per gCell 11.99         on layer (3)    M2
Average number of tracks per gCell 10.28         on layer (4)    M3
Average number of tracks per gCell 7.20  on layer (5)    M4
Average number of tracks per gCell 7.20  on layer (6)    M5
Average number of tracks per gCell 7.20  on layer (7)    M6
Average number of tracks per gCell 7.20  on layer (8)    M7
Average number of tracks per gCell 4.57  on layer (9)    M8
Average number of tracks per gCell 4.57  on layer (10)   M9
Average number of tracks per gCell 0.64  on layer (11)   M10
Average number of tracks per gCell 0.64  on layer (12)   M11
Average number of tracks per gCell 0.16  on layer (13)   AP
Number of gCells = 18057468
```

## signoff_drc (07061526)

### Design Report

``` text
****************************************
Report : design
        -library
        -netlist
        -floorplan
        -routing
        -nosplit
Design : Bxb
Version: N-2017.09-SP4
Date   : Wed Jul  6 15:37:34 2022
****************************************
--------------------------------------------------------------------------------
                              LIBRARY INFORMATION
--------------------------------------------------------------------------------

Search path : ./rm_icc2_pnr_scripts ./rm_setup ./rm_user_scripts {} ./rm_user_scripts/N12_settings ./rm_icc2_pnr_scripts/write_data_for_etm ./rm_icc2_pnr_scripts/fm ./rm_icc2_pnr_scripts/pt_eco ./rm_icc2_pnr_scripts/example ./rm_icc2_pnr_scripts/write_data ./rm_icc2_pnr_scripts/route_auto ./rm_icc2_pnr_scripts/place_opt ./rm_icc2_pnr_scripts/clock_opt_cts ./rm_icc2_pnr_scripts/chip_finish ./rm_icc2_pnr_scripts/route_opt ./rm_icc2_pnr_scripts/signoff_drc ./rm_icc2_pnr_scripts/clock_opt_opto ./rm_icc2_pnr_scripts/pt_eco_incremental_2 ./rm_icc2_pnr_scripts/in_design_pnr_rail_analysis ./rm_icc2_pnr_scripts/pt_eco_incremental_1 ./rm_icc2_pnr_scripts/settings ./rm_icc2_pnr_scripts/init_design ./rm_icc2_pnr_scripts/report_qor .

Units : 
 No units found in lib

Tech file : /proj/ATEPairChip/WORK/abe/LM_NNP/lib12/TECH/EDA/synopsys/pr_techfile/tn12clpr001s1/1_0a/PR_tech/Synopsys/TechFile/Standard/VHV/N12_ICC2_11M_2Xa1Xd3Xe2Y2R_UTRDL_H384_CPODE_1.0a.tf

Number of active scenarios  = 4
Number of inactive scenarios    = 0

Total number of standard cells  = 1142

Total number of dont_use lib cells  = 730
Total number of dont_touch lib cells    = 285

Total number of buffers     = 83
Total number of inverters   = 77
Total number of flip-flops  = 212
Total number of latches     = 37
Total number of ICGs        = 88


Library : tech_only
  File path : /proj/ATEPairChip/RELEASE/Training_Phase1/Library/ndm_20210611a/tech_only.ndm

Library : tcbn12ffcllbwp6t16p96cpd_c_ccs
  File path : /proj/ATEPairChip/RELEASE/Training_Phase1/Library/ndm/tcbn12ffcllbwp6t16p96cpd_c_ccs.ndm
  Source .db libs :
    tcbn12ffcllbwp6t16p96cpdffgnp0p88v125c_ccs : /proj/ATEPairChip/WORK/abe/LM_NNP/lib12/SC/TSMCHOME/digital/Front_End/timing_power_noise/CCS/tcbn12ffcllbwp6t16p96cpd_120a/tcbn12ffcllbwp6t16p96cpdffgnp0p88v125c_ccs.db
    tcbn12ffcllbwp6t16p96cpdssgnp0p72vm40c_ccs : /proj/ATEPairChip/WORK/abe/LM_NNP/lib12/SC/TSMCHOME/digital/Front_End/timing_power_noise/CCS/tcbn12ffcllbwp6t16p96cpd_120a/tcbn12ffcllbwp6t16p96cpdssgnp0p72vm40c_ccs.db
    tcbn12ffcllbwp6t16p96cpdffgnp0p88vm40c_ccs : /proj/ATEPairChip/WORK/abe/LM_NNP/lib12/SC/TSMCHOME/digital/Front_End/timing_power_noise/CCS/tcbn12ffcllbwp6t16p96cpd_120a/tcbn12ffcllbwp6t16p96cpdffgnp0p88vm40c_ccs.db
    tcbn12ffcllbwp6t16p96cpdssgnp0p72v125c_ccs : /proj/ATEPairChip/WORK/abe/LM_NNP/lib12/SC/TSMCHOME/digital/Front_End/timing_power_noise/CCS/tcbn12ffcllbwp6t16p96cpd_120a/tcbn12ffcllbwp6t16p96cpdssgnp0p72v125c_ccs.db

--------------------------------------------------------------------------------
                              NETLIST INFORMATION
--------------------------------------------------------------------------------

CELL INSTANCE INFORMATION
-----------------------------------------------------------------------------
Cell Instance Type          Count % of         Area  % of siteAreaPerSite
                                  total             total
-----------------------------------------------------------------------------
TOTAL LEAF CELLS           225984  100   388136.025   100 unit:10534747  

  Standard cells           225960   99   106467.766    27 unit:2888123  
  Filler cells                  0    0        0.000     0 
  Diode cells                   0    0        0.000     0 
  Hard macro cells             24    0   281668.259    72 unit:7646624  
  Soft macro cells              0    0        0.000     0 
    Black box cells             0    0        0.000     0 
  Analog block cells            0    0        0.000     0 
  Pad cells                     0    0        0.000     0 
    Flip-chip pad cells         0    0        0.000     0 
  Cover cells                   0    0        0.000     0 
  Flip-chip driver cells        0    0        0.000     0 
  Corner pad cells              0    0        0.000     0 
  Pad spacer cells              0    0        0.000     0 
  Others                        0    0        0.000     0 

Special cells               27185   12     4008.591     1 unit:108740  
  Level shifter                 0    0        0.000     0 
  Isolation                     0    0        0.000     0 
  Switch                        0    0        0.000     0 
  Always on                     0    0        0.000     0 
  Retention                     0    0        0.000     0 
  Tie off                   27185   12     4008.591     1 unit:108740  

LVT                             0    0        0.000     0 
HVT                             0    0        0.000     0 
Normal VT                       0    0        0.000     0 
Others                     225984  100   388136.025   100 unit:10534747  

Netlist cells              225984  100   388136.025   100 unit:10534747  
Physical only                   0    0        0.000     0 

Fixed cells                    24    0   281668.259    72 unit:7646624  
Moveable cells             225960   99   106467.766    27 unit:2888123  

Combinational              147869   65    37487.112     9 unit:1016903  
Sequential                  78115   34   350648.913    90 unit:9517844  
Others                          0    0        0.000     0 

Buffer                       4764    2     1431.319     0 unit:38827  
Inverter                    18320    8     4315.189     1 unit:117057  
Buffer/inverter             23084   10     5746.508     1 unit:155884  

Spare cells                     2    0        2.507     0 unit:68  
ICG cells                    2177    0     1732.829     0 unit:47006  
Flip-flop cells             75938   33   348916.083    89 unit:9470838  
Latch cells                     0    0        0.000     0 
Antenna cells                   0    0        0.000     0 

Mux logic                     435    0      147.235     0 unit:3994  
Double height                   0    0        0.000     0 
Triple height                   0    0        0.000     0 
More than triple height         0    0        0.000     0 

Logic Hierarchies          2556

REFERENCE DESIGN INFORMATION
----------------------------------------------------------------------------------------------
Number of reference designs used:242  
----------------------------------------------------------------------------------------------
Name           Type          Count     Width    Height        Area   PinDens SiteName siteArea
----------------------------------------------------------------------------------------------
SDFQD1BWP6T16P96CPD lib_cell 74378      2.30      0.38       0.885    10.173 unit           24
TIELBWP6T16P96CPD lib_cell   27122      0.38      0.38       0.147    33.908 unit            4
XOR2D1BWP6T16P96CPD lib_cell 10960      0.86      0.38       0.332    21.099 unit            9
AOI22EEQVZD1BWP6T16P96CPD lib_cell 10643      0.58      0.38       0.221    40.690 unit      6
AOI22D1BWP6T16P96CPD lib_cell 9379      0.48      0.38       0.184    48.828 unit            5
AO22D1BWP6T16P96CPD lib_cell  9272      0.67      0.38       0.258    34.877 unit            7
INVD2BWP6T16P96CPD lib_cell   6132      0.29      0.38       0.111    54.253 unit            3
FA1D1BWP6T16P96CPD lib_cell   5913      1.82      0.38       0.700    12.850 unit           19
AN2D1BWP6T16P96CPD lib_cell   4870      0.38      0.38       0.147    47.472 unit            4
XNR2D1BWP6T16P96CPD lib_cell  4672      0.86      0.38       0.332    21.099 unit            9
INVEEQVZD2BWP6T16P96CPD lib_cell 3619      0.29      0.38       0.111    54.253 unit         3
ND4EEQVZD1BWP6T16P96CPD lib_cell 3201      0.48      0.38       0.184    48.828 unit         5
NR2EEQVZD1BWP6T16P96CPD lib_cell 2748      0.29      0.38       0.111    63.296 unit         3
MAOI22D1BWP6T16P96CPD lib_cell 2350      0.67      0.38       0.258    34.877 unit           7
MOAI22D1BWP6T16P96CPD lib_cell 2305      0.67      0.38       0.258    34.877 unit           7
INR2D1BWP6T16P96CPD lib_cell  2140      0.38      0.38       0.147    47.472 unit            4
INR4D1BWP6T16P96CPD lib_cell  2079      0.58      0.38       0.221    40.690 unit            6
INVD6BWP6T16P96CPD lib_cell   1953      0.67      0.38       0.258    23.251 unit            7
ND2D2BWP6T16P96CPD lib_cell   1874      0.48      0.38       0.184    37.977 unit            5
AO22D4BWP6T16P96CPD lib_cell  1857      0.96      0.38       0.369    24.414 unit           10
AO22D2BWP6T16P96CPD lib_cell  1644      0.77      0.38       0.295    30.518 unit            8
INVD16BWP6T16P96CPD lib_cell  1621      1.63      0.38       0.627     9.574 unit           17
BUFFD2BWP6T16P96CPD lib_cell  1526      0.38      0.38       0.147    40.690 unit            4
IAO21EEQVZD1BWP6T16P96CPD lib_cell 1513      0.48      0.38       0.184    43.403 unit       5
IND2D1BWP6T16P96CPD lib_cell  1368      0.38      0.38       0.147    47.472 unit            4
SDFQD2BWP6T16P96CPD lib_cell  1181      2.40      0.38       0.922     9.766 unit           25
IOA21EEQVZD1BWP6T16P96CPD lib_cell 1127      0.48      0.38       0.184    43.403 unit       5
OR2D1BWP6T16P96CPD lib_cell   1067      0.38      0.38       0.147    47.472 unit            4
CKLNQD8BWP6T16P96CPD lib_cell 1065      2.40      0.38       0.922     9.766 unit           25
INVD3BWP6T16P96CPD lib_cell   1042      0.38      0.38       0.147    40.690 unit            4
OAOI211D1BWP6T16P96CPD lib_cell 984      0.58      0.38       0.221    40.690 unit           6
DCCKND4BWP6T16P96CPD lib_cell  821      0.96      0.38       0.369    16.276 unit           10
AOAI211D1BWP6T16P96CPD lib_cell 804      0.58      0.38       0.221    40.690 unit           6
BUFFD6BWP6T16P96CPD lib_cell   733      0.86      0.38       0.332    18.084 unit            9
AO22D6BWP6T16P96CPD lib_cell   708      1.54      0.38       0.590    15.259 unit           16
INVD8BWP6T16P96CPD lib_cell    668      0.86      0.38       0.332    18.084 unit            9
AOI211EEQVZD1BWP6T16P96CPD lib_cell 643      0.48      0.38       0.184    48.828 unit       5
CKLNQD3BWP6T16P96CPD lib_cell  634      1.73      0.38       0.664    13.563 unit           18
INVD4BWP6T16P96CPD lib_cell    594      0.48      0.38       0.184    32.552 unit            5
ND4D2BWP6T16P96CPD lib_cell    563      1.06      0.38       0.406    22.195 unit           11
BUFFD1BWP6T16P96CPD lib_cell   544      0.38      0.38       0.147    40.690 unit            4
BUFFD4BWP6T16P96CPD lib_cell   519      0.58      0.38       0.221    27.127 unit            6
AOI31D1BWP6T16P96CPD lib_cell  506      0.48      0.38       0.184    48.828 unit            5
BUFFD16BWP6T16P96CPD lib_cell  500      2.21      0.38       0.848     7.077 unit           23
INVD12BWP6T16P96CPD lib_cell   452      1.25      0.38       0.479    12.520 unit           13
INVD10BWP6T16P96CPD lib_cell   447      1.06      0.38       0.406    14.796 unit           11
NR3D1BWP6T16P96CPD lib_cell    425      0.38      0.38       0.147    54.253 unit            4
NR2EEQVZD2BWP6T16P96CPD lib_cell 425      0.48      0.38       0.184    37.977 unit          5
MUX2D1BWP6T16P96CPD lib_cell   417      0.86      0.38       0.332    24.113 unit            9
INVEEQVZD4BWP6T16P96CPD lib_cell 399      0.48      0.38       0.184    32.552 unit          5
INR2D4BWP6T16P96CPD lib_cell   394      1.06      0.38       0.406    17.262 unit           11
ND2D4BWP6T16P96CPD lib_cell    393      0.86      0.38       0.332    21.099 unit            9
ND3D1BWP6T16P96CPD lib_cell    383      0.38      0.38       0.147    54.253 unit            4
NR4EEQVZD1BWP6T16P96CPD lib_cell 370      0.48      0.38       0.184    48.828 unit          5
ND2EEQVZD2BWP6T16P96CPD lib_cell 360      0.48      0.38       0.184    37.977 unit          5
AOI22D2BWP6T16P96CPD lib_cell  340      0.86      0.38       0.332    27.127 unit            9
SDFQD4BWP6T16P96CPD lib_cell   339      2.59      0.38       0.995     9.042 unit           27
FCICOND1BWP6T16P96CPD lib_cell 336      0.67      0.38       0.258    31.002 unit            7
INR2D2BWP6T16P96CPD lib_cell   313      0.58      0.38       0.221    31.648 unit            6
FA1D4BWP6T16P96CPD lib_cell    313      3.17      0.38       1.217     7.398 unit           33
FCICOD2BWP6T16P96CPD lib_cell  282      0.86      0.38       0.332    24.113 unit            9
NR2D4BWP6T16P96CPD lib_cell    282      0.86      0.38       0.332    21.099 unit            9
BUFFD3BWP6T16P96CPD lib_cell   273      0.48      0.38       0.184    32.552 unit            5
IOAI21D1BWP6T16P96CPD lib_cell 260      0.58      0.38       0.221    36.169 unit            6
BUFFD8BWP6T16P96CPD lib_cell   236      1.15      0.38       0.442    13.563 unit           12
IND3EEQVZD1BWP6T16P96CPD lib_cell 234      0.48      0.38       0.184    43.403 unit         5
NR4D4BWP6T16P96CPD lib_cell    229      1.82      0.38       0.700    12.850 unit           19
IND2D2BWP6T16P96CPD lib_cell   227      0.58      0.38       0.221    31.648 unit            6
AN2D2BWP6T16P96CPD lib_cell    227      0.48      0.38       0.184    37.977 unit            5
NR4D2BWP6T16P96CPD lib_cell    217      1.06      0.38       0.406    22.195 unit           11
BUFFD10BWP6T16P96CPD lib_cell  211      1.44      0.38       0.553    10.851 unit           15
OAI21D4BWP6T16P96CPD lib_cell  199      1.25      0.38       0.479    16.693 unit           13
AN2D4BWP6T16P96CPD lib_cell    194      0.96      0.38       0.369    18.989 unit           10
IAO22D1BWP6T16P96CPD lib_cell  189      0.77      0.38       0.295    30.518 unit            8
ND2D6BWP6T16P96CPD lib_cell    187      1.25      0.38       0.479    14.607 unit           13
XOR2D2BWP6T16P96CPD lib_cell   185      0.96      0.38       0.369    18.989 unit           10
CKLNQD2BWP6T16P96CPD lib_cell  177      1.63      0.38       0.627    14.361 unit           17
DCCKND6BWP6T16P96CPD lib_cell  175      1.34      0.38       0.516    11.626 unit           14
FA1D2BWP6T16P96CPD lib_cell    171      2.02      0.38       0.774    11.626 unit           21
AOI21D4BWP6T16P96CPD lib_cell  170      1.25      0.38       0.479    16.693 unit           13
NR2D3BWP6T16P96CPD lib_cell    169      0.67      0.38       0.258    27.127 unit            7
ND3D2BWP6T16P96CPD lib_cell    159      0.67      0.38       0.258    31.002 unit            7
CKLNQD1BWP6T16P96CPD lib_cell  149      1.54      0.38       0.590    15.259 unit           16
BUFFEEQVZD3BWP6T16P96CPD lib_cell 147      0.48      0.38       0.184    32.552 unit         5
NR3D2BWP6T16P96CPD lib_cell    140      0.67      0.38       0.258    31.002 unit            7
XOR3D1BWP6T16P96CPD lib_cell   138      1.73      0.38       0.664    12.056 unit           18
DCCKND8BWP6T16P96CPD lib_cell  138      1.73      0.38       0.664     9.042 unit           18
OA21D1BWP6T16P96CPD lib_cell   135      0.58      0.38       0.221    36.169 unit            6
OAI21D2BWP6T16P96CPD lib_cell  132      0.67      0.38       0.258    31.002 unit            7
AOI21EEQVZD1BWP6T16P96CPD lib_cell 130      0.48      0.38       0.184    43.403 unit        5
IND2D4BWP6T16P96CPD lib_cell   125      1.06      0.38       0.406    17.262 unit           11
HA1D1BWP6T16P96CPD lib_cell    118      1.54      0.38       0.590    13.563 unit           16
AOAI211D2BWP6T16P96CPD lib_cell 114      1.06      0.38       0.406    22.195 unit          11
ND2D3BWP6T16P96CPD lib_cell    110      0.67      0.38       0.258    27.127 unit            7
AO21D1BWP6T16P96CPD lib_cell   106      0.58      0.38       0.221    36.169 unit            6
OAOI211D2BWP6T16P96CPD lib_cell 103      1.06      0.38       0.406    22.195 unit          11
HA1D4BWP6T16P96CPD lib_cell    101      2.40      0.38       0.922     8.681 unit           25
DCCKND16BWP6T16P96CPD lib_cell  97      3.26      0.38       1.253     4.787 unit           34
IOA21D2BWP6T16P96CPD lib_cell   97      0.77      0.38       0.295    27.127 unit            8
AOI22D4BWP6T16P96CPD lib_cell   96      1.73      0.38       0.664    13.563 unit           18
AOI211D2BWP6T16P96CPD lib_cell  91      0.96      0.38       0.369    24.414 unit           10
AN2EEQVZD2BWP6T16P96CPD lib_cell 91      0.48      0.38       0.184    37.977 unit           5
FA1D6BWP6T16P96CPD lib_cell     89      4.42      0.38       1.696     5.307 unit           46
IOA21D1BWP6T16P96CPD lib_cell   86      0.48      0.38       0.184    43.403 unit            5
NR2D6BWP6T16P96CPD lib_cell     85      1.25      0.38       0.479    14.607 unit           13
XOR3D2BWP6T16P96CPD lib_cell    84      1.82      0.38       0.700    11.422 unit           19
OR2EEQVZD2BWP6T16P96CPD lib_cell 79      0.48      0.38       0.184    37.977 unit           5
AOI31D2BWP6T16P96CPD lib_cell   79      0.96      0.38       0.369    24.414 unit           10
HA1D2BWP6T16P96CPD lib_cell     74      1.73      0.38       0.664    12.056 unit           18
AOI21D8BWP6T16P96CPD lib_cell   71      2.50      0.38       0.958     8.347 unit           26
AN4D1BWP6T16P96CPD lib_cell     70      0.58      0.38       0.221    40.690 unit            6
ND3D4BWP6T16P96CPD lib_cell     70      1.25      0.38       0.479    16.693 unit           13
BUFFD12BWP6T16P96CPD lib_cell   69      1.63      0.38       0.627     9.574 unit           17
CKLNQD4BWP6T16P96CPD lib_cell   67      2.02      0.38       0.774    11.626 unit           21
OR2D4BWP6T16P96CPD lib_cell     65      0.96      0.38       0.369    18.989 unit           10
IIND4D1BWP6T16P96CPD lib_cell   64      0.77      0.38       0.295    30.518 unit            8
IOA22D2BWP6T16P96CPD lib_cell   64      0.96      0.38       0.369    24.414 unit           10
TIEHBWP6T16P96CPD lib_cell      63      0.38      0.38       0.147    33.908 unit            4
OA22D1BWP6T16P96CPD lib_cell    63      0.67      0.38       0.258    34.877 unit            7
CKLNQD6BWP6T16P96CPD lib_cell   63      2.21      0.38       0.848    10.615 unit           23
INR3D1BWP6T16P96CPD lib_cell    62      0.48      0.38       0.184    43.403 unit            5
NR3D4BWP6T16P96CPD lib_cell     61      1.25      0.38       0.479    16.693 unit           13
OR2D2BWP6T16P96CPD lib_cell     59      0.48      0.38       0.184    37.977 unit            5
OAI21D8BWP6T16P96CPD lib_cell   58      2.50      0.38       0.958     8.347 unit           26
DCCKND12BWP6T16P96CPD lib_cell  56      2.50      0.38       0.958     6.260 unit           26
DCCKND10BWP6T16P96CPD lib_cell  55      2.11      0.38       0.811     7.398 unit           22
ND4D4BWP6T16P96CPD lib_cell     51      1.82      0.38       0.700    12.850 unit           19
AOI21D2BWP6T16P96CPD lib_cell   51      0.67      0.38       0.258    31.002 unit            7
DCCKND14BWP6T16P96CPD lib_cell  51      2.88      0.38       1.106     5.425 unit           30
NR2D2BWP6T16P96CPD lib_cell     49      0.48      0.38       0.184    37.977 unit            5
IOA22D1BWP6T16P96CPD lib_cell   47      0.77      0.38       0.295    30.518 unit            8
IOA21D4BWP6T16P96CPD lib_cell   47      1.34      0.38       0.516    15.501 unit           14
IAO21D1BWP6T16P96CPD lib_cell   42      0.48      0.38       0.184    43.403 unit            5
INR2D8BWP6T16P96CPD lib_cell    38      1.92      0.38       0.737     9.494 unit           20
ND3D8BWP6T16P96CPD lib_cell     36      2.50      0.38       0.958     8.347 unit           26
NR2D1BWP6T16P96CPD lib_cell     36      0.29      0.38       0.111    63.296 unit            3
OR4D1BWP6T16P96CPD lib_cell     35      0.58      0.38       0.221    40.690 unit            6
ND2D8BWP6T16P96CPD lib_cell     34      1.63      0.38       0.627    11.170 unit           17
AOI31D4BWP6T16P96CPD lib_cell   34      1.82      0.38       0.700    12.850 unit           19
AOI31EEQVZD1BWP6T16P96CPD lib_cell 32      0.48      0.38       0.184    48.828 unit         5
NR2D8BWP6T16P96CPD lib_cell     31      1.63      0.38       0.627    11.170 unit           17
XOR2D4BWP6T16P96CPD lib_cell    29      1.73      0.38       0.664    10.549 unit           18
IND2D8BWP6T16P96CPD lib_cell    27      1.92      0.38       0.737     9.494 unit           20
XNR2D2BWP6T16P96CPD lib_cell    27      0.96      0.38       0.369    18.989 unit           10
INR4D2BWP6T16P96CPD lib_cell    25      0.96      0.38       0.369    24.414 unit           10
NR2D10BWP6T16P96CPD lib_cell    25      2.02      0.38       0.774     9.042 unit           21
IND4D1BWP6T16P96CPD lib_cell    23      0.58      0.38       0.221    40.690 unit            6
MAOI22D2BWP6T16P96CPD lib_cell  22      1.06      0.38       0.406    22.195 unit           11
AOI21D1BWP6T16P96CPD lib_cell   20      0.48      0.38       0.184    43.403 unit            5
INR2D12BWP6T16P96CPD lib_cell   20      2.78      0.38       1.069     6.548 unit           29
TS1N12FFCLLSBSVTD1024X128M4S macro 20     62.01    211.06   13088.427     0.021
AOAI211D4BWP6T16P96CPD lib_cell 19      1.73      0.38       0.664    13.563 unit           18
AOI211D4BWP6T16P96CPD lib_cell  19      1.73      0.38       0.664    13.563 unit           18
IND3D1BWP6T16P96CPD lib_cell    18      0.48      0.38       0.184    43.403 unit            5
AOI32D1BWP6T16P96CPD lib_cell   17      0.67      0.38       0.258    38.752 unit            7
AN3D1BWP6T16P96CPD lib_cell     17      0.58      0.38       0.221    36.169 unit            6
IAO22D2BWP6T16P96CPD lib_cell   16      0.96      0.38       0.369    24.414 unit           10
SDFQD6BWP6T16P96CPD lib_cell    16      2.78      0.38       1.069     8.419 unit           29
IAO21D2BWP6T16P96CPD lib_cell   16      0.77      0.38       0.295    27.127 unit            8
AN2D8BWP6T16P96CPD lib_cell     15      1.54      0.38       0.590    11.868 unit           16
INR3EEQVZD1BWP6T16P96CPD lib_cell 14      0.48      0.38       0.184    43.403 unit          5
IND3D2BWP6T16P96CPD lib_cell    13      0.77      0.38       0.295    27.127 unit            8
MUX2D2BWP6T16P96CPD lib_cell    13      0.96      0.38       0.369    21.701 unit           10
INR3D4BWP6T16P96CPD lib_cell    13      1.44      0.38       0.553    14.468 unit           15
IAOI21D1BWP6T16P96CPD lib_cell  12      0.58      0.38       0.221    36.169 unit            6
IOAI21D2BWP6T16P96CPD lib_cell  11      0.86      0.38       0.332    24.113 unit            9
NR3D8BWP6T16P96CPD lib_cell     11      2.50      0.38       0.958     8.347 unit           26
IND4D2BWP6T16P96CPD lib_cell    10      0.96      0.38       0.369    24.414 unit           10
NR2D12BWP6T16P96CPD lib_cell    10      2.40      0.38       0.922     7.595 unit           25
OAOI211D4BWP6T16P96CPD lib_cell 10      1.73      0.38       0.664    13.563 unit           18
ND2D16BWP6T16P96CPD lib_cell     9      3.17      0.38       1.217     5.754 unit           33
ND3D12BWP6T16P96CPD lib_cell     9      3.65      0.38       1.401     5.711 unit           38
INR3D2BWP6T16P96CPD lib_cell     9      0.77      0.38       0.295    27.127 unit            8
IND4D4BWP6T16P96CPD lib_cell     9      1.92      0.38       0.737    12.207 unit           20
AOI221D1BWP6T16P96CPD lib_cell   8      0.77      0.38       0.295    33.908 unit            8
IND3D4BWP6T16P96CPD lib_cell     8      1.44      0.38       0.553    14.468 unit           15
ND4D1BWP6T16P96CPD lib_cell      8      0.48      0.38       0.184    48.828 unit            5
IOA22D4BWP6T16P96CPD lib_cell    7      1.73      0.38       0.664    13.563 unit           18
OR2D8BWP6T16P96CPD lib_cell      7      1.54      0.38       0.590    11.868 unit           16
CKLNQD10BWP6T16P96CPD lib_cell   7      2.78      0.38       1.069     8.419 unit           29
CKLNQD12BWP6T16P96CPD lib_cell   7      2.98      0.38       1.143     7.876 unit           31
IOA21D6BWP6T16P96CPD lib_cell    6      1.73      0.38       0.664    12.056 unit           18
CKLNQD16BWP6T16P96CPD lib_cell   6      3.65      0.38       1.401     6.425 unit           38
AO21D4BWP6T16P96CPD lib_cell     6      1.15      0.38       0.442    18.084 unit           12
ND2D12BWP6T16P96CPD lib_cell     6      2.40      0.38       0.922     7.595 unit           25
DELBD1BWP6T16P96CPD lib_cell     5      0.96      0.38       0.369    16.276 unit           10
FCICOND2BWP6T16P96CPD lib_cell   5      1.34      0.38       0.516    15.501 unit           14
AN4D2BWP6T16P96CPD lib_cell      5      0.67      0.38       0.258    34.877 unit            7
ND2D10BWP6T16P96CPD lib_cell     5      2.02      0.38       0.774     9.042 unit           21
NR2D16BWP6T16P96CPD lib_cell     5      3.17      0.38       1.217     5.754 unit           33
OR3D1BWP6T16P96CPD lib_cell      4      0.58      0.38       0.221    36.169 unit            6
OR2D12BWP6T16P96CPD lib_cell     4      2.02      0.38       0.774     9.042 unit           21
AOI22D8BWP6T16P96CPD lib_cell    4      3.26      0.38       1.253     7.181 unit           34
NR4D8BWP6T16P96CPD lib_cell      4      3.26      0.38       1.253     7.181 unit           34
IND4D6BWP6T16P96CPD lib_cell     4      2.69      0.38       1.032     8.719 unit           28
AO21D2BWP6T16P96CPD lib_cell     4      0.67      0.38       0.258    31.002 unit            7
INR4D4BWP6T16P96CPD lib_cell     4      1.92      0.38       0.737    12.207 unit           20
IND2D12BWP6T16P96CPD lib_cell    4      2.78      0.38       1.069     6.548 unit           29
MUX2D4BWP6T16P96CPD lib_cell     3      1.63      0.38       0.627    12.766 unit           17
IINR3D1BWP6T16P96CPD lib_cell    3      0.67      0.38       0.258    31.002 unit            7
OR3D2BWP6T16P96CPD lib_cell      3      0.67      0.38       0.258    31.002 unit            7
OR4D4BWP6T16P96CPD lib_cell      3      1.25      0.38       0.479    18.780 unit           13
AOI31D6BWP6T16P96CPD lib_cell    3      2.59      0.38       0.995     9.042 unit           27
AN3D2BWP6T16P96CPD lib_cell      3      0.67      0.38       0.258    31.002 unit            7
AOAI211D6BWP6T16P96CPD lib_cell  3      2.50      0.38       0.958     9.390 unit           26
INR3D12BWP6T16P96CPD lib_cell    3      3.94      0.38       1.511     5.293 unit           41
IAO21D4BWP6T16P96CPD lib_cell    3      1.34      0.38       0.516    15.501 unit           14
AN2D12BWP6T16P96CPD lib_cell     3      2.02      0.38       0.774     9.042 unit           21
AN4D4BWP6T16P96CPD lib_cell      2      1.25      0.38       0.479    18.780 unit           13
INR3D8BWP6T16P96CPD lib_cell     2      2.69      0.38       1.032     7.750 unit           28
AOI221D2BWP6T16P96CPD lib_cell   2      1.25      0.38       0.479    20.867 unit           13
MUX2D8BWP6T16P96CPD lib_cell     2      2.88      0.38       1.106     7.234 unit           30
AOI32D2BWP6T16P96CPD lib_cell    2      1.15      0.38       0.442    22.606 unit           12
IIND3D1BWP6T16P96CPD lib_cell    2      0.67      0.38       0.258    31.002 unit            7
TS1N12FFCLLSBSVTD1024X64M4S macro 2     62.01    112.75    6992.203     0.021
TS1N12FFCLLSBSVTD512X40M4S macro 2     38.97     75.89    2957.659     0.033
CKLNQD14BWP6T16P96CPD lib_cell   2      3.46      0.38       1.327     6.782 unit           36
IINR4D6BWP6T16P96CPD lib_cell    2      2.88      0.38       1.106     8.138 unit           30
OAI211D2BWP6T16P96CPD lib_cell   2      0.96      0.38       0.369    24.414 unit           10
ND3D16BWP6T16P96CPD lib_cell     2      4.80      0.38       1.843     4.340 unit           50
MOAI22D4BWP6T16P96CPD lib_cell   2      2.21      0.38       0.848    10.615 unit           23
OAOI211D6BWP6T16P96CPD lib_cell  2      2.50      0.38       0.958     9.390 unit           26
AN3D4BWP6T16P96CPD lib_cell      1      1.15      0.38       0.442    18.084 unit           12
NR3D12BWP6T16P96CPD lib_cell     1      3.65      0.38       1.401     5.711 unit           38
AOI211D12BWP6T16P96CPD lib_cell  1      4.80      0.38       1.843     4.883 unit           50
OR2D16BWP6T16P96CPD lib_cell     1      2.69      0.38       1.032     6.782 unit           28
IOAI21D6BWP6T16P96CPD lib_cell   1      2.11      0.38       0.811     9.864 unit           22
NR4D1BWP6T16P96CPD lib_cell      1      0.48      0.38       0.184    48.828 unit            5
IINR3D2BWP6T16P96CPD lib_cell    1      0.96      0.38       0.369    21.701 unit           10
DELCD1BWP6T16P96CPD lib_cell     1      1.54      0.38       0.590    10.173 unit           16
OAI21D12BWP6T16P96CPD lib_cell   1      3.65      0.38       1.401     5.711 unit           38
AOI21D12BWP6T16P96CPD lib_cell   1      3.65      0.38       1.401     5.711 unit           38
IIND3D2BWP6T16P96CPD lib_cell    1      0.96      0.38       0.369    21.701 unit           10
XOR2D12BWP6T16P96CPD lib_cell    1      3.74      0.38       1.438     4.869 unit           39
IINR4D4BWP6T16P96CPD lib_cell    1      2.11      0.38       0.811    11.097 unit           22
OR4D2BWP6T16P96CPD lib_cell      1      0.67      0.38       0.258    34.877 unit            7
MAOI22D6BWP6T16P96CPD lib_cell   1      3.17      0.38       1.217     7.398 unit           33
OA21D2BWP6T16P96CPD lib_cell     1      0.67      0.38       0.258    31.002 unit            7
XNR2D4BWP6T16P96CPD lib_cell     1      1.73      0.38       0.664    10.549 unit           18
IOAI21D4BWP6T16P96CPD lib_cell   1      1.54      0.38       0.590    13.563 unit           16
IAO22D6BWP6T16P96CPD lib_cell    1      2.40      0.38       0.922     9.766 unit           25
OA22D2BWP6T16P96CPD lib_cell     1      0.77      0.38       0.295    30.518 unit            8

NET INFORMATION
------------------------------------------------------------------
NetType                 Count FloatingNets         Vias Nets/Cells
------------------------------------------------------------------
Total                  236577          403      2715862      1.047
Signal                 233006          403      2339873      1.031
Power                       1            0            0      0.000
Ground                      1            0            0      0.000
Analog Signal               0            0            0      0.000
Analog Ground               0            0            0      0.000
Analog Power                0            0            0      0.000
Clock                    3569            0       375989      0.016
Tie Low                     0            0            0      0.000
Tie High                    0            0            0      0.000
Others                      0            0            0      0.000

NET FANOUT AND PIN COUNT INFORMATION
---------------------------------------------------
Fanout        Netcount     netPinCount     NetCount
---------------------------------------------------
<2              136757     <2                   403
2                46596     2                 136354
3                16635     3                  46596
4                 6772     4                  16635
5                 2900     5                   6772
6-10             19214     6-10               21960
11-20             2660     11-20               2452
21-30             3008     21-30               3104
31-50             2033     31-50               2299
51-100               0     51-100                 0
101-500              0     101-500                0
501-1000             0     501-1000               0
>1000                2     >1000                  2

PORT AND PIN INFORMATION
------------------------------------------------------------------------------
Type         Total     Input    Output     Inout      3-st     Power    Ground
------------------------------------------------------------------------------
Total      1785967   1548283    687427    451920         0    225984    225984
Macro         5990      3222      2768         0         0        24        24
Ports         2326       845      1481         0         0         1         1
------------------------------------------------------------------------------

--------------------------------------------------------------------------------
                              FLOORPLAN INFORMATION
--------------------------------------------------------------------------------

CORE AND CHIP AREA INFORMATION
---------------------------
Core Area is :   451746.202
Chip Area is :   460328.918
---------------------------

SITE ROW INFORMATION
-----------------------------------------------------------------------
Site Name    Width    Height   Total Rows     Total Tiles          Area
-----------------------------------------------------------------------
unit          0.10      0.38         1665        12254400    451746.202
-----------------------------------------------------------------------

BLOCKAGE INFORMATION
------------------------------------------------
Blockage Type                Count          Area
------------------------------------------------
Hard placement                  20    296901.497
Soft placement                  12     41480.134
Hard macro                       0         0.000
Partial placement                0         0.000
Register                         0         0.000
Placement allow Buffer Only      0         0.000
Placement allow RP Group Only    0         0.000
RP Group                         0         0.000
Category                         0         0.000
Routing                          0         0.000
Routing for Top                  0         0.000
Routing For Design Rule          0         0.000
Shaping                          0         0.000
------------------------------------------------

POWER DOMAIN INFORMATION
--------------------------------------------------------------------
Power Domain Name    VA Name         Primary Power Net Primary Ground Net
--------------------------------------------------------------------
DEFAULT_POWER_DOMAIN DEFAULT_VA      VDD               VSS
--------------------------------------------------------------------

VOLTAGE AREA INFORMATION
-------------------------------------------------------------------------------------
VA Name          Number             Area       Target    bbox    bbox    bbox    bbox
              of shapes                   Utilization     llx     lly     urx     ury
-------------------------------------------------------------------------------------
DEFAULT_VA            1       451746.202         1.00    3.07    3.07  709.63  642.43
-------------------------------------------------------------------------------------

GROUP BOUND INFORMATION
----------------------------------------
No Group Bound exists

EXCLUSIVE MOVEBOUND INFORMATION
----------------------------------------
No Exclusive MoveBound exists.

HARD AND SOFT MOVEBOUND INFORMATION
----------------------------------------
No Hard Or Soft MoveBound exists.

ROUTE GUIDE INFORMATION
------------------------------------------------
Route Guide Type             Count          Area
------------------------------------------------
Extra Detour Region              0         0.000
Over icovl CellLayers            0         0.000
River Routing                    0         0.000
Area Double Via                  0         0.000
Access Preference                0         0.000
Default                          0         0.000
Switched Direction Only          0         0.000
Max Patterns                     0         0.000
Others                           0         0.000
------------------------------------------------

MULTIBIT REGISTER INFORMATION
-----------------------------------------------
No Multibit cells exist

MULTIBIT LS/ISO CELLS INFORMATION
-----------------------------------------------
No Multibit cells exist

RP GROUP INFORMATION
----------------------------------------
No RP Group exists

LAYER INFORMATION
--------------------------------------------------------------------------
Layer Name Direction Ignored Pitch  default minWidth minSpacing    sameNet
                                      Width                     MinSpacing
--------------------------------------------------------------------------
M0         Ver       YES      0.08     0.04     0.04       0.06       0.00
M1         Ver       YES      0.10     0.03     0.03       0.03       0.00
M2         Hor       NO       0.05     0.02     0.02       0.02       0.00
M3         Ver       NO       0.06     0.02     0.02       0.03       0.00
M4         Hor       NO       0.08     0.04     0.04       0.04       0.00
M5         Ver       NO       0.08     0.04     0.04       0.04       0.00
M6         Hor       NO       0.08     0.04     0.04       0.04       0.00
M7         Ver       NO       0.08     0.04     0.04       0.04       0.00
M8         Hor       YES      0.13     0.06     0.06       0.06       0.00
M9         Ver       YES      0.13     0.06     0.06       0.06       0.00
M10        Hor       YES      0.90     0.45     0.45       0.45       0.00
M11        Ver       YES      0.90     0.45     0.45       0.45       0.00
AP         Hor       YES      3.60     1.80     1.80       1.80       0.00
--------------------------------------------------------------------------
--------------------------------------------------------------------------------
                              ROUTING INFORMATION
--------------------------------------------------------------------------------

Total wire length = 4382716.26 micron
Total number of wires = 2689458
Total number of contacts = 2715862

FINAL WIRING STATISTICS

Signal Wiring Statistics

Metal layer     Num wires  % of total#  Wire length % of total length
PO                      0        0.00%         0.00             0.00%
M0                      0        0.00%         0.00             0.00%
M1                      0        0.00%         0.00             0.00%
M2                 719147       31.27%    359587.10             8.84%
M3                 747594       32.51%    414746.01            10.20%
M4                 440227       19.14%    613972.13            15.10%
M5                 224708        9.77%    781964.43            19.23%
M6                 126528        5.50%   1085962.05            26.71%
M7                  41382        1.80%    809857.63            19.92%
M8                      0        0.00%         0.00             0.00%
M9                      0        0.00%         0.00             0.00%
M10                     0        0.00%         0.00             0.00%
M11                     0        0.00%         0.00             0.00%
AP                      0        0.00%         0.00             0.00%

Clock wiring statistics

Metal layer     Num wires  % of total#  Wire length % of total length
PO                      0        0.00%         0.00             0.00%
M0                      0        0.00%         0.00             0.00%
M1                      0        0.00%         0.00             0.00%
M2                  81985       21.03%     10952.56             3.46%
M3                  82547       21.17%     10779.84             3.40%
M4                 125484       32.19%    134600.87            42.51%
M5                  86429       22.17%    129920.43            41.03%
M6                   7939        2.04%     15023.04             4.74%
M7                   5488        1.41%     15350.17             4.85%
M8                      0        0.00%         0.00             0.00%
M9                      0        0.00%         0.00             0.00%
M10                     0        0.00%         0.00             0.00%
M11                     0        0.00%         0.00             0.00%
AP                      0        0.00%         0.00             0.00%

P/G wiring statistics

Metal layer     Num wires  % of total#  Wire length % of total length
PO                      0        0.00%         0.00             0.00%
M0                      0        0.00%         0.00             0.00%
M1                      0        0.00%         0.00             0.00%
M2                      0        0.00%         0.00             0.00%
M3                      0        0.00%         0.00             0.00%
M4                      0        0.00%         0.00             0.00%
M5                      0        0.00%         0.00             0.00%
M6                      0        0.00%         0.00             0.00%
M7                      0        0.00%         0.00             0.00%
M8                      0        0.00%         0.00             0.00%
M9                      0        0.00%         0.00             0.00%
M10                     0        0.00%         0.00             0.00%
M11                     0        0.00%         0.00             0.00%
AP                      0        0.00%         0.00             0.00%

Horizontal/Vertical Wire Distribution

Metal layer  Hor. length  % of hor.    Ver. length  % of ver.
PO                   0.00        0.00%         0.00        0.00%
M0                   0.00        0.00%         0.00        0.00%
M1                   0.00        0.00%         0.00        0.00%
M2              359586.50       17.46%         0.60        0.00%
M3                  12.99        0.00%    414733.01       20.67%
M4              613838.78       29.81%       133.34        0.01%
M5                 157.25        0.01%    781807.18       38.96%
M6             1085700.88       52.72%       261.17        0.01%
M7                 119.41        0.01%    809738.21       40.35%
M8                   0.00        0.00%         0.00        0.00%
M9                   0.00        0.00%         0.00        0.00%
M10                  0.00        0.00%         0.00        0.00%
M11                  0.00        0.00%         0.00        0.00%
AP                   0.00        0.00%         0.00        0.00%

FINAL VIA STATISTICS

Via layer    Via def name                Count        % of layer vias
VIA1         VIA12_1cut_HH_P48                  59632       10.43%
VIA1         VIA12_1cut                        376761       65.89%
VIA1         VIA12_1cut_EN18_5_R_P48            21528        3.77%
VIA1         VIA12_1cut_EN12_12_P48             47606        8.33%
VIA1         VIA12_1cut_EN20_4_R_P48             6198        1.08%
VIA1         VIA12_1cut_EN20_4_P48              54290        9.50%
VIA1         VIA12_1cut_EN10_6_P48               3772        0.66%
VIA1         VIA12_1cut_EN18_5_P48               1403        0.25%
VIA1         VIA12_1cut_HH_EN4_20_P48             540        0.09%
VIA1         VIA12_1cut_HH_EN5_18_P48              27        0.00%
VIA1         VIA12_1cut_UW48_P48(rot)               1        0.00%
VIA1         VIA12_LONG_H_BW32_UW72_P48             3        0.00%
VIA1         VIA12_1cut_UW48_P48                    6        0.00%
  Double via conversion rate for layer VIA1 = 0.00% (0 / 571767 vias)
    Among them, double via conversion rate of detail route vias for layer VIA1 = 0.00% (0 / 571767 vias)

VIA2         VIA23_1cut_P48                   1027327       99.80%
VIA2         VIA23_1cut_BW72_P48                 2082        0.20%
VIA2         VIA23_1cut_UW48_P48                    1        0.00%
  Double via conversion rate for layer VIA2 = 0.00% (0 / 1029410 vias)
    Among them, double via conversion rate of detail route vias for layer VIA2 = 0.00% (0 / 1029410 vias)

VIA3         VIA34_1cut_P48                    551846       99.93%
VIA3         VIA34_1cut_BW48_UW80_P48               2        0.00%
VIA3         VIA34_1cut_UW80_P48                  333        0.06%
VIA3         VIA34_LONG_V_BW24_UW112_P48           57        0.01%
VIA3         VIA34_1cut_UW60_P48                    3        0.00%
VIA3         VIA34_1cut_BW24_UW44_P48               1        0.00%
VIA3         VIA34_1cut_P48(2X1)                    1        0.00%
  Double via conversion rate for layer VIA3 = 0.00% (1 / 552243 vias)
    Among them, double via conversion rate of detail route vias for layer VIA3 = 0.00% (1 / 552243 vias)

VIA4         VIA45_1cut                        342510       99.93%
VIA4         VIA45_1cut_W4C                        19        0.01%
VIA4         VIA45_1cut_AS                         28        0.01%
VIA4         VIA45_1cut_W4A                        58        0.02%
VIA4         VIA45_1cut_W4B                         4        0.00%
VIA4         VIA45_PBR20B                          12        0.00%
VIA4         VIA45_LONG_H                           6        0.00%
VIA4         VIA45_1cut_W3A                        79        0.02%
VIA4         VIA45_1cut_W3                         11        0.00%
VIA4         VIA45_PBR20                            7        0.00%
VIA4         VIA45_1cut_W2B                         3        0.00%
VIA4         VIA45_LONG_V_W1                        3        0.00%
VIA4         VIA45_1cut_W4                         10        0.00%
VIA4         VIA45_LONG_H_40W_120W_NDR              1        0.00%
  Double via conversion rate for layer VIA4 = 0.00% (0 / 342751 vias)
    Among them, double via conversion rate of detail route vias for layer VIA4 = 0.00% (0 / 342751 vias)

VIA5         VIA56_1cut                        145671       99.92%
VIA5         VIA56_1cut_AS                         29        0.02%
VIA5         VIA56_FBR20                            3        0.00%
VIA5         VIA56_1cut_W4C                        54        0.04%
VIA5         VIA56_1cut_W4B                         8        0.01%
VIA5         VIA56_1cut_W4A                         5        0.00%
VIA5         VIA56_PBR20                            2        0.00%
VIA5         VIA56_LONG_V                           1        0.00%
VIA5         VIA56_1cut_W3A                        10        0.01%
VIA5         VIA56_1cut_W4                          1        0.00%
VIA5         VIA56_1cut_W3                          1        0.00%
VIA5         VIA56_PBR20B                           2        0.00%
VIA5         VIA56_1cut_W2B                         1        0.00%
  Double via conversion rate for layer VIA5 = 0.00% (0 / 145788 vias)
    Among them, double via conversion rate of detail route vias for layer VIA5 = 0.00% (0 / 145788 vias)

VIA6         VIA67_1cut                         69854       94.52%
VIA6         VIA67_1cut_W3                          1        0.00%
VIA6         VIA67_1cut_W4C                      3575        4.84%
VIA6         VIA67_1cut_AS                        275        0.37%
VIA6         VIA67_1cut_W4B                       129        0.17%
VIA6         VIA67_FBR20                            2        0.00%
VIA6         VIA67_1cut_W4                         37        0.05%
VIA6         VIA67_1cut_W3A                         8        0.01%
VIA6         VIA67_PBR20                           22        0.03%
  Double via conversion rate for layer VIA6 = 0.00% (0 / 73903 vias)
    Among them, double via conversion rate of detail route vias for layer VIA6 = 0.00% (0 / 73903 vias)


Custom Via Statistics

No custom vias found in the design.
Overall double via conversion rate = 0.00%
  Among them, overall double via conversion rate of detail route vias = 0.00% (1 / 2715862 vias)
  *Detail route vias are vias whose shape_use is detail_route.

Via Matrix Statistics

No via matrices found in the design.

FINAL DRC STATISTICS

DRC-SUMMARY:
Total number of nets = 236350, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1154
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
1
```

## Warning: File '%s' was not found in search path. (CMD-030)

### place_opt.tcl

``` tcl
## For non-persistent settings that need to be re-applied in a new ICC-II session
puts "RM-info: Sourcing [which settings.common.non_persistent.tcl]"
Warning: File 'settings.common.non_persistent.tcl' was not found in search path. (CMD-030)
RM-info: Sourcing 
source -e -v settings.common.non_persistent.tcl
Error: could not open script file "settings.common.non_persistent.tcl" (CMD-015)
## For common optimization settings that can impact multiple steps across the flow, refer to settings.common.opt.tcl  
puts "RM-info: Sourcing [which settings.common.opt.tcl]"
Warning: File 'settings.common.opt.tcl' was not found in search path. (CMD-030)
RM-info: Sourcing 
source  -e -v settings.common.opt.tcl 
Error: could not open script file "settings.common.opt.tcl" (CMD-015)
## For common routing settings, refer to settings.common.routing.tcl  
puts "RM-info: Sourcing [which settings.common.routing.tcl]"
Warning: File 'settings.common.routing.tcl' was not found in search path. (CMD-030)
RM-info: Sourcing 
source -e -v settings.common.routing.tcl
Error: could not open script file "settings.common.routing.tcl" (CMD-015)
## For place_opt step related settings, refer to settings.step.place_opt.tcl
puts "RM-info: Sourcing [which settings.step.place_opt.tcl]"
Warning: File 'settings.step.place_opt.tcl' was not found in search path. (CMD-030)
RM-info: Sourcing 
source -e -v settings.step.place_opt.tcl 
Error: could not open script file "settings.step.place_opt.tcl" (CMD-015)
## For common CTS settings, refer to settings.common.cts.tcl
#  Normally sourced in clock_opt_cts.tcl. The script will b
```

### Solution

  - set setting.tcl
  - `search_path`

# 5th July

## create_pgstaplingvias

### Error

``` text
create_pg_stapling_vias -nets $PG_STAPLING_VIA_TARGET_NET       -from_layer $PG_STAPLING_VIA_FROM_LAYE
R       -from_shapes $from_shapes       -to_layer $PG_STAPLING_VIA_TO_LAYER     -to_shapes $to_shapes-
max_array_size 1        -contact_code $PG_STAPLING_VIA_CONTACT_CODE                                  
Error: Nothing matched for -from_shapes (SEL-005)
Error: Nothing matched for -to_shapes (SEL-005)
Error: Cannot find net VDD_IO in the design. (PGR-046)
```

### Solution

ignore

## FM error

### Failed

``` text
********************************* Verification Results *********************************
Verification FAILED
-------------------
 Reference design: r:/WORK/Bxb
 Implementation design: i:/WORK/Bxb
 0 Passing compare points
 20 Failing compare points
 0 Aborted compare points
 82726 Unverified compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0       0       0       0       0
Failing (not equivalent)       0       0       0       0       0      20       0      20
Unverified                  3174       0       0       0    1481   75894    2177   82726
****************************************************************************************
```

### Trial

SVF file is 変更履歴　by Otsuji-san

### Solution

Use FM directory

``` text
********************************* Verification Results *********************************
Verification SUCCEEDED
----------------------
 Reference design: r:/WORK/Bxb
 Implementation design: i:/WORK/Bxb
 82746 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)        3174       0       0       0    1481   75914    2177   82746
Failing (not equivalent)       0       0       0       0       0       0       0       0
****************************************************************************************
```

## write_verilog

### Error

``` tcl
RM-info: write_verilog -compress gzip -force_no_reference {*/PCLAMP_V */sensor_T_N12} -exclude {scalar_wire_declarations leaf_module_declarations pg_objects end_cap_cells well_tap_cells filler_cells pad_spacer_cells physical_only_cells cover_cells flip_chip_pad_cells} -hierarchy all ./outputs_icc2/write_data.pt.v
eval $write_verilog_pt_cmd
Warning: Nothing implicitly matched '*/PCLAMP_V' (SEL-003)
Warning: Nothing implicitly matched '*/sensor_T_N12' (SEL-003)
Error: Nothing matched for -force_no_reference (SEL-005)
```

### Solution

  - only delete `-force_no_reference {*/PCLAMP_V */sensor_T_N12}` ?

# 6th July

## STARRC

``` text
Message Summary:
----------------------------------------------------------------------------------------------
GRD-0377(x  64)|Warning      |POLYNOMIAL_BASED_THICKNESS_VARIATION TABLE CONSISTENCY CHECK: RELATIVE THICKNESS VARIATION CHANGES MORE THAN 5() (FROM ()2F() TO ()2F()) BETWEEN (DENSITY ()4F, WIDTH ()4F) AND (DENSITY ()4F, WIDTH ()4F) FOR LAYER ()
SX-0290 (x  10)|Warning      |HALF_NODE_SCALE_FACTOR DETECTED IN NXTGRD FILE, SETTING NETLIST_UNSCALED_COORDINATES:YES FOR UNSHRUNK COORDINATES.
SX-0291 (x  10)|Warning      |HALF_NODE_SCALE_FACTOR DETECTED IN NXTGRD FILE, SETTING NETLIST_UNSCALED_RES_PROP:YES FOR UNSHRUNK COORDINATES.
SX-2399 (x   1)|Warning      |PIN '()' IN THE MACRO IS NOT PLACED AND VIRTUAL GEOMETRIES ARE DERIVED.
```

## PrimeTime initial result

### Timing Report

``` text
****************************************
Report : timing
        -path_type full
        -delay_type max
        -input_pins
        -nets
        -slack_lesser_than 0.000
        -max_paths 2000000
        -crosstalk_delta
        -derate
        -pba_mode path
        -sort_by slack
Design : Bxb
Version: M-2017.06-SP3
Date   : Wed Jul  6 09:58:46 2022
****************************************


  Startpoint: idma/arbiter/state_reg_1_
               (rising edge-triggered flip-flop clocked by clock)
  Endpoint: io_idmaAxi4_arvalid
               (output port clocked by clock)
  Path Group: clock
  Path Type: max  (recalculated)

  Point                                             Fanout  Derate  Delta    Incr      Path
  -------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                  0.000     0.000
  clock network delay (propagated)                                         0.425     0.425
  idma/arbiter/state_reg_1_/CP (SDFQD1BWP6T16P96CPD)                       0.000     0.425 r
  idma/arbiter/state_reg_1_/Q (SDFQD1BWP6T16P96CPD)        1.091           0.161 &   0.586 f
  idma/arbiter/io_state[1] (net)                      7 
  idma/arbiter/alchip13_dc/A1 (IND2D2BWP6T16P96CPD)        1.070   0.002   0.002 &   0.588 f
  idma/arbiter/alchip13_dc/ZN (IND2D2BWP6T16P96CPD)        1.071           0.095 &   0.683 f
  idma/arbiter/n10 (net)                              3 
  idma/arbiter/alchip36_dc/B1 (INR2D4BWP6T16P96CPD)        1.070   0.001   0.001 &   0.684 f
  idma/arbiter/alchip36_dc/ZN (INR2D4BWP6T16P96CPD)        1.049           0.110 &   0.794 r
  idma/arbiter/io_addr_valid (net)                    2 
  io_idmaAxi4_arvalid (out)                                1.070   0.128   0.167 &   0.961 r
  io_idmaAxi4_arvalid (net)                           2 
  data arrival time                                                                  0.961

  clock clock (rise edge)                                                  1.250     1.250
  clock network delay (propagated)                                         0.000     1.250
  clock reconvergence pessimism                                            0.000     1.250
  output external delay                                                   -0.625     0.625
  data required time                                                                 0.625
  -------------------------------------------------------------------------------------------
  data required time                                                                 0.625
  data arrival time                                                                 -0.961
  -------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                  -0.336
```

### annotated_parasitics

``` text
****************************************
Report : annotated_parasitics
        -check
        -internal_nets
        -list_not_annotated
        -constant_arcs
        -pin_to_pin_nets
        -max_nets 10000000
Design : Bxb
Version: M-2017.06-SP3
Date   : Wed Jul  6 09:50:02 2022
****************************************

                    |         |         |         |   RC    | Coupled |   Not   |
Net Type            |  Total  | Lumped  |  RC pi  | network | network |Annotated|
--------------------+---------+---------+---------+---------+---------+---------+
Internal nets       |         |         |         |         |         |         |
  - Pin to pin nets |  207553 |       0 |       0 |   35405 |  172148 |       0 |
  - Constant nets   |   26107 |       0 |       0 |   13271 |   12836 |       0 |
--------------------+---------+---------+---------+---------+---------+---------+
                    |  233660 |       0 |       0 |   48676 |  184984 |       0 |

1
```

### Constraint Report

``` text
****************************************
Report : constraint
        -all_violators
        -path slack_only
Design : Bxb
Version: M-2017.06-SP3
Date   : Wed Jul  6 09:59:54 2022
****************************************


   max_delay/setup ('clock' group)

   Endpoint                                                  Slack
   -----------------------------------------------------------------
   io_idmaAxi4_arvalid                                      -0.397  (VIOLATED)
   io_fdmaAxi4_awaddr[7]                                    -0.364  (VIOLATED)
   io_fdmaAxi4_awlen[4]                                     -0.352  (VIOLATED)
   io_fdmaAxi4_awaddr[24]                                   -0.351  (VIOLATED)
   io_fdmaAxi4_awlen[5]                                     -0.348  (VIOLATED)
   io_fdmaAxi4_awaddr[19]                                   -0.347  (VIOLATED)
   io_fdmaAxi4_awaddr[14]                                   -0.346  (VIOLATED)
   io_fdmaAxi4_awaddr[20]                                   -0.346  (VIOLATED)
   io_fdmaAxi4_awlen[6]                                     -0.345  (VIOLATED)
   io_fdmaAxi4_awlen[0]                                     -0.344  (VIOLATED)
   io_fdmaAxi4_awaddr[26]                                   -0.342  (VIOLATED)
   io_fdmaAxi4_awaddr[12]                                   -0.341  (VIOLATED)
   io_fdmaAxi4_awaddr[22]                                   -0.341  (VIOLATED)
   io_fdmaAxi4_awlen[3]                                     -0.340  (VIOLATED)
   io_fdmaAxi4_awaddr[8]                                    -0.339  (VIOLATED)
   io_fdmaAxi4_awlen[2]                                     -0.339  (VIOLATED)
   io_fdmaAxi4_awaddr[10]                                   -0.338  (VIOLATED)
   io_fdmaAxi4_awaddr[28]                                   -0.337  (VIOLATED)
   io_fdmaAxi4_awlen[7]                                     -0.336  (VIOLATED)
   io_fdmaAxi4_awaddr[15]                                   -0.336  (VIOLATED)
   io_fdmaAxi4_awaddr[5]                                    -0.335  (VIOLATED)
   io_admaAxi4_wvalid                                       -0.335  (VIOLATED)
   io_fdmaAxi4_awlen[1]                                     -0.334  (VIOLATED)
   io_fdmaAxi4_awaddr[23]                                   -0.334  (VIOLATED)
   io_fdmaAxi4_awaddr[11]                                   -0.333  (VIOLATED)
   ...
```

### Noise Report

``` text
****************************************
Report : noise
        -all_violators
        -verbose
Design : Bxb
Version: M-2017.06-SP3
Date   : Wed Jul  6 09:59:37 2022
****************************************

 analysis mode: report_at_endpoint
 slack type: height

 noise_region: above_low
 pin name (net name)       width    height     slack
 -----------------------------------------------------
 io_idmaAxi4_arlen[0] (io_idmaAxi4_arlen[0])
 Aggressors:
 io_csrSlave_wdata[25]     0.129     0.164
 io_csrSlave_wdata[17]     0.126     0.167
 Total:                    0.136     0.306    -0.018

 io_csrSlave_wready (io_csrSlave_wready)
 Aggressors:
 io_csrSlave_wdata[22]     0.185     0.150
 io_csrSlave_awaddr[10]    0.177     0.098
 idmaAdapter_io_slave_data_bits_data_60_
                           0.245     0.082
 Total:                    0.225     0.291    -0.003


 noise_region: below_high
 pin name (net name)       width    height     slack
 -----------------------------------------------------
 io_idmaAxi4_arlen[0] (io_idmaAxi4_arlen[0])
 Aggressors:
 io_csrSlave_wdata[25]     0.118     0.156
 io_csrSlave_wdata[17]     0.115     0.160
 Total:                    0.127     0.293    -0.005


1
```

# PrimeTime 7-Jul

## PrimeTime Errors

### Error (read_parasitics.log)

``` text
Reading /proj/ATEPairChip/WORK/kazuki_furukawa/STAR/220704a_INIT/rcworst_ccworst_t_m40c/Bxb_rcworst_ccworst_t_m40c_couple.spef.gz ...
read_parasitics -format SPEF -keep_capacitive_coupling /proj/ATEPairChip/WORK/kazuki_furukawa/STAR/220704a_INIT/rcworst_ccworst_t_m40c/Bxb_rcworst_ccworst_t_m40c_couple.spef.gz ...
Information: Derived library resistance unit is 1.000000 Kohm (Time unit is 1 ns, and Capacitance unit is 1.000000 pF). (DES-028)
Information: Attempting to read the parasitic file to auto-determine location transformation factors. (PARA-067)
Error: Cannot find port/pin 'clock_opt_ropt_inst_157798/Z' in design 'Bxb' (PARA-124)
Error: Cannot find port/pin 'f2a/f2aSequencer/clock_opt_SGI315_154943/A2' in design 'Bxb' (PARA-124)
Warning: Invalid coupling capacitor (*419081 f2a/f2aSequencer/n13:3 3.02705e-05) on net BUFT11: at least one node must be on the current net (PARA-043)
Warning: Invalid coupling capacitor (*287701 f2a/f2aSequencer_io_control_isPadding:8 8.95856e-06) on net BUFT11: at least one node must be on the current net (PARA-043)
Warning: Invalid coupling capacitor (*287703 f2a/f2aSequencer_io_control_isPadding:7 8.2766e-07) on net BUFT11: at least one node must be on the current net (PARA-043)
```

### Solution (STARRC common_settings.csh)

  - Change STARRC from
    
    ``` shell numberLines
    set NDM_DATABASE    = ${ICC2_DIR}/Bxb
    ```

  - To
    
    ``` shell numberLines
    set NDM_DATABASE    = ${ICC2_DIR}/Bxb/lib.ndm
    ```

## PrimeTime Results (rcworst_ccworsttm40)

### Warnings

``` text
./PTSI_Bxb_normal_wcl_rcworst_ccworst_t_m40c_max.run/update_timing.log
Warnin: An extrapolation exceeding 80% of the library characterization range has been detected. The delay calculation accuracy may be affected. for the cell timing arc, (tcbn12ffcllbwp6t16p96cpdssgnp0p72vm40c_ccs/BUFFD2BWP6T16P96CPD) idmaAdapter/place_opt_FTB_175__23253/I-->Z (max positive_unate) [r/f slew = 0.000464037/0.000485615, lib_range = [0.0031 0.6]/[0.0031 0.6] (nS)] (RC-011)
./PTSI_Bxb_normal_wcl_rcworst_ccworst_t_m40c_max.run/update_timing.log
Warnin: An extrapolation exceeding 80% of the library characterization range has been detected. The delay calculation accuracy may be affected. for the cell timing arc, (tcbn12ffcllbwp6t16p96cpdssgnp0p72vm40c_ccs/BUFFD2BWP6T16P96CPD) idmaAdapter/place_opt_FTB_175__23253/I-->Z (min positive_unate) [r/f slew = 0.000464037/0.000485615, lib_range = [0.0031 0.6]/[0.0031 0.6] (nS)] (RC-011)
./PTSI_Bxb_normal_wcl_rcworst_ccworst_t_m40c_max.run/update_timing.log
Warnin: An extrapolation exceeding 80% of the library characterization range has been detected. The delay calculation accuracy may be affected. for the cell timing arc, (tcbn12ffcllbwp6t16p96cpdssgnp0p72vm40c_ccs/BUFFD2BWP6T16P96CPD) idmaAdapter/place_opt_FTB_184__23262/I-->Z (max positive_unate) [r/f slew = 0.000495267/0.000515088, lib_range = [0.0031 0.6]/[0.0031 0.6] (nS)] (RC-011)
./PTSI_Bxb_normal_wcl_rcworst_ccworst_t_m40c_max.run/update_timing.log
Warnin: An extrapolation exceeding 80% of the library characterization range has been detected. The delay calculation accuracy may be affected. for the cell timing arc, (tcbn12ffcllbwp6t16p96cpdssgnp0p72vm40c_ccs/BUFFD2BWP6T16P96CPD) idmaAdapter/place_opt_FTB_184__23262/I-->Z (min positive_unate) [r/f slew = 0.000495267/0.000515088, lib_range = [0.0031 0.6]/[0.0031 0.6] (nS)] (RC-011)
(...)
./PTSI_Bxb_normal_wcl_rcworst_ccworst_t_m40c_max.run/update_timing.log
Warnin: An extrapolation exceeding 80% of the library characterization range has been detected. The delay calculation accuracy may be affected. for the cell timing arc, (tcbn12ffcllbwp6t16p96cpdssgnp0p72vm40c_ccs/BUFFD2BWP6T16P96CPD) idmaAdapter/place_opt_FTB_242__23320/I-->Z (min positive_unate) [r/f slew = 0.000167802/0.000182761, lib_range = [0.0031 0.6]/[0.0031 0.6] (nS)] (RC-011)
./PTSI_Bxb_normal_wcl_rcworst_ccworst_t_m40c_max.run/update_timing.log
Warnin: Timing arc wmem/arbiterImpl/mem/mem_0/mem_0/bram_inst/inst0/CLK->Q[11] does not have CCS noise model for accurate waveform analysis. (RC-201)
./PTSI_Bxb_normal_wcl_rcworst_ccworst_t_m40c_max.run/update_timing.log
Warnin: Timing arc wmem/arbiterImpl/mem/mem_0/mem_0/bram_inst/inst0/CLK->Q[12] does not have CCS noise model for accurate waveform analysis. (RC-201)
./PTSI_Bxb_normal_wcl_rcworst_ccworst_t_m40c_max.run/update_timing.log
Warnin: Timing arc wmem/arbiterImpl/mem/mem_0/mem_0/bram_inst/inst0/CLK->Q[20] does not have CCS noise model for accurate waveform analysis. (RC-201)
./PTSI_Bxb_normal_wcl_rcworst_ccworst_t_m40c_max.run/update_timing.log
(...)
./PTSI_Bxb_normal_wcl_rcworst_ccworst_t_m40c_max.run/update_timing.log
Warnin: Timing arc wmem/arbiterImpl/mem/mem_1/mem_0/bram_inst/inst0/CLK->Q[9] does not have CCS noise model for accurate waveform analysis. (RC-201)
./PTSI_normal_wcl_rcworst_ccworst_t_m40c_max.log
Error: Nothing matched for -of_objects collection (SEL-005)
./PTSI_normal_wcl_rcworst_ccworst_t_m40c_max.log
Warnin: Setting this variable to a lower value can cause a significant performance degradation during a timing update. (PTE-067)
./PTSI_normal_wcl_rcworst_ccworst_t_m40c_max.log
Warnin: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
./PTSI_normal_wcl_rcworst_ccworst_t_m40c_max.log
Warnin: The pt_tmp_dir variable is set to a nonlocal partition. (PTIO-6)
```

### Link Design

``` text
Linking design Bxb...
Information: Removing 2556 unneeded designs..... (LNK-034)
Information: 1 (100.00%) library cells are unused in library ts1n12ffcllsbsvtd256x40m4s_ssgnp0p72vm40c..... (LNK-045)
Information: 904 (79.09%) library cells are unused in library tcbn12ffcllbwp6t16p96cpdssgnp0p72vm40c_ccs..... (LNK-045)
Information: 1143 (100.00%) library cells are unused in library tcbn12ffcllbwp6t20p96cpdssgnp0p72vm40c_ccs..... (LNK-045)
Information: 1143 (100.00%) library cells are unused in library tcbn12ffcllbwp6t16p96cpdlvtssgnp0p72vm40c_ccs..... (LNK-045)
Information: 1143 (100.00%) library cells are unused in library tcbn12ffcllbwp6t24p96cpdssgnp0p72vm40c_ccs..... (LNK-045)
Information: 1143 (100.00%) library cells are unused in library tcbn12ffcllbwp6t20p96cpdlvtssgnp0p72vm40c_ccs..... (LNK-045)
Information: 1143 (100.00%) library cells are unused in library tcbn12ffcllbwp6t24p96cpdlvtssgnp0p72vm40c_ccs..... (LNK-045)
Information: total 6620 library cells are unused (LNK-046)
Design 'Bxb' was successfully linked.
Information: There are 230865 leaf cells, ports, hiers and 502431 nets in the design (LNK-047)
1
```

### report_clockcelltype.rpt

``` text
------------------------------------------------------------------------
Information: Checking clock network from source clock (in) in clock clock
Error: 3568 non-ULVT cells used in clock.
cts_inv_1145097190 (DCCKND16BWP6T16P96CPD)
cts_inv_1144597185 (DCCKND14BWP6T16P96CPD)
cto_inv_cln_99866 (DCCKND16BWP6T16P96CPD)
cts_inv_1144097180 (DCCKND16BWP6T16P96CPD)
cto_inv_cln_99865 (DCCKND12BWP6T16P96CPD)
cts_inv_1143497174 (DCCKND14BWP6T16P96CPD)
cto_inv_cln_99867 (DCCKND12BWP6T16P96CPD)
cts_inv_1143597175 (DCCKND16BWP6T16P96CPD)
cts_inv_1143397173 (DCCKND16BWP6T16P96CPD)
cto_inv_cln_99869 (DCCKND16BWP6T16P96CPD)
cts_inv_1142197161 (DCCKND16BWP6T16P96CPD)
cto_inv_cln_99870 (DCCKND16BWP6T16P96CPD)
cts_inv_1141897158 (DCCKND16BWP6T16P96CPD)
cts_inv_1142097160 (DCCKND16BWP6T16P96CPD)
cto_inv_cln_99875 (DCCKND8BWP6T16P96CPD)
cts_inv_1141997159 (DCCKND4BWP6T16P96CPD)
cto_inv_cln_99891 (DCCKND16BWP6T16P96CPD)
cts_inv_1141797157 (DCCKND16BWP6T16P96CPD)
cts_inv_1139597135 (DCCKND12BWP6T16P96CPD)
cto_inv_cln_99878 (DCCKND14BWP6T16P96CPD)
cts_inv_1138897128 (DCCKND16BWP6T16P96CPD)
cto_inv_cln_99874 (DCCKND16BWP6T16P96CPD)
cts_inv_1139397133 (DCCKND16BWP6T16P96CPD)
cts_inv_1139097130 (DCCKND14BWP6T16P96CPD)
cts_inv_1139497134 (DCCKND16BWP6T16P96CPD)
```

### OCV_settingrpt.log

``` text
****************************************
Report : timing derate
Design : Bxb
Version: M-2017.06-SP3
Date   : Thu Jul  7 09:35:15 2022
****************************************

 .           ----- Clock ------                  ------ Data ------
                                Rise              Fall              Rise              Fall
                           Early     Late    Early     Late    Early     Late    Early     Late
 ----------------------------------------------------------------------------------------------
 design: Bxb
   Net delay static          --       --       --       --       --       --       --       -- 
   Net delay dynamic         --       --       --       --       --       --       --       -- 
   Cell delay                --       --       --       --       --       --       --       -- 
   Cell check                --       --       --       --       --       --       --       -- 

1
```

### QOR Report Summary

``` text
****************************************
Report : qor
        -summary
Design : Bxb
Version: N-2017.09-SP4
Date   : Wed Jul  6 15:30:59 2022
****************************************
Information: Timer using 'SI, AWP, AOCV, CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
func::ss72_cworst_CCworst_T_125c (Setup)        -0.1089        -9.3065            248
func::ss72_cworst_CCworst_T_m40c (Setup)        -0.2595       -88.0161           1961
func::ss72_rcworst_CCworst_T_125c (Setup)        -0.1125       -18.3525           1088
func::ss72_rcworst_CCworst_T_m40c (Setup)        -0.2587       -73.1909           1253
Design             (Setup)          -0.2595       -98.3688           2919

Design             (Hold)                --         0.0000              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                        388136.0248
Cell Area (netlist and physical only):      388136.0250
Nets with DRC Violations:      129
1
```

### Timing Report (Bxb.normal.wcl_rcworstccworsttm40c.xtk.setup.w_io.rpt)

/alchip/home/kazuki_furukawa/PT/220704a_INIT/normal
/07070929/wcl_rcworstccworsttm40cmax
/PTSI_Bxbnormalwclrcworstccworsttm40cmax.run
/Bxb.normal.wcl_rcworstccworsttm40c.xtk.setup.w_io.rpt

``` text
gation is also performed. (UITE-487)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -input_pins
        -nets
        -slack_lesser_than 0.000
        -max_paths 2000000
        -crosstalk_delta
        -derate
        -pba_mode path
        -sort_by slack
Design : Bxb
Version: M-2017.06-SP3
Date   : Thu Jul  7 09:42:04 2022
****************************************


  Startpoint: admaAdapter/writeAddrDeq/impl/U_T_105_reg
               (rising edge-triggered flip-flop clocked by clock)
  Endpoint: io_admaAxi4_awaddr[25]
               (output port clocked by clock)
  Path Group: clock
  Path Type: max  (recalculated)

  Point                                                                             Fanout  Derate  Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                  0.000     0.000
  clock network delay (propagated)                                                                         0.423     0.423
  admaAdapter/writeAddrDeq/impl/U_T_105_reg/CP (SDFQD2BWP6T16P96CPD)                                       0.000     0.423 r
  admaAdapter/writeAddrDeq/impl/U_T_105_reg/Q (SDFQD2BWP6T16P96CPD)                        1.062           0.194 &   0.616 r
  admaAdapter/writeAddrDeq/impl/N_T_105 (net)                                        36 
  admaAdapter/writeAddrDeq/impl/place_opt_HFSINV_256_p_16589/I (INVD2BWP6T16P96CPD)        1.070   0.002   0.004 &   0.621 r
  admaAdapter/writeAddrDeq/impl/place_opt_HFSINV_256_p_16589/ZN (INVD2BWP6T16P96CPD)       1.074           0.138 &   0.759 f
  admaAdapter/writeAddrDeq/impl/place_opt_HFSNET_5624 (net)                          14 
  admaAdapter/writeAddrDeq/impl/alchip95_dc/B1 (AO22D1BWP6T16P96CPD)                       1.070   0.001   0.001 &   0.760 f
  admaAdapter/writeAddrDeq/impl/alchip95_dc/Z (AO22D1BWP6T16P96CPD)                        1.094           0.174 &   0.933 f
  admaAdapter/writeAddrDeq/impl/io_deq_bits[33] (net)                                 1 
  io_admaAxi4_awaddr[25] (out)                                                             1.070   0.019   0.023 &   0.957 f
  io_admaAxi4_awaddr[25] (net)                                                        1 
  data arrival time                                                                                                  0.957

  clock clock (rise edge)                                                                                  1.250     1.250
  clock network delay (propagated)                                                                         0.000     1.250
  clock reconvergence pessimism                                                                            0.000     1.250
  output external delay                                                                                   -0.625     0.625
  data required time                                                                                                 0.625
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 0.625
  data arrival time                                                                                                 -0.957
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.332


  Startpoint: admaAdapter/writeAddrDeq/impl/U_T_105_reg
               (rising edge-triggered flip-flop clocked by clock)
  Endpoint: io_admaAxi4_awaddr[29]
               (output port clocked by clock)
  Path Group: clock
  Path Type: max  (recalculated)

  Point                                                                             Fanout  Derate  Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                  0.000     0.000
  clock network delay (propagated)                                                                         0.423     0.423
  admaAdapter/writeAddrDeq/impl/U_T_105_reg/CP (SDFQD2BWP6T16P96CPD)                                       0.000     0.423 r
  admaAdapter/writeAddrDeq/impl/U_T_105_reg/Q (SDFQD2BWP6T16P96CPD)                        1.062           0.194 &   0.616 r
  admaAdapter/writeAddrDeq/impl/N_T_105 (net)                                        36 
  admaAdapter/writeAddrDeq/impl/place_opt_HFSINV_256_p_16589/I (INVD2BWP6T16P96CPD)        1.070   0.002   0.004 &   0.621 r
  admaAdapter/writeAddrDeq/impl/place_opt_HFSINV_256_p_16589/ZN (INVD2BWP6T16P96CPD)       1.074           0.138 &   0.759 f
  admaAdapter/writeAddrDeq/impl/place_opt_HFSNET_5624 (net)                          14 
  admaAdapter/writeAddrDeq/impl/alchip99_dc/B1 (AO22D1BWP6T16P96CPD)                       1.070   0.001   0.001 &   0.760 f
  admaAdapter/writeAddrDeq/impl/alchip99_dc/Z (AO22D1BWP6T16P96CPD)                        1.094           0.184 &   0.944 f
  admaAdapter/writeAddrDeq/impl/io_deq_bits[37] (net)                                 1 
  io_admaAxi4_awaddr[29] (out)                                                             1.070   0.005   0.011 &   0.955 f
  io_admaAxi4_awaddr[29] (net)                                                        1 
  data arrival time                                                                                                  0.955

  clock clock (rise edge)                                                                                  1.250     1.250
  clock network delay (propagated)                                                                         0.000     1.250
  clock reconvergence pessimism                                                                            0.000     1.250
  output external delay                                                                                   -0.625     0.625
  data required time                                                                                                 0.625
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 0.625
  data arrival time                                                                                                 -0.955
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.330


  Startpoint: admaAdapter/writeAddrDeq/impl/U_T_105_reg
               (rising edge-triggered flip-flop clocked by clock)
  Endpoint: io_admaAxi4_awaddr[26]
               (output port clocked by clock)
  Path Group: clock
  Path Type: max  (recalculated)

  Point                                                                             Fanout  Derate  Delta    Incr      Path
  ---------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                  0.000     0.000
  clock network delay (propagated)                                                                         0.423     0.423
  admaAdapter/writeAddrDeq/impl/U_T_105_reg/CP (SDFQD2BWP6T16P96CPD)                                       0.000     0.423 r
  admaAdapter/writeAddrDeq/impl/U_T_105_reg/Q (SDFQD2BWP6T16P96CPD)                        1.062           0.194 &   0.616 r
  admaAdapter/writeAddrDeq/impl/N_T_105 (net)                                        36 
  admaAdapter/writeAddrDeq/impl/place_opt_HFSINV_256_p_16589/I (INVD2BWP6T16P96CPD)        1.070   0.002   0.004 &   0.621 r
  admaAdapter/writeAddrDeq/impl/place_opt_HFSINV_256_p_16589/ZN (INVD2BWP6T16P96CPD)       1.074           0.138 &   0.759 f
  admaAdapter/writeAddrDeq/impl/place_opt_HFSNET_5624 (net)                          14 
  admaAdapter/writeAddrDeq/impl/alchip96_dc/B1 (AO22D1BWP6T16P96CPD)                       1.070   0.001   0.001 &   0.760 f
  admaAdapter/writeAddrDeq/impl/alchip96_dc/Z (AO22D1BWP6T16P96CPD)                        1.094           0.175 &   0.935 f
  admaAdapter/writeAddrDeq/impl/io_deq_bits[34] (net)                                 1 
  io_admaAxi4_awaddr[26] (out)                                                             1.070   0.015   0.020 &   0.955 f
  io_admaAxi4_awaddr[26] (net)                                                        1 
  data arrival time                                                                                                  0.955

  clock clock (rise edge)                                                                                  1.250     1.250
  clock network delay (propagated)                                                                         0.000     1.250
  clock reconvergence pessimism                                                                            0.000     1.250
  output external delay                                                                                   -0.625     0.625
  data required time                                                                                                 0.625
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 0.625
  data arrival time                                                                                                 -0.955
  ---------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.330
  (...)
```

### check_noise.report

``` text
Noise immunity check:

  Noise immunity type            above_low  below_high
  --------------------------------------------------------
  user hyperbolic curve                  0           0
  user margin                         3174        3174
  library immunity table                 0           0
  library hyperbolic curve               0           0
  library CCS noise immunity        641221      641221
  library DC noise margin                0           0
  default margin                         0           0
  none                                   0           0

1
```

### read_parasitics.log

``` text
****************************************
Report : read_parasitics /proj/ATEPairChip/WORK/kazuki_furukawa/STAR/220704a_INIT/output/07070919/rcworst_ccworst_t_m40c/Bxb_rcworst_ccworst_t_m40c_couple.spef.gz
    -keep_capacitive_coupling
Design : Bxb
Version: M-2017.06-SP3
Date   : Thu Jul  7 09:35:39 2022
****************************************

        0 error(s)
        Format is SPEF
        Annotated nets                   :       236348
        Annotated capacitances           :      2348730
        Annotated resistances            :      2112626
        Annotated coupling capacitances  :       771931
        Annotated PI models              :            0
        Annotated Elmore delays          :            0

1
```

### report_constraint.max

``` text
****************************************
Report : constraint
        -all_violators
        -path slack_only
Design : Bxb
Version: M-2017.06-SP3
Date   : Thu Jul  7 09:42:56 2022
****************************************


   max_delay/setup ('clock' group)

   Endpoint                                                  Slack
   -----------------------------------------------------------------
   io_admaAxi4_awaddr[25]                                   -0.361  (VIOLATED)
   io_admaAxi4_awaddr[29]                                   -0.360  (VIOLATED)
   io_admaAxi4_awaddr[26]                                   -0.359  (VIOLATED)
   io_admaAxi4_awaddr[28]                                   -0.357  (VIOLATED)
   io_csrSlave_rdata[15]                                    -0.355  (VIOLATED)
   io_csrSlave_rdata[17]                                    -0.345  (VIOLATED)
   io_csrSlave_rdata[25]                                    -0.344  (VIOLATED)
   io_qdmaAxi4_rready                                       -0.344  (VIOLATED)
   io_csrSlave_rdata[27]                                    -0.344  (VIOLATED)
   io_csrSlave_rdata[31]                                    -0.341  (VIOLATED)
   io_admaAxi4_awaddr[30]                                   -0.341  (VIOLATED)
   io_csrSlave_rdata[21]                                    -0.341  (VIOLATED)
   io_csrSlave_rdata[30]                                    -0.341  (VIOLATED)
   io_csrSlave_rdata[16]                                    -0.341  (VIOLATED)
   io_csrSlave_rdata[24]                                    -0.341  (VIOLATED)
   io_csrSlave_rdata[14]                                    -0.340  (VIOLATED)
   io_csrSlave_rdata[26]                                    -0.339  (VIOLATED)
   io_csrSlave_rdata[28]                                    -0.339  (VIOLATED)
   io_csrSlave_rdata[29]                                    -0.339  (VIOLATED)
   io_admaAxi4_awaddr[31]                                   -0.339  (VIOLATED)
   io_fdmaAxi4_wdata[26]                                    -0.338  (VIOLATED)
   io_csrSlave_rdata[22]                                    -0.337  (VIOLATED)
   io_csrSlave_rdata[23]                                    -0.337  (VIOLATED)
   io_csrSlave_rdata[20]                                    -0.336  (VIOLATED)
   io_csrSlave_rdata[18]                                    -0.336  (VIOLATED)
   io_admaAxi4_awlen[5]                                     -0.336  (VIOLATED)
   io_csrSlave_rdata[11]                                    -0.335  (VIOLATED)
   io_admaAxi4_awlen[1]                                     -0.334  (VIOLATED)
   io_csrSlave_rdata[13]                                    -0.334  (VIOLATED)
   io_fdmaAxi4_wdata[31]                                    -0.333  (VIOLATED)
   io_fdmaAxi4_wdata[24]                                    -0.332  (VIOLATED)

(...)
```

### check_immunity.report

``` text

Noise immunity check:

  Noise immunity type            above_low  below_high
  --------------------------------------------------------
  user hyperbolic curve                  0           0
  user margin                         3174        3174
  library immunity table                 0           0
  library hyperbolic curve               0           0
  library CCS noise immunity        641221      641221
  library DC noise margin                0           0
  default margin                         0           0
  none                                   0           0

1
```
