
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -182.57

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.32

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.32

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_mstack_epc_csr.rdata_q[25]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3485.95    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.63    0.52    0.96 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[25]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.96   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[25]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.98    0.98   library removal time
                                  0.98   data required time
-----------------------------------------------------------------------------
                                  0.98   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                 -0.02   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.13    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.99    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.17    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_mstack_epc_csr.rdata_q[25]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3485.95    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.63    0.52    0.96 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[25]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.96   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[25]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.09    2.11   library recovery time
                                  2.11   data required time
-----------------------------------------------------------------------------
                                  2.11   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                  1.15   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.74    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   20.77    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   42.55    0.01    0.03    0.15 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   58.97    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   43.22    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   37.50    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   29.37    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   47.57    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.30 ^ _18259_/A (BUF_X2)
    10   25.87    0.03    0.05    0.35 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.03    0.00    0.36 ^ _18260_/A (BUF_X1)
    10   25.08    0.06    0.08    0.44 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.44 ^ _18261_/A (BUF_X2)
    10   27.51    0.03    0.06    0.50 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.03    0.00    0.50 ^ _18432_/S (MUX2_X1)
     1    1.68    0.01    0.06    0.56 v _18432_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.56 v _18433_/A2 (NOR2_X1)
     1    2.00    0.02    0.03    0.59 ^ _18433_/ZN (NOR2_X1)
                                         _12542_ (net)
                  0.02    0.00    0.59 ^ _18436_/A2 (NOR3_X1)
     1    1.73    0.01    0.01    0.61 v _18436_/ZN (NOR3_X1)
                                         _12545_ (net)
                  0.01    0.00    0.61 v _18442_/A2 (NOR3_X1)
     1    1.97    0.03    0.05    0.66 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.66 ^ _18453_/A2 (NOR3_X1)
     1    2.37    0.02    0.02    0.67 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.02    0.00    0.67 v _18471_/A (AOI21_X1)
     8   32.06    0.15    0.19    0.86 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.15    0.01    0.87 ^ _20600_/A (MUX2_X1)
     7   17.01    0.04    0.10    0.97 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.97 ^ _20998_/A (BUF_X1)
    10   21.40    0.05    0.08    1.05 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.05 ^ _21067_/A2 (NAND2_X1)
     1    3.51    0.02    0.03    1.07 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.07 v _30197_/B (FA_X1)
     1    4.41    0.02    0.13    1.20 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.20 ^ _30199_/A (FA_X1)
     1    4.15    0.02    0.09    1.29 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.29 v _30202_/B (FA_X1)
     1    4.58    0.02    0.13    1.42 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.42 ^ _30207_/A (FA_X1)
     1    4.54    0.02    0.09    1.52 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.52 v _30211_/A (FA_X1)
     1    3.91    0.02    0.12    1.64 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.64 ^ _30212_/A (FA_X1)
     1    1.58    0.01    0.09    1.72 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.72 v _21502_/A (INV_X1)
     1    3.93    0.01    0.02    1.74 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.74 ^ _30538_/A (HA_X1)
     1    2.60    0.03    0.05    1.80 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.03    0.00    1.80 ^ _23588_/A (BUF_X1)
     5    9.27    0.02    0.05    1.84 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.84 ^ _23632_/A2 (NAND3_X1)
     1    1.66    0.02    0.02    1.87 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.87 v _23633_/A3 (NOR3_X1)
     2    3.69    0.04    0.07    1.93 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.93 ^ _23682_/A2 (NOR2_X1)
     1    3.31    0.01    0.02    1.95 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.95 v _23683_/B2 (AOI21_X2)
     5   12.13    0.04    0.05    2.01 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.01 ^ _23908_/A3 (AND4_X1)
     2    3.83    0.02    0.07    2.08 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.08 ^ _23966_/A1 (NOR2_X1)
     1    3.31    0.01    0.01    2.09 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.09 v _23969_/B2 (AOI221_X2)
     2    4.68    0.05    0.08    2.18 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.18 ^ _23970_/B (XNOR2_X1)
     1    4.25    0.03    0.05    2.23 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.23 ^ _23971_/B (MUX2_X1)
     2    6.51    0.02    0.05    2.28 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.28 ^ _23972_/B2 (AOI221_X2)
     1    6.98    0.03    0.03    2.31 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.31 v _23981_/A1 (NOR4_X2)
     4   10.67    0.08    0.09    2.40 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.41 ^ _23982_/A (BUF_X2)
    10   19.94    0.03    0.05    2.46 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.03    0.00    2.46 ^ _24296_/B2 (OAI21_X1)
     1    1.27    0.01    0.02    2.48 v _24296_/ZN (OAI21_X1)
                                         _01417_ (net)
                  0.01    0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.48   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 -0.32   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_mstack_epc_csr.rdata_q[25]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3485.95    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.63    0.52    0.96 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[25]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.96   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[25]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.09    2.11   library recovery time
                                  2.11   data required time
-----------------------------------------------------------------------------
                                  2.11   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                  1.15   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.74    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   20.77    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   42.55    0.01    0.03    0.15 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   58.97    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   43.22    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   37.50    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   29.37    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   47.57    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.30 ^ _18259_/A (BUF_X2)
    10   25.87    0.03    0.05    0.35 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.03    0.00    0.36 ^ _18260_/A (BUF_X1)
    10   25.08    0.06    0.08    0.44 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.44 ^ _18261_/A (BUF_X2)
    10   27.51    0.03    0.06    0.50 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.03    0.00    0.50 ^ _18432_/S (MUX2_X1)
     1    1.68    0.01    0.06    0.56 v _18432_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.56 v _18433_/A2 (NOR2_X1)
     1    2.00    0.02    0.03    0.59 ^ _18433_/ZN (NOR2_X1)
                                         _12542_ (net)
                  0.02    0.00    0.59 ^ _18436_/A2 (NOR3_X1)
     1    1.73    0.01    0.01    0.61 v _18436_/ZN (NOR3_X1)
                                         _12545_ (net)
                  0.01    0.00    0.61 v _18442_/A2 (NOR3_X1)
     1    1.97    0.03    0.05    0.66 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.66 ^ _18453_/A2 (NOR3_X1)
     1    2.37    0.02    0.02    0.67 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.02    0.00    0.67 v _18471_/A (AOI21_X1)
     8   32.06    0.15    0.19    0.86 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.15    0.01    0.87 ^ _20600_/A (MUX2_X1)
     7   17.01    0.04    0.10    0.97 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.97 ^ _20998_/A (BUF_X1)
    10   21.40    0.05    0.08    1.05 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.05 ^ _21067_/A2 (NAND2_X1)
     1    3.51    0.02    0.03    1.07 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.07 v _30197_/B (FA_X1)
     1    4.41    0.02    0.13    1.20 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.20 ^ _30199_/A (FA_X1)
     1    4.15    0.02    0.09    1.29 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.29 v _30202_/B (FA_X1)
     1    4.58    0.02    0.13    1.42 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.42 ^ _30207_/A (FA_X1)
     1    4.54    0.02    0.09    1.52 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.52 v _30211_/A (FA_X1)
     1    3.91    0.02    0.12    1.64 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.64 ^ _30212_/A (FA_X1)
     1    1.58    0.01    0.09    1.72 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.72 v _21502_/A (INV_X1)
     1    3.93    0.01    0.02    1.74 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.74 ^ _30538_/A (HA_X1)
     1    2.60    0.03    0.05    1.80 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.03    0.00    1.80 ^ _23588_/A (BUF_X1)
     5    9.27    0.02    0.05    1.84 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.84 ^ _23632_/A2 (NAND3_X1)
     1    1.66    0.02    0.02    1.87 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.87 v _23633_/A3 (NOR3_X1)
     2    3.69    0.04    0.07    1.93 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.93 ^ _23682_/A2 (NOR2_X1)
     1    3.31    0.01    0.02    1.95 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.95 v _23683_/B2 (AOI21_X2)
     5   12.13    0.04    0.05    2.01 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.01 ^ _23908_/A3 (AND4_X1)
     2    3.83    0.02    0.07    2.08 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.08 ^ _23966_/A1 (NOR2_X1)
     1    3.31    0.01    0.01    2.09 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.09 v _23969_/B2 (AOI221_X2)
     2    4.68    0.05    0.08    2.18 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.18 ^ _23970_/B (XNOR2_X1)
     1    4.25    0.03    0.05    2.23 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.23 ^ _23971_/B (MUX2_X1)
     2    6.51    0.02    0.05    2.28 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.28 ^ _23972_/B2 (AOI221_X2)
     1    6.98    0.03    0.03    2.31 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.31 v _23981_/A1 (NOR4_X2)
     4   10.67    0.08    0.09    2.40 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.41 ^ _23982_/A (BUF_X2)
    10   19.94    0.03    0.05    2.46 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.03    0.00    2.46 ^ _24296_/B2 (OAI21_X1)
     1    1.27    0.01    0.02    2.48 v _24296_/ZN (OAI21_X1)
                                         _01417_ (net)
                  0.01    0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.48   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 -0.32   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.26   -0.07 (VIOLATED)
_20328_/ZN                              0.20    0.20   -0.01 (VIOLATED)
_22911_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_22176_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_22284_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_22176_/ZN                             23.23   39.75  -16.52 (VIOLATED)
_22284_/ZN                             23.23   39.67  -16.44 (VIOLATED)
_20440_/ZN                             10.47   26.24  -15.76 (VIOLATED)
_22217_/ZN                             23.23   38.79  -15.56 (VIOLATED)
_27504_/ZN                             23.23   37.01  -13.78 (VIOLATED)
_27512_/ZN                             23.23   36.86  -13.63 (VIOLATED)
_22344_/ZN                             23.23   36.82  -13.59 (VIOLATED)
_17048_/Z                              25.33   37.68  -12.35 (VIOLATED)
_20328_/ZN                             16.02   27.88  -11.86 (VIOLATED)
_22073_/ZN                             23.23   35.03  -11.80 (VIOLATED)
_19553_/ZN                             26.02   37.09  -11.08 (VIOLATED)
_27522_/ZN                             23.23   34.23  -11.00 (VIOLATED)
_22089_/ZN                             23.23   33.28  -10.05 (VIOLATED)
_19731_/ZN                             26.02   35.68   -9.67 (VIOLATED)
_19370_/ZN                             26.02   35.46   -9.45 (VIOLATED)
_20319_/Z                              25.33   34.40   -9.07 (VIOLATED)
_19183_/ZN                             26.70   35.72   -9.02 (VIOLATED)
_24776_/ZN                             16.02   24.86   -8.84 (VIOLATED)
_22911_/ZN                             10.47   19.27   -8.80 (VIOLATED)
_18429_/ZN                             26.02   34.78   -8.76 (VIOLATED)
_22133_/ZN                             23.23   31.94   -8.71 (VIOLATED)
_19924_/ZN                             25.33   34.02   -8.69 (VIOLATED)
_18055_/ZN                             28.99   37.65   -8.66 (VIOLATED)
_22052_/ZN                             23.23   31.71   -8.48 (VIOLATED)
_18215_/ZN                             26.02   33.54   -7.52 (VIOLATED)
_20318_/Z                              25.33   32.84   -7.51 (VIOLATED)
_18417_/ZN                             26.02   33.45   -7.44 (VIOLATED)
_18303_/ZN                             25.33   32.67   -7.35 (VIOLATED)
_22363_/ZN                             26.05   32.98   -6.92 (VIOLATED)
_18471_/ZN                             25.33   32.06   -6.73 (VIOLATED)
_18358_/ZN                             25.33   31.72   -6.39 (VIOLATED)
_20147_/ZN                             10.47   16.84   -6.37 (VIOLATED)
_17534_/ZN                             13.81   20.16   -6.35 (VIOLATED)
_18977_/ZN                             26.02   32.35   -6.33 (VIOLATED)
_25831_/ZN                             10.47   16.55   -6.08 (VIOLATED)
_18225_/ZN                             26.02   31.68   -5.66 (VIOLATED)
_18028_/ZN                             26.02   31.65   -5.63 (VIOLATED)
_20890_/ZN                             16.02   21.60   -5.57 (VIOLATED)
_19863_/ZN                             25.33   29.71   -4.38 (VIOLATED)
_23322_/ZN                             10.47   14.77   -4.30 (VIOLATED)
_19384_/ZN                             26.70   30.29   -3.59 (VIOLATED)
_23513_/ZN                             13.81   17.07   -3.26 (VIOLATED)
_19781_/ZN                             25.33   28.31   -2.98 (VIOLATED)
_22868_/ZN                             10.47   13.13   -2.66 (VIOLATED)
_20352_/ZN                             16.02   18.68   -2.66 (VIOLATED)
_22301_/ZN                             10.47   12.91   -2.44 (VIOLATED)
_19965_/ZN                             25.33   27.42   -2.09 (VIOLATED)
_17229_/ZN                             16.02   18.10   -2.08 (VIOLATED)
_20148_/ZN                             10.47   12.53   -2.06 (VIOLATED)
_18615_/ZN                             28.99   31.01   -2.02 (VIOLATED)
_19421_/ZN                             25.33   27.32   -1.99 (VIOLATED)
_17872_/ZN                             25.33   27.00   -1.67 (VIOLATED)
_19681_/ZN                             25.33   26.77   -1.44 (VIOLATED)
_21836_/ZN                             10.47   11.70   -1.23 (VIOLATED)
_23367_/ZN                             16.02   17.14   -1.11 (VIOLATED)
_27336_/ZN                             25.33   26.38   -1.05 (VIOLATED)
_18603_/ZN                             26.02   26.95   -0.94 (VIOLATED)
_17829_/ZN                             26.05   26.97   -0.91 (VIOLATED)
_21844_/ZN                             10.47   11.29   -0.82 (VIOLATED)
_23147_/ZN                             25.33   26.00   -0.67 (VIOLATED)
_22360_/ZN                             10.47   11.01   -0.54 (VIOLATED)
_27230_/ZN                             25.33   25.38   -0.05 (VIOLATED)
_22831_/ZN                             10.47   10.50   -0.02 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.06599707156419754

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.3324

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-16.519203186035156

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.23150062561035

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.7111

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 5

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 63

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1141

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 214

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.15 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.19 ^ _16518_/Z (BUF_X32)
   0.02    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.04    0.30 ^ _16566_/Z (BUF_X4)
   0.06    0.35 ^ _18259_/Z (BUF_X2)
   0.09    0.44 ^ _18260_/Z (BUF_X1)
   0.06    0.50 ^ _18261_/Z (BUF_X2)
   0.06    0.56 v _18432_/Z (MUX2_X1)
   0.03    0.59 ^ _18433_/ZN (NOR2_X1)
   0.01    0.61 v _18436_/ZN (NOR3_X1)
   0.05    0.66 ^ _18442_/ZN (NOR3_X1)
   0.02    0.67 v _18453_/ZN (NOR3_X1)
   0.19    0.86 ^ _18471_/ZN (AOI21_X1)
   0.11    0.97 ^ _20600_/Z (MUX2_X1)
   0.08    1.05 ^ _20998_/Z (BUF_X1)
   0.03    1.07 v _21067_/ZN (NAND2_X1)
   0.13    1.20 ^ _30197_/S (FA_X1)
   0.09    1.29 v _30199_/S (FA_X1)
   0.13    1.42 ^ _30202_/S (FA_X1)
   0.09    1.52 v _30207_/S (FA_X1)
   0.12    1.64 ^ _30211_/S (FA_X1)
   0.09    1.72 v _30212_/S (FA_X1)
   0.02    1.74 ^ _21502_/ZN (INV_X1)
   0.05    1.80 ^ _30538_/S (HA_X1)
   0.05    1.84 ^ _23588_/Z (BUF_X1)
   0.02    1.87 v _23632_/ZN (NAND3_X1)
   0.07    1.93 ^ _23633_/ZN (NOR3_X1)
   0.02    1.95 v _23682_/ZN (NOR2_X1)
   0.05    2.01 ^ _23683_/ZN (AOI21_X2)
   0.07    2.08 ^ _23908_/ZN (AND4_X1)
   0.01    2.09 v _23966_/ZN (NOR2_X1)
   0.08    2.18 ^ _23969_/ZN (AOI221_X2)
   0.05    2.23 ^ _23970_/ZN (XNOR2_X1)
   0.05    2.28 ^ _23971_/Z (MUX2_X1)
   0.03    2.31 v _23972_/ZN (AOI221_X2)
   0.09    2.40 ^ _23981_/ZN (NOR4_X2)
   0.05    2.46 ^ _23982_/Z (BUF_X2)
   0.02    2.48 v _24296_/ZN (OAI21_X1)
   0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_/D (DFFR_X1)
           2.48   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.48   data arrival time
---------------------------------------------------------
          -0.32   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4779

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3194

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-12.889947

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.11e-02   1.49e-03   1.56e-04   1.27e-02  16.2%
Combinational          2.98e-02   3.51e-02   4.29e-04   6.54e-02  83.3%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.09e-02   3.69e-02   5.85e-04   7.84e-02 100.0%
                          52.2%      47.1%       0.7%
