Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Thu Feb 18 21:48:03 2016
| Host         : vir-Lenovo-Z580 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file hexcounterdisplay_timing_summary_routed.rpt -rpx hexcounterdisplay_timing_summary_routed.rpx
| Design       : hexcounterdisplay
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.312        0.000                      0                   34        0.202        0.000                      0                   34        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.312        0.000                      0                   34        0.202        0.000                      0                   34        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 nolabel_line11/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line11/temp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 2.200ns (80.273%)  route 0.541ns (19.727%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.727     5.086    nolabel_line11/CLK
    SLICE_X88Y85         FDRE                                         r  nolabel_line11/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  nolabel_line11/temp_reg[1]/Q
                         net (fo=1, routed)           0.541     6.144    nolabel_line11/temp_reg_n_0_[1]
    SLICE_X88Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.801 r  nolabel_line11/temp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    nolabel_line11/temp_reg[0]_i_1_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  nolabel_line11/temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    nolabel_line11/temp_reg[4]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  nolabel_line11/temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    nolabel_line11/temp_reg[8]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  nolabel_line11/temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    nolabel_line11/temp_reg[12]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.269 r  nolabel_line11/temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    nolabel_line11/temp_reg[16]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.386 r  nolabel_line11/temp_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.386    nolabel_line11/temp_reg[20]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.503 r  nolabel_line11/temp_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.503    nolabel_line11/temp_reg[24]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.826 r  nolabel_line11/temp_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.826    nolabel_line11/temp_reg[28]_i_1_n_6
    SLICE_X88Y92         FDRE                                         r  nolabel_line11/temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.611    14.797    nolabel_line11/CLK
    SLICE_X88Y92         FDRE                                         r  nolabel_line11/temp_reg[29]/C
                         clock pessimism              0.268    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X88Y92         FDRE (Setup_fdre_C_D)        0.109    15.138    nolabel_line11/temp_reg[29]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.416ns  (required time - arrival time)
  Source:                 nolabel_line11/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line11/temp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 2.096ns (79.495%)  route 0.541ns (20.505%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.727     5.086    nolabel_line11/CLK
    SLICE_X88Y85         FDRE                                         r  nolabel_line11/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  nolabel_line11/temp_reg[1]/Q
                         net (fo=1, routed)           0.541     6.144    nolabel_line11/temp_reg_n_0_[1]
    SLICE_X88Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.801 r  nolabel_line11/temp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    nolabel_line11/temp_reg[0]_i_1_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  nolabel_line11/temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    nolabel_line11/temp_reg[4]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  nolabel_line11/temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    nolabel_line11/temp_reg[8]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  nolabel_line11/temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    nolabel_line11/temp_reg[12]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.269 r  nolabel_line11/temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    nolabel_line11/temp_reg[16]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.386 r  nolabel_line11/temp_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.386    nolabel_line11/temp_reg[20]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.503 r  nolabel_line11/temp_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.503    nolabel_line11/temp_reg[24]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.722 r  nolabel_line11/temp_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.722    nolabel_line11/temp_reg[28]_i_1_n_7
    SLICE_X88Y92         FDRE                                         r  nolabel_line11/temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.611    14.797    nolabel_line11/CLK
    SLICE_X88Y92         FDRE                                         r  nolabel_line11/temp_reg[28]/C
                         clock pessimism              0.268    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X88Y92         FDRE (Setup_fdre_C_D)        0.109    15.138    nolabel_line11/temp_reg[28]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  7.416    

Slack (MET) :             7.429ns  (required time - arrival time)
  Source:                 nolabel_line11/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line11/temp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 2.083ns (79.393%)  route 0.541ns (20.607%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.727     5.086    nolabel_line11/CLK
    SLICE_X88Y85         FDRE                                         r  nolabel_line11/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  nolabel_line11/temp_reg[1]/Q
                         net (fo=1, routed)           0.541     6.144    nolabel_line11/temp_reg_n_0_[1]
    SLICE_X88Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.801 r  nolabel_line11/temp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    nolabel_line11/temp_reg[0]_i_1_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  nolabel_line11/temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    nolabel_line11/temp_reg[4]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  nolabel_line11/temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    nolabel_line11/temp_reg[8]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  nolabel_line11/temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    nolabel_line11/temp_reg[12]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.269 r  nolabel_line11/temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    nolabel_line11/temp_reg[16]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.386 r  nolabel_line11/temp_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.386    nolabel_line11/temp_reg[20]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.709 r  nolabel_line11/temp_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.709    nolabel_line11/temp_reg[24]_i_1_n_6
    SLICE_X88Y91         FDRE                                         r  nolabel_line11/temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.611    14.797    nolabel_line11/CLK
    SLICE_X88Y91         FDRE                                         r  nolabel_line11/temp_reg[25]/C
                         clock pessimism              0.268    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X88Y91         FDRE (Setup_fdre_C_D)        0.109    15.138    nolabel_line11/temp_reg[25]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                  7.429    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 nolabel_line11/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line11/temp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 2.075ns (79.330%)  route 0.541ns (20.670%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.727     5.086    nolabel_line11/CLK
    SLICE_X88Y85         FDRE                                         r  nolabel_line11/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  nolabel_line11/temp_reg[1]/Q
                         net (fo=1, routed)           0.541     6.144    nolabel_line11/temp_reg_n_0_[1]
    SLICE_X88Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.801 r  nolabel_line11/temp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    nolabel_line11/temp_reg[0]_i_1_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  nolabel_line11/temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    nolabel_line11/temp_reg[4]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  nolabel_line11/temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    nolabel_line11/temp_reg[8]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  nolabel_line11/temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    nolabel_line11/temp_reg[12]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.269 r  nolabel_line11/temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    nolabel_line11/temp_reg[16]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.386 r  nolabel_line11/temp_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.386    nolabel_line11/temp_reg[20]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.701 r  nolabel_line11/temp_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.701    nolabel_line11/temp_reg[24]_i_1_n_4
    SLICE_X88Y91         FDRE                                         r  nolabel_line11/temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.611    14.797    nolabel_line11/CLK
    SLICE_X88Y91         FDRE                                         r  nolabel_line11/temp_reg[27]/C
                         clock pessimism              0.268    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X88Y91         FDRE (Setup_fdre_C_D)        0.109    15.138    nolabel_line11/temp_reg[27]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.513ns  (required time - arrival time)
  Source:                 nolabel_line11/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line11/temp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.999ns (78.712%)  route 0.541ns (21.288%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.727     5.086    nolabel_line11/CLK
    SLICE_X88Y85         FDRE                                         r  nolabel_line11/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  nolabel_line11/temp_reg[1]/Q
                         net (fo=1, routed)           0.541     6.144    nolabel_line11/temp_reg_n_0_[1]
    SLICE_X88Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.801 r  nolabel_line11/temp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    nolabel_line11/temp_reg[0]_i_1_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  nolabel_line11/temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    nolabel_line11/temp_reg[4]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  nolabel_line11/temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    nolabel_line11/temp_reg[8]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  nolabel_line11/temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    nolabel_line11/temp_reg[12]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.269 r  nolabel_line11/temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    nolabel_line11/temp_reg[16]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.386 r  nolabel_line11/temp_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.386    nolabel_line11/temp_reg[20]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.625 r  nolabel_line11/temp_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.625    nolabel_line11/temp_reg[24]_i_1_n_5
    SLICE_X88Y91         FDRE                                         r  nolabel_line11/temp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.611    14.797    nolabel_line11/CLK
    SLICE_X88Y91         FDRE                                         r  nolabel_line11/temp_reg[26]/C
                         clock pessimism              0.268    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X88Y91         FDRE (Setup_fdre_C_D)        0.109    15.138    nolabel_line11/temp_reg[26]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  7.513    

Slack (MET) :             7.533ns  (required time - arrival time)
  Source:                 nolabel_line11/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line11/temp_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.979ns (78.543%)  route 0.541ns (21.457%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.727     5.086    nolabel_line11/CLK
    SLICE_X88Y85         FDRE                                         r  nolabel_line11/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  nolabel_line11/temp_reg[1]/Q
                         net (fo=1, routed)           0.541     6.144    nolabel_line11/temp_reg_n_0_[1]
    SLICE_X88Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.801 r  nolabel_line11/temp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    nolabel_line11/temp_reg[0]_i_1_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  nolabel_line11/temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    nolabel_line11/temp_reg[4]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  nolabel_line11/temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    nolabel_line11/temp_reg[8]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  nolabel_line11/temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    nolabel_line11/temp_reg[12]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.269 r  nolabel_line11/temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    nolabel_line11/temp_reg[16]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.386 r  nolabel_line11/temp_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.386    nolabel_line11/temp_reg[20]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.605 r  nolabel_line11/temp_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.605    nolabel_line11/temp_reg[24]_i_1_n_7
    SLICE_X88Y91         FDRE                                         r  nolabel_line11/temp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.611    14.797    nolabel_line11/CLK
    SLICE_X88Y91         FDRE                                         r  nolabel_line11/temp_reg[24]/C
                         clock pessimism              0.268    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X88Y91         FDRE (Setup_fdre_C_D)        0.109    15.138    nolabel_line11/temp_reg[24]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  7.533    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 nolabel_line11/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line11/temp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.966ns (78.431%)  route 0.541ns (21.569%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.727     5.086    nolabel_line11/CLK
    SLICE_X88Y85         FDRE                                         r  nolabel_line11/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  nolabel_line11/temp_reg[1]/Q
                         net (fo=1, routed)           0.541     6.144    nolabel_line11/temp_reg_n_0_[1]
    SLICE_X88Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.801 r  nolabel_line11/temp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    nolabel_line11/temp_reg[0]_i_1_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  nolabel_line11/temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    nolabel_line11/temp_reg[4]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  nolabel_line11/temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    nolabel_line11/temp_reg[8]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  nolabel_line11/temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    nolabel_line11/temp_reg[12]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.269 r  nolabel_line11/temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    nolabel_line11/temp_reg[16]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.592 r  nolabel_line11/temp_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.592    nolabel_line11/temp_reg[20]_i_1_n_6
    SLICE_X88Y90         FDRE                                         r  nolabel_line11/temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.610    14.796    nolabel_line11/CLK
    SLICE_X88Y90         FDRE                                         r  nolabel_line11/temp_reg[21]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X88Y90         FDRE (Setup_fdre_C_D)        0.109    15.137    nolabel_line11/temp_reg[21]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.592    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.553ns  (required time - arrival time)
  Source:                 nolabel_line11/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line11/temp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.958ns (78.362%)  route 0.541ns (21.638%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.727     5.086    nolabel_line11/CLK
    SLICE_X88Y85         FDRE                                         r  nolabel_line11/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  nolabel_line11/temp_reg[1]/Q
                         net (fo=1, routed)           0.541     6.144    nolabel_line11/temp_reg_n_0_[1]
    SLICE_X88Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.801 r  nolabel_line11/temp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    nolabel_line11/temp_reg[0]_i_1_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  nolabel_line11/temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    nolabel_line11/temp_reg[4]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  nolabel_line11/temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    nolabel_line11/temp_reg[8]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  nolabel_line11/temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    nolabel_line11/temp_reg[12]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.269 r  nolabel_line11/temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    nolabel_line11/temp_reg[16]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.584 r  nolabel_line11/temp_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.584    nolabel_line11/temp_reg[20]_i_1_n_4
    SLICE_X88Y90         FDRE                                         r  nolabel_line11/temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.610    14.796    nolabel_line11/CLK
    SLICE_X88Y90         FDRE                                         r  nolabel_line11/temp_reg[23]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X88Y90         FDRE (Setup_fdre_C_D)        0.109    15.137    nolabel_line11/temp_reg[23]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                  7.553    

Slack (MET) :             7.629ns  (required time - arrival time)
  Source:                 nolabel_line11/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line11/temp_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.882ns (77.684%)  route 0.541ns (22.316%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.727     5.086    nolabel_line11/CLK
    SLICE_X88Y85         FDRE                                         r  nolabel_line11/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  nolabel_line11/temp_reg[1]/Q
                         net (fo=1, routed)           0.541     6.144    nolabel_line11/temp_reg_n_0_[1]
    SLICE_X88Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.801 r  nolabel_line11/temp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    nolabel_line11/temp_reg[0]_i_1_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  nolabel_line11/temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    nolabel_line11/temp_reg[4]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  nolabel_line11/temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    nolabel_line11/temp_reg[8]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  nolabel_line11/temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    nolabel_line11/temp_reg[12]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.269 r  nolabel_line11/temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    nolabel_line11/temp_reg[16]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.508 r  nolabel_line11/temp_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.508    nolabel_line11/temp_reg[20]_i_1_n_5
    SLICE_X88Y90         FDRE                                         r  nolabel_line11/temp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.610    14.796    nolabel_line11/CLK
    SLICE_X88Y90         FDRE                                         r  nolabel_line11/temp_reg[22]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X88Y90         FDRE (Setup_fdre_C_D)        0.109    15.137    nolabel_line11/temp_reg[22]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  7.629    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 nolabel_line11/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line11/temp_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.862ns (77.498%)  route 0.541ns (22.502%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.727     5.086    nolabel_line11/CLK
    SLICE_X88Y85         FDRE                                         r  nolabel_line11/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  nolabel_line11/temp_reg[1]/Q
                         net (fo=1, routed)           0.541     6.144    nolabel_line11/temp_reg_n_0_[1]
    SLICE_X88Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.801 r  nolabel_line11/temp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    nolabel_line11/temp_reg[0]_i_1_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  nolabel_line11/temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.918    nolabel_line11/temp_reg[4]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  nolabel_line11/temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    nolabel_line11/temp_reg[8]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  nolabel_line11/temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.152    nolabel_line11/temp_reg[12]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.269 r  nolabel_line11/temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    nolabel_line11/temp_reg[16]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.488 r  nolabel_line11/temp_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.488    nolabel_line11/temp_reg[20]_i_1_n_7
    SLICE_X88Y90         FDRE                                         r  nolabel_line11/temp_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.610    14.796    nolabel_line11/CLK
    SLICE_X88Y90         FDRE                                         r  nolabel_line11/temp_reg[20]/C
                         clock pessimism              0.268    15.064    
                         clock uncertainty           -0.035    15.028    
    SLICE_X88Y90         FDRE (Setup_fdre_C_D)        0.109    15.137    nolabel_line11/temp_reg[20]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                  7.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 nolabel_line11/temp_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line11/value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.606     1.439    nolabel_line11/CLK
    SLICE_X88Y92         FDRE                                         r  nolabel_line11/temp_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  nolabel_line11/temp_reg[28]/Q
                         net (fo=2, routed)           0.124     1.727    nolabel_line11/p_0_in[2]
    SLICE_X89Y91         FDRE                                         r  nolabel_line11/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.878     1.947    nolabel_line11/CLK
    SLICE_X89Y91         FDRE                                         r  nolabel_line11/value_reg[2]/C
                         clock pessimism             -0.491     1.455    
    SLICE_X89Y91         FDRE (Hold_fdre_C_D)         0.070     1.525    nolabel_line11/value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 nolabel_line11/temp_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line11/value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.964%)  route 0.124ns (43.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.606     1.439    nolabel_line11/CLK
    SLICE_X88Y91         FDRE                                         r  nolabel_line11/temp_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  nolabel_line11/temp_reg[26]/Q
                         net (fo=2, routed)           0.124     1.727    nolabel_line11/p_0_in[0]
    SLICE_X89Y91         FDRE                                         r  nolabel_line11/value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.878     1.947    nolabel_line11/CLK
    SLICE_X89Y91         FDRE                                         r  nolabel_line11/value_reg[0]/C
                         clock pessimism             -0.494     1.452    
    SLICE_X89Y91         FDRE (Hold_fdre_C_D)         0.070     1.522    nolabel_line11/value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line11/temp_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line11/temp_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.606     1.439    nolabel_line11/CLK
    SLICE_X88Y90         FDRE                                         r  nolabel_line11/temp_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  nolabel_line11/temp_reg[22]/Q
                         net (fo=1, routed)           0.114     1.718    nolabel_line11/temp_reg_n_0_[22]
    SLICE_X88Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.828 r  nolabel_line11/temp_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    nolabel_line11/temp_reg[20]_i_1_n_5
    SLICE_X88Y90         FDRE                                         r  nolabel_line11/temp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.878     1.947    nolabel_line11/CLK
    SLICE_X88Y90         FDRE                                         r  nolabel_line11/temp_reg[22]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X88Y90         FDRE (Hold_fdre_C_D)         0.134     1.573    nolabel_line11/temp_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line11/temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line11/temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.604     1.437    nolabel_line11/CLK
    SLICE_X88Y87         FDRE                                         r  nolabel_line11/temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  nolabel_line11/temp_reg[10]/Q
                         net (fo=1, routed)           0.114     1.716    nolabel_line11/temp_reg_n_0_[10]
    SLICE_X88Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.826 r  nolabel_line11/temp_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    nolabel_line11/temp_reg[8]_i_1_n_5
    SLICE_X88Y87         FDRE                                         r  nolabel_line11/temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.875     1.944    nolabel_line11/CLK
    SLICE_X88Y87         FDRE                                         r  nolabel_line11/temp_reg[10]/C
                         clock pessimism             -0.506     1.437    
    SLICE_X88Y87         FDRE (Hold_fdre_C_D)         0.134     1.571    nolabel_line11/temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line11/temp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line11/temp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.438    nolabel_line11/CLK
    SLICE_X88Y88         FDRE                                         r  nolabel_line11/temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  nolabel_line11/temp_reg[14]/Q
                         net (fo=1, routed)           0.114     1.717    nolabel_line11/temp_reg_n_0_[14]
    SLICE_X88Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.827 r  nolabel_line11/temp_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.827    nolabel_line11/temp_reg[12]_i_1_n_5
    SLICE_X88Y88         FDRE                                         r  nolabel_line11/temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     1.946    nolabel_line11/CLK
    SLICE_X88Y88         FDRE                                         r  nolabel_line11/temp_reg[14]/C
                         clock pessimism             -0.507     1.438    
    SLICE_X88Y88         FDRE (Hold_fdre_C_D)         0.134     1.572    nolabel_line11/temp_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line11/temp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line11/temp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.605     1.438    nolabel_line11/CLK
    SLICE_X88Y89         FDRE                                         r  nolabel_line11/temp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  nolabel_line11/temp_reg[18]/Q
                         net (fo=1, routed)           0.114     1.717    nolabel_line11/temp_reg_n_0_[18]
    SLICE_X88Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.827 r  nolabel_line11/temp_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.827    nolabel_line11/temp_reg[16]_i_1_n_5
    SLICE_X88Y89         FDRE                                         r  nolabel_line11/temp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.877     1.946    nolabel_line11/CLK
    SLICE_X88Y89         FDRE                                         r  nolabel_line11/temp_reg[18]/C
                         clock pessimism             -0.507     1.438    
    SLICE_X88Y89         FDRE (Hold_fdre_C_D)         0.134     1.572    nolabel_line11/temp_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line11/temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line11/temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.603     1.436    nolabel_line11/CLK
    SLICE_X88Y85         FDRE                                         r  nolabel_line11/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  nolabel_line11/temp_reg[2]/Q
                         net (fo=1, routed)           0.114     1.715    nolabel_line11/temp_reg_n_0_[2]
    SLICE_X88Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.825 r  nolabel_line11/temp_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    nolabel_line11/temp_reg[0]_i_1_n_5
    SLICE_X88Y85         FDRE                                         r  nolabel_line11/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.874     1.943    nolabel_line11/CLK
    SLICE_X88Y85         FDRE                                         r  nolabel_line11/temp_reg[2]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X88Y85         FDRE (Hold_fdre_C_D)         0.134     1.570    nolabel_line11/temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line11/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line11/temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.603     1.436    nolabel_line11/CLK
    SLICE_X88Y86         FDRE                                         r  nolabel_line11/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  nolabel_line11/temp_reg[6]/Q
                         net (fo=1, routed)           0.114     1.715    nolabel_line11/temp_reg_n_0_[6]
    SLICE_X88Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.825 r  nolabel_line11/temp_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    nolabel_line11/temp_reg[4]_i_1_n_5
    SLICE_X88Y86         FDRE                                         r  nolabel_line11/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.874     1.943    nolabel_line11/CLK
    SLICE_X88Y86         FDRE                                         r  nolabel_line11/temp_reg[6]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X88Y86         FDRE (Hold_fdre_C_D)         0.134     1.570    nolabel_line11/temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line11/temp_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line11/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.630%)  route 0.188ns (53.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.606     1.439    nolabel_line11/CLK
    SLICE_X88Y92         FDRE                                         r  nolabel_line11/temp_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  nolabel_line11/temp_reg[29]/Q
                         net (fo=2, routed)           0.188     1.791    nolabel_line11/p_0_in[3]
    SLICE_X89Y91         FDRE                                         r  nolabel_line11/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.878     1.947    nolabel_line11/CLK
    SLICE_X89Y91         FDRE                                         r  nolabel_line11/value_reg[3]/C
                         clock pessimism             -0.491     1.455    
    SLICE_X89Y91         FDRE (Hold_fdre_C_D)         0.072     1.527    nolabel_line11/value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line11/temp_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line11/temp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.606     1.439    nolabel_line11/CLK
    SLICE_X88Y91         FDRE                                         r  nolabel_line11/temp_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  nolabel_line11/temp_reg[26]/Q
                         net (fo=2, routed)           0.127     1.730    nolabel_line11/p_0_in[0]
    SLICE_X88Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.840 r  nolabel_line11/temp_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    nolabel_line11/temp_reg[24]_i_1_n_5
    SLICE_X88Y91         FDRE                                         r  nolabel_line11/temp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.878     1.947    nolabel_line11/CLK
    SLICE_X88Y91         FDRE                                         r  nolabel_line11/temp_reg[26]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X88Y91         FDRE (Hold_fdre_C_D)         0.134     1.573    nolabel_line11/temp_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y85    nolabel_line11/temp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y87    nolabel_line11/temp_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y87    nolabel_line11/temp_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y88    nolabel_line11/temp_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y88    nolabel_line11/temp_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y88    nolabel_line11/temp_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y88    nolabel_line11/temp_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y89    nolabel_line11/temp_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y89    nolabel_line11/temp_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    nolabel_line11/temp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    nolabel_line11/temp_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    nolabel_line11/temp_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y88    nolabel_line11/temp_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y88    nolabel_line11/temp_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y88    nolabel_line11/temp_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y88    nolabel_line11/temp_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y89    nolabel_line11/temp_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y89    nolabel_line11/temp_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y89    nolabel_line11/temp_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    nolabel_line11/temp_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    nolabel_line11/temp_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    nolabel_line11/temp_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    nolabel_line11/temp_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    nolabel_line11/temp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    nolabel_line11/temp_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    nolabel_line11/temp_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y88    nolabel_line11/temp_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y88    nolabel_line11/temp_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y88    nolabel_line11/temp_reg[14]/C



