$date
	Wed Sep 17 14:51:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 3 ! Y [2:0] $end
$var reg 3 " A [2:0] $end
$var reg 3 # B [2:0] $end
$var reg 1 $ S $end
$scope module dut $end
$var wire 3 % A [2:0] $end
$var wire 3 & B [2:0] $end
$var wire 1 $ S $end
$var wire 3 ' Y [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
b111 &
b0 %
x$
b111 #
b0 "
bx !
$end
#100
b0 !
b0 '
0$
#200
b111 !
b111 '
1$
#300
