 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 200
Design : top
Version: G-2012.06-SP5
Date   : Fri Dec 26 00:35:20 2014
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ff_v1p1_-40c   Library: scc65nll_hs_lvt_ff_v1p1_-40c_basic
Wire Load Model Mode: top

  Startpoint: pe2/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[3]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe2/u14/out_reg[3]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe2/u14/out[3] (regist_7bit_72)                         0.00       0.21 f
  pe2/t_i_1_out[3] (PE_18)                                0.00       0.21 f
  pe3/t_i_1_in[3] (PE_17)                                 0.00       0.21 f
  pe3/u5/in[3] (regist_7bit_71)                           0.00       0.21 f
  pe3/u5/out_reg[3]/D (LVT_DRNQHSV4)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[3]/CK (LVT_DRNQHSV4)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u14/out_reg[3]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe4/u14/out_reg[3]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe4/u14/out[3] (regist_7bit_64)                         0.00       0.21 f
  pe4/t_i_1_out[3] (PE_16)                                0.00       0.21 f
  pe5/t_i_1_in[3] (PE_15)                                 0.00       0.21 f
  pe5/u5/in[3] (regist_7bit_63)                           0.00       0.21 f
  pe5/u5/out_reg[3]/D (LVT_DRNQHSV4)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u5/out_reg[3]/CK (LVT_DRNQHSV4)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u14/out_reg[4]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe4/u14/out_reg[4]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe4/u14/out[4] (regist_7bit_64)                         0.00       0.21 f
  pe4/t_i_1_out[4] (PE_16)                                0.00       0.21 f
  pe5/t_i_1_in[4] (PE_15)                                 0.00       0.21 f
  pe5/u5/in[4] (regist_7bit_63)                           0.00       0.21 f
  pe5/u5/out_reg[4]/D (LVT_DRNQHSV4)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u5/out_reg[4]/CK (LVT_DRNQHSV4)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u14/out_reg[5]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe4/u14/out_reg[5]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe4/u14/out[5] (regist_7bit_64)                         0.00       0.21 f
  pe4/t_i_1_out[5] (PE_16)                                0.00       0.21 f
  pe5/t_i_1_in[5] (PE_15)                                 0.00       0.21 f
  pe5/u5/in[5] (regist_7bit_63)                           0.00       0.21 f
  pe5/u5/out_reg[5]/D (LVT_DRNQHSV4)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u5/out_reg[5]/CK (LVT_DRNQHSV4)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u14/out_reg[3]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe5/u14/out_reg[3]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe5/u14/out[3] (regist_7bit_60)                         0.00       0.21 f
  pe5/t_i_1_out[3] (PE_15)                                0.00       0.21 f
  pe6/t_i_1_in[3] (PE_14)                                 0.00       0.21 f
  pe6/u5/in[3] (regist_7bit_59)                           0.00       0.21 f
  pe6/u5/out_reg[3]/D (LVT_DRNQHSV4)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u5/out_reg[3]/CK (LVT_DRNQHSV4)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u14/out_reg[4]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe5/u14/out_reg[4]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe5/u14/out[4] (regist_7bit_60)                         0.00       0.21 f
  pe5/t_i_1_out[4] (PE_15)                                0.00       0.21 f
  pe6/t_i_1_in[4] (PE_14)                                 0.00       0.21 f
  pe6/u5/in[4] (regist_7bit_59)                           0.00       0.21 f
  pe6/u5/out_reg[4]/D (LVT_DRNQHSV4)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u5/out_reg[4]/CK (LVT_DRNQHSV4)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u14/out_reg[5]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe5/u14/out_reg[5]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe5/u14/out[5] (regist_7bit_60)                         0.00       0.21 f
  pe5/t_i_1_out[5] (PE_15)                                0.00       0.21 f
  pe6/t_i_1_in[5] (PE_14)                                 0.00       0.21 f
  pe6/u5/in[5] (regist_7bit_59)                           0.00       0.21 f
  pe6/u5/out_reg[5]/D (LVT_DRNQHSV4)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u5/out_reg[5]/CK (LVT_DRNQHSV4)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe6/u14/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe7/u5/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u14/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe6/u14/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe6/u14/out[0] (regist_7bit_56)                         0.00       0.21 f
  pe6/t_i_1_out[0] (PE_14)                                0.00       0.21 f
  pe7/t_i_1_in[0] (PE_13)                                 0.00       0.21 f
  pe7/u5/in[0] (regist_7bit_55)                           0.00       0.21 f
  pe7/u5/out_reg[0]/D (LVT_DRNQHSV4)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u5/out_reg[0]/CK (LVT_DRNQHSV4)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe6/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe7/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u14/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe6/u14/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe6/u14/out[1] (regist_7bit_56)                         0.00       0.21 f
  pe6/t_i_1_out[1] (PE_14)                                0.00       0.21 f
  pe7/t_i_1_in[1] (PE_13)                                 0.00       0.21 f
  pe7/u5/in[1] (regist_7bit_55)                           0.00       0.21 f
  pe7/u5/out_reg[1]/D (LVT_DRNQHSV4)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u5/out_reg[1]/CK (LVT_DRNQHSV4)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe6/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe7/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u14/out_reg[2]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe6/u14/out_reg[2]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe6/u14/out[2] (regist_7bit_56)                         0.00       0.21 f
  pe6/t_i_1_out[2] (PE_14)                                0.00       0.21 f
  pe7/t_i_1_in[2] (PE_13)                                 0.00       0.21 f
  pe7/u5/in[2] (regist_7bit_55)                           0.00       0.21 f
  pe7/u5/out_reg[2]/D (LVT_DRNQHSV4)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u5/out_reg[2]/CK (LVT_DRNQHSV4)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe6/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe7/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u14/out_reg[3]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe6/u14/out_reg[3]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe6/u14/out[3] (regist_7bit_56)                         0.00       0.21 f
  pe6/t_i_1_out[3] (PE_14)                                0.00       0.21 f
  pe7/t_i_1_in[3] (PE_13)                                 0.00       0.21 f
  pe7/u5/in[3] (regist_7bit_55)                           0.00       0.21 f
  pe7/u5/out_reg[3]/D (LVT_DRNQHSV4)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u5/out_reg[3]/CK (LVT_DRNQHSV4)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe6/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe7/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u14/out_reg[4]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe6/u14/out_reg[4]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe6/u14/out[4] (regist_7bit_56)                         0.00       0.21 f
  pe6/t_i_1_out[4] (PE_14)                                0.00       0.21 f
  pe7/t_i_1_in[4] (PE_13)                                 0.00       0.21 f
  pe7/u5/in[4] (regist_7bit_55)                           0.00       0.21 f
  pe7/u5/out_reg[4]/D (LVT_DRNQHSV4)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u5/out_reg[4]/CK (LVT_DRNQHSV4)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u14/out_reg[3]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe9/u14/out_reg[3]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe9/u14/out[3] (regist_7bit_44)                         0.00       0.21 f
  pe9/t_i_1_out[3] (PE_11)                                0.00       0.21 f
  pe10/t_i_1_in[3] (PE_10)                                0.00       0.21 f
  pe10/u5/in[3] (regist_7bit_43)                          0.00       0.21 f
  pe10/u5/out_reg[3]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u5/out_reg[3]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe12/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe13/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe12/u14/out_reg[3]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe12/u14/out_reg[3]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe12/u14/out[3] (regist_7bit_32)                        0.00       0.21 f
  pe12/t_i_1_out[3] (PE_8)                                0.00       0.21 f
  pe13/t_i_1_in[3] (PE_7)                                 0.00       0.21 f
  pe13/u5/in[3] (regist_7bit_31)                          0.00       0.21 f
  pe13/u5/out_reg[3]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe13/u5/out_reg[3]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe12/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe13/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe12/u14/out_reg[5]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe12/u14/out_reg[5]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe12/u14/out[5] (regist_7bit_32)                        0.00       0.21 f
  pe12/t_i_1_out[5] (PE_8)                                0.00       0.21 f
  pe13/t_i_1_in[5] (PE_7)                                 0.00       0.21 f
  pe13/u5/in[5] (regist_7bit_31)                          0.00       0.21 f
  pe13/u5/out_reg[5]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe13/u5/out_reg[5]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe12/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe13/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe12/u14/out_reg[6]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe12/u14/out_reg[6]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe12/u14/out[6] (regist_7bit_32)                        0.00       0.21 f
  pe12/t_i_1_out[6] (PE_8)                                0.00       0.21 f
  pe13/t_i_1_in[6] (PE_7)                                 0.00       0.21 f
  pe13/u5/in[6] (regist_7bit_31)                          0.00       0.21 f
  pe13/u5/out_reg[6]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe13/u5/out_reg[6]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe13/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe14/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe13/u14/out_reg[3]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe13/u14/out_reg[3]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe13/u14/out[3] (regist_7bit_28)                        0.00       0.21 f
  pe13/t_i_1_out[3] (PE_7)                                0.00       0.21 f
  pe14/t_i_1_in[3] (PE_6)                                 0.00       0.21 f
  pe14/u5/in[3] (regist_7bit_27)                          0.00       0.21 f
  pe14/u5/out_reg[3]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe14/u5/out_reg[3]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe13/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe14/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe13/u14/out_reg[4]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe13/u14/out_reg[4]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe13/u14/out[4] (regist_7bit_28)                        0.00       0.21 f
  pe13/t_i_1_out[4] (PE_7)                                0.00       0.21 f
  pe14/t_i_1_in[4] (PE_6)                                 0.00       0.21 f
  pe14/u5/in[4] (regist_7bit_27)                          0.00       0.21 f
  pe14/u5/out_reg[4]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe14/u5/out_reg[4]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe16/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe17/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe16/u14/out_reg[3]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe16/u14/out_reg[3]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe16/u14/out[3] (regist_7bit_16)                        0.00       0.21 f
  pe16/t_i_1_out[3] (PE_4)                                0.00       0.21 f
  pe17/t_i_1_in[3] (PE_3)                                 0.00       0.21 f
  pe17/u5/in[3] (regist_7bit_15)                          0.00       0.21 f
  pe17/u5/out_reg[3]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe17/u5/out_reg[3]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe17/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe18/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe17/u14/out_reg[3]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe17/u14/out_reg[3]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe17/u14/out[3] (regist_7bit_12)                        0.00       0.21 f
  pe17/t_i_1_out[3] (PE_3)                                0.00       0.21 f
  pe18/t_i_1_in[3] (PE_2)                                 0.00       0.21 f
  pe18/u5/in[3] (regist_7bit_11)                          0.00       0.21 f
  pe18/u5/out_reg[3]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe18/u5/out_reg[3]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe19/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe20/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe19/u14/out_reg[1]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe19/u14/out_reg[1]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe19/u14/out[1] (regist_7bit_4)                         0.00       0.21 f
  pe19/t_i_1_out[1] (PE_1)                                0.00       0.21 f
  pe20/t_i_1_in[1] (PE_0)                                 0.00       0.21 f
  pe20/u5/in[1] (regist_7bit_3)                           0.00       0.21 f
  pe20/u5/out_reg[1]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe20/u5/out_reg[1]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe0/u12/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe0/u12/out[0] (regist_8bit_121)                        0.00       0.21 f
  pe0/a_out[0] (PE_20)                                    0.00       0.21 f
  pe1/a_in[0] (PE_19)                                     0.00       0.21 f
  pe1/u0/in[0] (regist_8bit_119)                          0.00       0.21 f
  pe1/u0/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe0/u13/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe0/u13/out[0] (regist_8bit_120)                        0.00       0.21 f
  pe0/g_out[0] (PE_20)                                    0.00       0.21 f
  pe1/g_in[0] (PE_19)                                     0.00       0.21 f
  pe1/u2/in[0] (regist_8bit_117)                          0.00       0.21 f
  pe1/u2/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[5]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe0/u14/out_reg[5]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe0/u14/out[5] (regist_7bit_80)                         0.00       0.21 f
  pe0/t_i_1_out[5] (PE_20)                                0.00       0.21 f
  pe1/t_i_1_in[5] (PE_19)                                 0.00       0.21 f
  pe1/u5/in[5] (regist_7bit_79)                           0.00       0.21 f
  pe1/u5/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[6]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe0/u14/out_reg[6]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe0/u14/out[6] (regist_7bit_80)                         0.00       0.21 f
  pe0/t_i_1_out[6] (PE_20)                                0.00       0.21 f
  pe1/t_i_1_in[6] (PE_19)                                 0.00       0.21 f
  pe1/u5/in[6] (regist_7bit_79)                           0.00       0.21 f
  pe1/u5/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe1/u12/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe1/u12/out[0] (regist_8bit_115)                        0.00       0.21 f
  pe1/a_out[0] (PE_19)                                    0.00       0.21 f
  pe2/a_in[0] (PE_18)                                     0.00       0.21 f
  pe2/u0/in[0] (regist_8bit_113)                          0.00       0.21 f
  pe2/u0/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe1/u13/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe1/u13/out[0] (regist_8bit_114)                        0.00       0.21 f
  pe1/g_out[0] (PE_19)                                    0.00       0.21 f
  pe2/g_in[0] (PE_18)                                     0.00       0.21 f
  pe2/u2/in[0] (regist_8bit_111)                          0.00       0.21 f
  pe2/u2/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u14/out_reg[6]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe1/u14/out_reg[6]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe1/u14/out[6] (regist_7bit_76)                         0.00       0.21 f
  pe1/t_i_1_out[6] (PE_19)                                0.00       0.21 f
  pe2/t_i_1_in[6] (PE_18)                                 0.00       0.21 f
  pe2/u5/in[6] (regist_7bit_75)                           0.00       0.21 f
  pe2/u5/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u5/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u12/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe2/u12/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe2/u12/out[0] (regist_8bit_109)                        0.00       0.21 f
  pe2/a_out[0] (PE_18)                                    0.00       0.21 f
  pe3/a_in[0] (PE_17)                                     0.00       0.21 f
  pe3/u0/in[0] (regist_8bit_107)                          0.00       0.21 f
  pe3/u0/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u0/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u13/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe2/u13/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe2/u13/out[0] (regist_8bit_108)                        0.00       0.21 f
  pe2/g_out[0] (PE_18)                                    0.00       0.21 f
  pe3/g_in[0] (PE_17)                                     0.00       0.21 f
  pe3/u2/in[0] (regist_8bit_105)                          0.00       0.21 f
  pe3/u2/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u2/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[4]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe2/u14/out_reg[4]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe2/u14/out[4] (regist_7bit_72)                         0.00       0.21 f
  pe2/t_i_1_out[4] (PE_18)                                0.00       0.21 f
  pe3/t_i_1_in[4] (PE_17)                                 0.00       0.21 f
  pe3/u5/in[4] (regist_7bit_71)                           0.00       0.21 f
  pe3/u5/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[5]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe2/u14/out_reg[5]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe2/u14/out[5] (regist_7bit_72)                         0.00       0.21 f
  pe2/t_i_1_out[5] (PE_18)                                0.00       0.21 f
  pe3/t_i_1_in[5] (PE_17)                                 0.00       0.21 f
  pe3/u5/in[5] (regist_7bit_71)                           0.00       0.21 f
  pe3/u5/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u12/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u12/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u12/out[0] (regist_8bit_103)                        0.00       0.21 f
  pe3/a_out[0] (PE_17)                                    0.00       0.21 f
  pe4/a_in[0] (PE_16)                                     0.00       0.21 f
  pe4/u0/in[0] (regist_8bit_101)                          0.00       0.21 f
  pe4/u0/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u0/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u13/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u13/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u13/out[0] (regist_8bit_102)                        0.00       0.21 f
  pe3/g_out[0] (PE_17)                                    0.00       0.21 f
  pe4/g_in[0] (PE_16)                                     0.00       0.21 f
  pe4/u2/in[0] (regist_8bit_99)                           0.00       0.21 f
  pe4/u2/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u2/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[0] (regist_7bit_68)                         0.00       0.21 f
  pe3/t_i_1_out[0] (PE_17)                                0.00       0.21 f
  pe4/t_i_1_in[0] (PE_16)                                 0.00       0.21 f
  pe4/u5/in[0] (regist_7bit_67)                           0.00       0.21 f
  pe4/u5/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[1] (regist_7bit_68)                         0.00       0.21 f
  pe3/t_i_1_out[1] (PE_17)                                0.00       0.21 f
  pe4/t_i_1_in[1] (PE_16)                                 0.00       0.21 f
  pe4/u5/in[1] (regist_7bit_67)                           0.00       0.21 f
  pe4/u5/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[2]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[2]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[2] (regist_7bit_68)                         0.00       0.21 f
  pe3/t_i_1_out[2] (PE_17)                                0.00       0.21 f
  pe4/t_i_1_in[2] (PE_16)                                 0.00       0.21 f
  pe4/u5/in[2] (regist_7bit_67)                           0.00       0.21 f
  pe4/u5/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[3]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[3]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[3] (regist_7bit_68)                         0.00       0.21 f
  pe3/t_i_1_out[3] (PE_17)                                0.00       0.21 f
  pe4/t_i_1_in[3] (PE_16)                                 0.00       0.21 f
  pe4/u5/in[3] (regist_7bit_67)                           0.00       0.21 f
  pe4/u5/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[4]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[4]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[4] (regist_7bit_68)                         0.00       0.21 f
  pe3/t_i_1_out[4] (PE_17)                                0.00       0.21 f
  pe4/t_i_1_in[4] (PE_16)                                 0.00       0.21 f
  pe4/u5/in[4] (regist_7bit_67)                           0.00       0.21 f
  pe4/u5/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[5]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[5]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[5] (regist_7bit_68)                         0.00       0.21 f
  pe3/t_i_1_out[5] (PE_17)                                0.00       0.21 f
  pe4/t_i_1_in[5] (PE_16)                                 0.00       0.21 f
  pe4/u5/in[5] (regist_7bit_67)                           0.00       0.21 f
  pe4/u5/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u14/out_reg[6]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe3/u14/out_reg[6]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe3/u14/out[6] (regist_7bit_68)                         0.00       0.21 f
  pe3/t_i_1_out[6] (PE_17)                                0.00       0.21 f
  pe4/t_i_1_in[6] (PE_16)                                 0.00       0.21 f
  pe4/u5/in[6] (regist_7bit_67)                           0.00       0.21 f
  pe4/u5/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u5/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u12/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe4/u12/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe4/u12/out[0] (regist_8bit_97)                         0.00       0.21 f
  pe4/a_out[0] (PE_16)                                    0.00       0.21 f
  pe5/a_in[0] (PE_15)                                     0.00       0.21 f
  pe5/u0/in[0] (regist_8bit_95)                           0.00       0.21 f
  pe5/u0/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u0/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u13/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe4/u13/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe4/u13/out[0] (regist_8bit_96)                         0.00       0.21 f
  pe4/g_out[0] (PE_16)                                    0.00       0.21 f
  pe5/g_in[0] (PE_15)                                     0.00       0.21 f
  pe5/u2/in[0] (regist_8bit_93)                           0.00       0.21 f
  pe5/u2/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u2/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u14/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u5/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u14/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe4/u14/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe4/u14/out[0] (regist_7bit_64)                         0.00       0.21 f
  pe4/t_i_1_out[0] (PE_16)                                0.00       0.21 f
  pe5/t_i_1_in[0] (PE_15)                                 0.00       0.21 f
  pe5/u5/in[0] (regist_7bit_63)                           0.00       0.21 f
  pe5/u5/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u5/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u14/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe4/u14/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe4/u14/out[1] (regist_7bit_64)                         0.00       0.21 f
  pe4/t_i_1_out[1] (PE_16)                                0.00       0.21 f
  pe5/t_i_1_in[1] (PE_15)                                 0.00       0.21 f
  pe5/u5/in[1] (regist_7bit_63)                           0.00       0.21 f
  pe5/u5/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u5/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u14/out_reg[2]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe4/u14/out_reg[2]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe4/u14/out[2] (regist_7bit_64)                         0.00       0.21 f
  pe4/t_i_1_out[2] (PE_16)                                0.00       0.21 f
  pe5/t_i_1_in[2] (PE_15)                                 0.00       0.21 f
  pe5/u5/in[2] (regist_7bit_63)                           0.00       0.21 f
  pe5/u5/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u5/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe4/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe5/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u14/out_reg[6]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe4/u14/out_reg[6]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe4/u14/out[6] (regist_7bit_64)                         0.00       0.21 f
  pe4/t_i_1_out[6] (PE_16)                                0.00       0.21 f
  pe5/t_i_1_in[6] (PE_15)                                 0.00       0.21 f
  pe5/u5/in[6] (regist_7bit_63)                           0.00       0.21 f
  pe5/u5/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u5/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u12/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe5/u12/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe5/u12/out[0] (regist_8bit_91)                         0.00       0.21 f
  pe5/a_out[0] (PE_15)                                    0.00       0.21 f
  pe6/a_in[0] (PE_14)                                     0.00       0.21 f
  pe6/u0/in[0] (regist_8bit_89)                           0.00       0.21 f
  pe6/u0/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u0/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u13/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe5/u13/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe5/u13/out[0] (regist_8bit_90)                         0.00       0.21 f
  pe5/g_out[0] (PE_15)                                    0.00       0.21 f
  pe6/g_in[0] (PE_14)                                     0.00       0.21 f
  pe6/u2/in[0] (regist_8bit_87)                           0.00       0.21 f
  pe6/u2/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u2/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u14/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe5/u14/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe5/u14/out[1] (regist_7bit_60)                         0.00       0.21 f
  pe5/t_i_1_out[1] (PE_15)                                0.00       0.21 f
  pe6/t_i_1_in[1] (PE_14)                                 0.00       0.21 f
  pe6/u5/in[1] (regist_7bit_59)                           0.00       0.21 f
  pe6/u5/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u5/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u14/out_reg[2]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe5/u14/out_reg[2]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe5/u14/out[2] (regist_7bit_60)                         0.00       0.21 f
  pe5/t_i_1_out[2] (PE_15)                                0.00       0.21 f
  pe6/t_i_1_in[2] (PE_14)                                 0.00       0.21 f
  pe6/u5/in[2] (regist_7bit_59)                           0.00       0.21 f
  pe6/u5/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u5/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe5/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe6/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe5/u14/out_reg[6]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe5/u14/out_reg[6]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe5/u14/out[6] (regist_7bit_60)                         0.00       0.21 f
  pe5/t_i_1_out[6] (PE_15)                                0.00       0.21 f
  pe6/t_i_1_in[6] (PE_14)                                 0.00       0.21 f
  pe6/u5/in[6] (regist_7bit_59)                           0.00       0.21 f
  pe6/u5/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u5/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe6/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe7/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u12/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe6/u12/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe6/u12/out[0] (regist_8bit_85)                         0.00       0.21 f
  pe6/a_out[0] (PE_14)                                    0.00       0.21 f
  pe7/a_in[0] (PE_13)                                     0.00       0.21 f
  pe7/u0/in[0] (regist_8bit_83)                           0.00       0.21 f
  pe7/u0/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u0/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe6/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe7/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u13/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe6/u13/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe6/u13/out[0] (regist_8bit_84)                         0.00       0.21 f
  pe6/g_out[0] (PE_14)                                    0.00       0.21 f
  pe7/g_in[0] (PE_13)                                     0.00       0.21 f
  pe7/u2/in[0] (regist_8bit_81)                           0.00       0.21 f
  pe7/u2/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u2/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe6/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe7/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe6/u14/out_reg[5]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe6/u14/out_reg[5]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe6/u14/out[5] (regist_7bit_56)                         0.00       0.21 f
  pe6/t_i_1_out[5] (PE_14)                                0.00       0.21 f
  pe7/t_i_1_in[5] (PE_13)                                 0.00       0.21 f
  pe7/u5/in[5] (regist_7bit_55)                           0.00       0.21 f
  pe7/u5/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u5/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe7/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe8/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u12/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe7/u12/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe7/u12/out[0] (regist_8bit_79)                         0.00       0.21 f
  pe7/a_out[0] (PE_13)                                    0.00       0.21 f
  pe8/a_in[0] (PE_12)                                     0.00       0.21 f
  pe8/u0/in[0] (regist_8bit_77)                           0.00       0.21 f
  pe8/u0/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u0/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe7/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe8/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe7/u13/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe7/u13/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe7/u13/out[0] (regist_8bit_78)                         0.00       0.21 f
  pe7/g_out[0] (PE_13)                                    0.00       0.21 f
  pe8/g_in[0] (PE_12)                                     0.00       0.21 f
  pe8/u2/in[0] (regist_8bit_75)                           0.00       0.21 f
  pe8/u2/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u2/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u12/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe8/u12/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe8/u12/out[0] (regist_8bit_73)                         0.00       0.21 f
  pe8/a_out[0] (PE_12)                                    0.00       0.21 f
  pe9/a_in[0] (PE_11)                                     0.00       0.21 f
  pe9/u0/in[0] (regist_8bit_71)                           0.00       0.21 f
  pe9/u0/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u0/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u13/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe8/u13/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe8/u13/out[0] (regist_8bit_72)                         0.00       0.21 f
  pe8/g_out[0] (PE_12)                                    0.00       0.21 f
  pe9/g_in[0] (PE_11)                                     0.00       0.21 f
  pe9/u2/in[0] (regist_8bit_69)                           0.00       0.21 f
  pe9/u2/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u2/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u14/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u5/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u14/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe8/u14/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe8/u14/out[0] (regist_7bit_48)                         0.00       0.21 f
  pe8/t_i_1_out[0] (PE_12)                                0.00       0.21 f
  pe9/t_i_1_in[0] (PE_11)                                 0.00       0.21 f
  pe9/u5/in[0] (regist_7bit_47)                           0.00       0.21 f
  pe9/u5/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u5/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u14/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe8/u14/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe8/u14/out[1] (regist_7bit_48)                         0.00       0.21 f
  pe8/t_i_1_out[1] (PE_12)                                0.00       0.21 f
  pe9/t_i_1_in[1] (PE_11)                                 0.00       0.21 f
  pe9/u5/in[1] (regist_7bit_47)                           0.00       0.21 f
  pe9/u5/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u5/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u14/out_reg[2]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe8/u14/out_reg[2]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe8/u14/out[2] (regist_7bit_48)                         0.00       0.21 f
  pe8/t_i_1_out[2] (PE_12)                                0.00       0.21 f
  pe9/t_i_1_in[2] (PE_11)                                 0.00       0.21 f
  pe9/u5/in[2] (regist_7bit_47)                           0.00       0.21 f
  pe9/u5/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u5/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u14/out_reg[3]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe8/u14/out_reg[3]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe8/u14/out[3] (regist_7bit_48)                         0.00       0.21 f
  pe8/t_i_1_out[3] (PE_12)                                0.00       0.21 f
  pe9/t_i_1_in[3] (PE_11)                                 0.00       0.21 f
  pe9/u5/in[3] (regist_7bit_47)                           0.00       0.21 f
  pe9/u5/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u5/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u14/out_reg[4]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe8/u14/out_reg[4]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe8/u14/out[4] (regist_7bit_48)                         0.00       0.21 f
  pe8/t_i_1_out[4] (PE_12)                                0.00       0.21 f
  pe9/t_i_1_in[4] (PE_11)                                 0.00       0.21 f
  pe9/u5/in[4] (regist_7bit_47)                           0.00       0.21 f
  pe9/u5/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u5/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u14/out_reg[5]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe8/u14/out_reg[5]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe8/u14/out[5] (regist_7bit_48)                         0.00       0.21 f
  pe8/t_i_1_out[5] (PE_12)                                0.00       0.21 f
  pe9/t_i_1_in[5] (PE_11)                                 0.00       0.21 f
  pe9/u5/in[5] (regist_7bit_47)                           0.00       0.21 f
  pe9/u5/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u5/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe8/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe9/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe8/u14/out_reg[6]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe8/u14/out_reg[6]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe8/u14/out[6] (regist_7bit_48)                         0.00       0.21 f
  pe8/t_i_1_out[6] (PE_12)                                0.00       0.21 f
  pe9/t_i_1_in[6] (PE_11)                                 0.00       0.21 f
  pe9/u5/in[6] (regist_7bit_47)                           0.00       0.21 f
  pe9/u5/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u5/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u12/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe9/u12/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe9/u12/out[0] (regist_8bit_67)                         0.00       0.21 f
  pe9/a_out[0] (PE_11)                                    0.00       0.21 f
  pe10/a_in[0] (PE_10)                                    0.00       0.21 f
  pe10/u0/in[0] (regist_8bit_65)                          0.00       0.21 f
  pe10/u0/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u0/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u13/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe9/u13/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe9/u13/out[0] (regist_8bit_66)                         0.00       0.21 f
  pe9/g_out[0] (PE_11)                                    0.00       0.21 f
  pe10/g_in[0] (PE_10)                                    0.00       0.21 f
  pe10/u2/in[0] (regist_8bit_63)                          0.00       0.21 f
  pe10/u2/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u2/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u14/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u5/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u14/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe9/u14/out_reg[0]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe9/u14/out[0] (regist_7bit_44)                         0.00       0.21 f
  pe9/t_i_1_out[0] (PE_11)                                0.00       0.21 f
  pe10/t_i_1_in[0] (PE_10)                                0.00       0.21 f
  pe10/u5/in[0] (regist_7bit_43)                          0.00       0.21 f
  pe10/u5/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u5/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u14/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe9/u14/out_reg[1]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe9/u14/out[1] (regist_7bit_44)                         0.00       0.21 f
  pe9/t_i_1_out[1] (PE_11)                                0.00       0.21 f
  pe10/t_i_1_in[1] (PE_10)                                0.00       0.21 f
  pe10/u5/in[1] (regist_7bit_43)                          0.00       0.21 f
  pe10/u5/out_reg[1]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u5/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u14/out_reg[2]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe9/u14/out_reg[2]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe9/u14/out[2] (regist_7bit_44)                         0.00       0.21 f
  pe9/t_i_1_out[2] (PE_11)                                0.00       0.21 f
  pe10/t_i_1_in[2] (PE_10)                                0.00       0.21 f
  pe10/u5/in[2] (regist_7bit_43)                          0.00       0.21 f
  pe10/u5/out_reg[2]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u5/out_reg[2]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u14/out_reg[4]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe9/u14/out_reg[4]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe9/u14/out[4] (regist_7bit_44)                         0.00       0.21 f
  pe9/t_i_1_out[4] (PE_11)                                0.00       0.21 f
  pe10/t_i_1_in[4] (PE_10)                                0.00       0.21 f
  pe10/u5/in[4] (regist_7bit_43)                          0.00       0.21 f
  pe10/u5/out_reg[4]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u5/out_reg[4]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u14/out_reg[5]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe9/u14/out_reg[5]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe9/u14/out[5] (regist_7bit_44)                         0.00       0.21 f
  pe9/t_i_1_out[5] (PE_11)                                0.00       0.21 f
  pe10/t_i_1_in[5] (PE_10)                                0.00       0.21 f
  pe10/u5/in[5] (regist_7bit_43)                          0.00       0.21 f
  pe10/u5/out_reg[5]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u5/out_reg[5]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe9/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe10/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe9/u14/out_reg[6]/CK (LVT_DRNQHSV2)                    0.00 #     0.10 r
  pe9/u14/out_reg[6]/Q (LVT_DRNQHSV2)                     0.11       0.21 f
  pe9/u14/out[6] (regist_7bit_44)                         0.00       0.21 f
  pe9/t_i_1_out[6] (PE_11)                                0.00       0.21 f
  pe10/t_i_1_in[6] (PE_10)                                0.00       0.21 f
  pe10/u5/in[6] (regist_7bit_43)                          0.00       0.21 f
  pe10/u5/out_reg[6]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u5/out_reg[6]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe10/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe11/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u12/out_reg[0]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe10/u12/out_reg[0]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe10/u12/out[0] (regist_8bit_61)                        0.00       0.21 f
  pe10/a_out[0] (PE_10)                                   0.00       0.21 f
  pe11/a_in[0] (PE_9)                                     0.00       0.21 f
  pe11/u0/in[0] (regist_8bit_59)                          0.00       0.21 f
  pe11/u0/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe11/u0/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe10/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe11/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u13/out_reg[0]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe10/u13/out_reg[0]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe10/u13/out[0] (regist_8bit_60)                        0.00       0.21 f
  pe10/g_out[0] (PE_10)                                   0.00       0.21 f
  pe11/g_in[0] (PE_9)                                     0.00       0.21 f
  pe11/u2/in[0] (regist_8bit_57)                          0.00       0.21 f
  pe11/u2/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe11/u2/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe10/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe11/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u14/out_reg[4]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe10/u14/out_reg[4]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe10/u14/out[4] (regist_7bit_40)                        0.00       0.21 f
  pe10/t_i_1_out[4] (PE_10)                               0.00       0.21 f
  pe11/t_i_1_in[4] (PE_9)                                 0.00       0.21 f
  pe11/u5/in[4] (regist_7bit_39)                          0.00       0.21 f
  pe11/u5/out_reg[4]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe11/u5/out_reg[4]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe10/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe11/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe10/u14/out_reg[6]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe10/u14/out_reg[6]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe10/u14/out[6] (regist_7bit_40)                        0.00       0.21 f
  pe10/t_i_1_out[6] (PE_10)                               0.00       0.21 f
  pe11/t_i_1_in[6] (PE_9)                                 0.00       0.21 f
  pe11/u5/in[6] (regist_7bit_39)                          0.00       0.21 f
  pe11/u5/out_reg[6]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe11/u5/out_reg[6]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe11/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe12/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe11/u12/out_reg[0]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe11/u12/out_reg[0]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe11/u12/out[0] (regist_8bit_55)                        0.00       0.21 f
  pe11/a_out[0] (PE_9)                                    0.00       0.21 f
  pe12/a_in[0] (PE_8)                                     0.00       0.21 f
  pe12/u0/in[0] (regist_8bit_53)                          0.00       0.21 f
  pe12/u0/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe12/u0/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe11/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe12/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe11/u13/out_reg[0]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe11/u13/out_reg[0]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe11/u13/out[0] (regist_8bit_54)                        0.00       0.21 f
  pe11/g_out[0] (PE_9)                                    0.00       0.21 f
  pe12/g_in[0] (PE_8)                                     0.00       0.21 f
  pe12/u2/in[0] (regist_8bit_51)                          0.00       0.21 f
  pe12/u2/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe12/u2/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe11/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe12/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe11/u14/out_reg[2]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe11/u14/out_reg[2]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe11/u14/out[2] (regist_7bit_36)                        0.00       0.21 f
  pe11/t_i_1_out[2] (PE_9)                                0.00       0.21 f
  pe12/t_i_1_in[2] (PE_8)                                 0.00       0.21 f
  pe12/u5/in[2] (regist_7bit_35)                          0.00       0.21 f
  pe12/u5/out_reg[2]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe12/u5/out_reg[2]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe11/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe12/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe11/u14/out_reg[5]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe11/u14/out_reg[5]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe11/u14/out[5] (regist_7bit_36)                        0.00       0.21 f
  pe11/t_i_1_out[5] (PE_9)                                0.00       0.21 f
  pe12/t_i_1_in[5] (PE_8)                                 0.00       0.21 f
  pe12/u5/in[5] (regist_7bit_35)                          0.00       0.21 f
  pe12/u5/out_reg[5]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe12/u5/out_reg[5]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe11/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe12/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe11/u14/out_reg[6]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe11/u14/out_reg[6]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe11/u14/out[6] (regist_7bit_36)                        0.00       0.21 f
  pe11/t_i_1_out[6] (PE_9)                                0.00       0.21 f
  pe12/t_i_1_in[6] (PE_8)                                 0.00       0.21 f
  pe12/u5/in[6] (regist_7bit_35)                          0.00       0.21 f
  pe12/u5/out_reg[6]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe12/u5/out_reg[6]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe12/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe13/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe12/u12/out_reg[0]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe12/u12/out_reg[0]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe12/u12/out[0] (regist_8bit_49)                        0.00       0.21 f
  pe12/a_out[0] (PE_8)                                    0.00       0.21 f
  pe13/a_in[0] (PE_7)                                     0.00       0.21 f
  pe13/u0/in[0] (regist_8bit_47)                          0.00       0.21 f
  pe13/u0/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe13/u0/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe12/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe13/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe12/u13/out_reg[0]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe12/u13/out_reg[0]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe12/u13/out[0] (regist_8bit_48)                        0.00       0.21 f
  pe12/g_out[0] (PE_8)                                    0.00       0.21 f
  pe13/g_in[0] (PE_7)                                     0.00       0.21 f
  pe13/u2/in[0] (regist_8bit_45)                          0.00       0.21 f
  pe13/u2/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe13/u2/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe12/u14/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe13/u5/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe12/u14/out_reg[0]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe12/u14/out_reg[0]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe12/u14/out[0] (regist_7bit_32)                        0.00       0.21 f
  pe12/t_i_1_out[0] (PE_8)                                0.00       0.21 f
  pe13/t_i_1_in[0] (PE_7)                                 0.00       0.21 f
  pe13/u5/in[0] (regist_7bit_31)                          0.00       0.21 f
  pe13/u5/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe13/u5/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe12/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe13/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe12/u14/out_reg[4]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe12/u14/out_reg[4]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe12/u14/out[4] (regist_7bit_32)                        0.00       0.21 f
  pe12/t_i_1_out[4] (PE_8)                                0.00       0.21 f
  pe13/t_i_1_in[4] (PE_7)                                 0.00       0.21 f
  pe13/u5/in[4] (regist_7bit_31)                          0.00       0.21 f
  pe13/u5/out_reg[4]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe13/u5/out_reg[4]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe13/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe14/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe13/u12/out_reg[0]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe13/u12/out_reg[0]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe13/u12/out[0] (regist_8bit_43)                        0.00       0.21 f
  pe13/a_out[0] (PE_7)                                    0.00       0.21 f
  pe14/a_in[0] (PE_6)                                     0.00       0.21 f
  pe14/u0/in[0] (regist_8bit_41)                          0.00       0.21 f
  pe14/u0/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe14/u0/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe13/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe14/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe13/u13/out_reg[0]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe13/u13/out_reg[0]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe13/u13/out[0] (regist_8bit_42)                        0.00       0.21 f
  pe13/g_out[0] (PE_7)                                    0.00       0.21 f
  pe14/g_in[0] (PE_6)                                     0.00       0.21 f
  pe14/u2/in[0] (regist_8bit_39)                          0.00       0.21 f
  pe14/u2/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe14/u2/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe13/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe14/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe13/u14/out_reg[1]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe13/u14/out_reg[1]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe13/u14/out[1] (regist_7bit_28)                        0.00       0.21 f
  pe13/t_i_1_out[1] (PE_7)                                0.00       0.21 f
  pe14/t_i_1_in[1] (PE_6)                                 0.00       0.21 f
  pe14/u5/in[1] (regist_7bit_27)                          0.00       0.21 f
  pe14/u5/out_reg[1]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe14/u5/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe13/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe14/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe13/u14/out_reg[2]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe13/u14/out_reg[2]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe13/u14/out[2] (regist_7bit_28)                        0.00       0.21 f
  pe13/t_i_1_out[2] (PE_7)                                0.00       0.21 f
  pe14/t_i_1_in[2] (PE_6)                                 0.00       0.21 f
  pe14/u5/in[2] (regist_7bit_27)                          0.00       0.21 f
  pe14/u5/out_reg[2]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe14/u5/out_reg[2]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe13/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe14/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe13/u14/out_reg[6]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe13/u14/out_reg[6]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe13/u14/out[6] (regist_7bit_28)                        0.00       0.21 f
  pe13/t_i_1_out[6] (PE_7)                                0.00       0.21 f
  pe14/t_i_1_in[6] (PE_6)                                 0.00       0.21 f
  pe14/u5/in[6] (regist_7bit_27)                          0.00       0.21 f
  pe14/u5/out_reg[6]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe14/u5/out_reg[6]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe14/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe15/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe14/u12/out_reg[0]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe14/u12/out_reg[0]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe14/u12/out[0] (regist_8bit_37)                        0.00       0.21 f
  pe14/a_out[0] (PE_6)                                    0.00       0.21 f
  pe15/a_in[0] (PE_5)                                     0.00       0.21 f
  pe15/u0/in[0] (regist_8bit_35)                          0.00       0.21 f
  pe15/u0/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe15/u0/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe14/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe15/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe14/u13/out_reg[0]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe14/u13/out_reg[0]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe14/u13/out[0] (regist_8bit_36)                        0.00       0.21 f
  pe14/g_out[0] (PE_6)                                    0.00       0.21 f
  pe15/g_in[0] (PE_5)                                     0.00       0.21 f
  pe15/u2/in[0] (regist_8bit_33)                          0.00       0.21 f
  pe15/u2/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe15/u2/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe14/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe15/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe14/u14/out_reg[1]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe14/u14/out_reg[1]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe14/u14/out[1] (regist_7bit_24)                        0.00       0.21 f
  pe14/t_i_1_out[1] (PE_6)                                0.00       0.21 f
  pe15/t_i_1_in[1] (PE_5)                                 0.00       0.21 f
  pe15/u5/in[1] (regist_7bit_23)                          0.00       0.21 f
  pe15/u5/out_reg[1]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe15/u5/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe14/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe15/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe14/u14/out_reg[2]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe14/u14/out_reg[2]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe14/u14/out[2] (regist_7bit_24)                        0.00       0.21 f
  pe14/t_i_1_out[2] (PE_6)                                0.00       0.21 f
  pe15/t_i_1_in[2] (PE_5)                                 0.00       0.21 f
  pe15/u5/in[2] (regist_7bit_23)                          0.00       0.21 f
  pe15/u5/out_reg[2]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe15/u5/out_reg[2]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe14/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe15/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe14/u14/out_reg[3]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe14/u14/out_reg[3]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe14/u14/out[3] (regist_7bit_24)                        0.00       0.21 f
  pe14/t_i_1_out[3] (PE_6)                                0.00       0.21 f
  pe15/t_i_1_in[3] (PE_5)                                 0.00       0.21 f
  pe15/u5/in[3] (regist_7bit_23)                          0.00       0.21 f
  pe15/u5/out_reg[3]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe15/u5/out_reg[3]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe14/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe15/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe14/u14/out_reg[4]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe14/u14/out_reg[4]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe14/u14/out[4] (regist_7bit_24)                        0.00       0.21 f
  pe14/t_i_1_out[4] (PE_6)                                0.00       0.21 f
  pe15/t_i_1_in[4] (PE_5)                                 0.00       0.21 f
  pe15/u5/in[4] (regist_7bit_23)                          0.00       0.21 f
  pe15/u5/out_reg[4]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe15/u5/out_reg[4]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe14/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe15/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe14/u14/out_reg[5]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe14/u14/out_reg[5]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe14/u14/out[5] (regist_7bit_24)                        0.00       0.21 f
  pe14/t_i_1_out[5] (PE_6)                                0.00       0.21 f
  pe15/t_i_1_in[5] (PE_5)                                 0.00       0.21 f
  pe15/u5/in[5] (regist_7bit_23)                          0.00       0.21 f
  pe15/u5/out_reg[5]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe15/u5/out_reg[5]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe14/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe15/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe14/u14/out_reg[6]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe14/u14/out_reg[6]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe14/u14/out[6] (regist_7bit_24)                        0.00       0.21 f
  pe14/t_i_1_out[6] (PE_6)                                0.00       0.21 f
  pe15/t_i_1_in[6] (PE_5)                                 0.00       0.21 f
  pe15/u5/in[6] (regist_7bit_23)                          0.00       0.21 f
  pe15/u5/out_reg[6]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe15/u5/out_reg[6]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe15/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe16/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe15/u12/out_reg[0]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe15/u12/out_reg[0]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe15/u12/out[0] (regist_8bit_31)                        0.00       0.21 f
  pe15/a_out[0] (PE_5)                                    0.00       0.21 f
  pe16/a_in[0] (PE_4)                                     0.00       0.21 f
  pe16/u0/in[0] (regist_8bit_29)                          0.00       0.21 f
  pe16/u0/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe16/u0/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe15/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe16/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe15/u13/out_reg[0]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe15/u13/out_reg[0]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe15/u13/out[0] (regist_8bit_30)                        0.00       0.21 f
  pe15/g_out[0] (PE_5)                                    0.00       0.21 f
  pe16/g_in[0] (PE_4)                                     0.00       0.21 f
  pe16/u2/in[0] (regist_8bit_27)                          0.00       0.21 f
  pe16/u2/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe16/u2/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe15/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe16/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe15/u14/out_reg[6]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe15/u14/out_reg[6]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe15/u14/out[6] (regist_7bit_20)                        0.00       0.21 f
  pe15/t_i_1_out[6] (PE_5)                                0.00       0.21 f
  pe16/t_i_1_in[6] (PE_4)                                 0.00       0.21 f
  pe16/u5/in[6] (regist_7bit_19)                          0.00       0.21 f
  pe16/u5/out_reg[6]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe16/u5/out_reg[6]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe16/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe17/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe16/u12/out_reg[0]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe16/u12/out_reg[0]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe16/u12/out[0] (regist_8bit_25)                        0.00       0.21 f
  pe16/a_out[0] (PE_4)                                    0.00       0.21 f
  pe17/a_in[0] (PE_3)                                     0.00       0.21 f
  pe17/u0/in[0] (regist_8bit_23)                          0.00       0.21 f
  pe17/u0/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe17/u0/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe16/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe17/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe16/u13/out_reg[0]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe16/u13/out_reg[0]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe16/u13/out[0] (regist_8bit_24)                        0.00       0.21 f
  pe16/g_out[0] (PE_4)                                    0.00       0.21 f
  pe17/g_in[0] (PE_3)                                     0.00       0.21 f
  pe17/u2/in[0] (regist_8bit_21)                          0.00       0.21 f
  pe17/u2/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe17/u2/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe16/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe17/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe16/u14/out_reg[1]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe16/u14/out_reg[1]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe16/u14/out[1] (regist_7bit_16)                        0.00       0.21 f
  pe16/t_i_1_out[1] (PE_4)                                0.00       0.21 f
  pe17/t_i_1_in[1] (PE_3)                                 0.00       0.21 f
  pe17/u5/in[1] (regist_7bit_15)                          0.00       0.21 f
  pe17/u5/out_reg[1]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe17/u5/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe16/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe17/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe16/u14/out_reg[2]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe16/u14/out_reg[2]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe16/u14/out[2] (regist_7bit_16)                        0.00       0.21 f
  pe16/t_i_1_out[2] (PE_4)                                0.00       0.21 f
  pe17/t_i_1_in[2] (PE_3)                                 0.00       0.21 f
  pe17/u5/in[2] (regist_7bit_15)                          0.00       0.21 f
  pe17/u5/out_reg[2]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe17/u5/out_reg[2]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe16/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe17/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe16/u14/out_reg[6]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe16/u14/out_reg[6]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe16/u14/out[6] (regist_7bit_16)                        0.00       0.21 f
  pe16/t_i_1_out[6] (PE_4)                                0.00       0.21 f
  pe17/t_i_1_in[6] (PE_3)                                 0.00       0.21 f
  pe17/u5/in[6] (regist_7bit_15)                          0.00       0.21 f
  pe17/u5/out_reg[6]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe17/u5/out_reg[6]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe17/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe18/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe17/u12/out_reg[0]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe17/u12/out_reg[0]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe17/u12/out[0] (regist_8bit_19)                        0.00       0.21 f
  pe17/a_out[0] (PE_3)                                    0.00       0.21 f
  pe18/a_in[0] (PE_2)                                     0.00       0.21 f
  pe18/u0/in[0] (regist_8bit_17)                          0.00       0.21 f
  pe18/u0/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe18/u0/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe17/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe18/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe17/u13/out_reg[0]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe17/u13/out_reg[0]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe17/u13/out[0] (regist_8bit_18)                        0.00       0.21 f
  pe17/g_out[0] (PE_3)                                    0.00       0.21 f
  pe18/g_in[0] (PE_2)                                     0.00       0.21 f
  pe18/u2/in[0] (regist_8bit_15)                          0.00       0.21 f
  pe18/u2/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe18/u2/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe17/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe18/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe17/u14/out_reg[1]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe17/u14/out_reg[1]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe17/u14/out[1] (regist_7bit_12)                        0.00       0.21 f
  pe17/t_i_1_out[1] (PE_3)                                0.00       0.21 f
  pe18/t_i_1_in[1] (PE_2)                                 0.00       0.21 f
  pe18/u5/in[1] (regist_7bit_11)                          0.00       0.21 f
  pe18/u5/out_reg[1]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe18/u5/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe17/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe18/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe17/u14/out_reg[2]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe17/u14/out_reg[2]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe17/u14/out[2] (regist_7bit_12)                        0.00       0.21 f
  pe17/t_i_1_out[2] (PE_3)                                0.00       0.21 f
  pe18/t_i_1_in[2] (PE_2)                                 0.00       0.21 f
  pe18/u5/in[2] (regist_7bit_11)                          0.00       0.21 f
  pe18/u5/out_reg[2]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe18/u5/out_reg[2]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe17/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe18/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe17/u14/out_reg[5]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe17/u14/out_reg[5]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe17/u14/out[5] (regist_7bit_12)                        0.00       0.21 f
  pe17/t_i_1_out[5] (PE_3)                                0.00       0.21 f
  pe18/t_i_1_in[5] (PE_2)                                 0.00       0.21 f
  pe18/u5/in[5] (regist_7bit_11)                          0.00       0.21 f
  pe18/u5/out_reg[5]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe18/u5/out_reg[5]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe18/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe19/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe18/u12/out_reg[0]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe18/u12/out_reg[0]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe18/u12/out[0] (regist_8bit_13)                        0.00       0.21 f
  pe18/a_out[0] (PE_2)                                    0.00       0.21 f
  pe19/a_in[0] (PE_1)                                     0.00       0.21 f
  pe19/u0/in[0] (regist_8bit_11)                          0.00       0.21 f
  pe19/u0/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe19/u0/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe18/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe19/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe18/u13/out_reg[0]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe18/u13/out_reg[0]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe18/u13/out[0] (regist_8bit_12)                        0.00       0.21 f
  pe18/g_out[0] (PE_2)                                    0.00       0.21 f
  pe19/g_in[0] (PE_1)                                     0.00       0.21 f
  pe19/u2/in[0] (regist_8bit_9)                           0.00       0.21 f
  pe19/u2/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe19/u2/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe18/u14/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe19/u5/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe18/u14/out_reg[0]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe18/u14/out_reg[0]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe18/u14/out[0] (regist_7bit_8)                         0.00       0.21 f
  pe18/t_i_1_out[0] (PE_2)                                0.00       0.21 f
  pe19/t_i_1_in[0] (PE_1)                                 0.00       0.21 f
  pe19/u5/in[0] (regist_7bit_7)                           0.00       0.21 f
  pe19/u5/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe19/u5/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe18/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe19/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe18/u14/out_reg[1]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe18/u14/out_reg[1]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe18/u14/out[1] (regist_7bit_8)                         0.00       0.21 f
  pe18/t_i_1_out[1] (PE_2)                                0.00       0.21 f
  pe19/t_i_1_in[1] (PE_1)                                 0.00       0.21 f
  pe19/u5/in[1] (regist_7bit_7)                           0.00       0.21 f
  pe19/u5/out_reg[1]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe19/u5/out_reg[1]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe19/u12/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe20/u0/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe19/u12/out_reg[0]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe19/u12/out_reg[0]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe19/u12/out[0] (regist_8bit_7)                         0.00       0.21 f
  pe19/a_out[0] (PE_1)                                    0.00       0.21 f
  pe20/a_in[0] (PE_0)                                     0.00       0.21 f
  pe20/u0/in[0] (regist_8bit_5)                           0.00       0.21 f
  pe20/u0/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe20/u0/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe19/u13/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe20/u2/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe19/u13/out_reg[0]/CK (LVT_DRNQHSV2)                   0.00 #     0.10 r
  pe19/u13/out_reg[0]/Q (LVT_DRNQHSV2)                    0.11       0.21 f
  pe19/u13/out[0] (regist_8bit_6)                         0.00       0.21 f
  pe19/g_out[0] (PE_1)                                    0.00       0.21 f
  pe20/g_in[0] (PE_0)                                     0.00       0.21 f
  pe20/u2/in[0] (regist_8bit_3)                           0.00       0.21 f
  pe20/u2/out_reg[0]/D (LVT_DRNQHSV2)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe20/u2/out_reg[0]/CK (LVT_DRNQHSV2)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[0]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u14/out_reg[0]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u14/out[0] (regist_7bit_80)                         0.00       0.21 f
  pe0/t_i_1_out[0] (PE_20)                                0.00       0.21 f
  pe1/t_i_1_in[0] (PE_19)                                 0.00       0.21 f
  pe1/u5/in[0] (regist_7bit_79)                           0.00       0.21 f
  pe1/u5/out_reg[0]/D (LVT_DRNQHSV4)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[0]/CK (LVT_DRNQHSV4)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[1]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u14/out_reg[1]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u14/out[1] (regist_7bit_80)                         0.00       0.21 f
  pe0/t_i_1_out[1] (PE_20)                                0.00       0.21 f
  pe1/t_i_1_in[1] (PE_19)                                 0.00       0.21 f
  pe1/u5/in[1] (regist_7bit_79)                           0.00       0.21 f
  pe1/u5/out_reg[1]/D (LVT_DRNQHSV4)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[1]/CK (LVT_DRNQHSV4)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[2]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u14/out_reg[2]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u14/out[2] (regist_7bit_80)                         0.00       0.21 f
  pe0/t_i_1_out[2] (PE_20)                                0.00       0.21 f
  pe1/t_i_1_in[2] (PE_19)                                 0.00       0.21 f
  pe1/u5/in[2] (regist_7bit_79)                           0.00       0.21 f
  pe1/u5/out_reg[2]/D (LVT_DRNQHSV4)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[2]/CK (LVT_DRNQHSV4)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[3]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u14/out_reg[3]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u14/out[3] (regist_7bit_80)                         0.00       0.21 f
  pe0/t_i_1_out[3] (PE_20)                                0.00       0.21 f
  pe1/t_i_1_in[3] (PE_19)                                 0.00       0.21 f
  pe1/u5/in[3] (regist_7bit_79)                           0.00       0.21 f
  pe1/u5/out_reg[3]/D (LVT_DRNQHSV4)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[3]/CK (LVT_DRNQHSV4)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe13/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe14/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe13/u14/out_reg[5]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe13/u14/out_reg[5]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe13/u14/out[5] (regist_7bit_28)                        0.00       0.21 f
  pe13/t_i_1_out[5] (PE_7)                                0.00       0.21 f
  pe14/t_i_1_in[5] (PE_6)                                 0.00       0.21 f
  pe14/u5/in[5] (regist_7bit_27)                          0.00       0.21 f
  pe14/u5/out_reg[5]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe14/u5/out_reg[5]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe15/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe16/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe15/u14/out_reg[3]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe15/u14/out_reg[3]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe15/u14/out[3] (regist_7bit_20)                        0.00       0.21 f
  pe15/t_i_1_out[3] (PE_5)                                0.00       0.21 f
  pe16/t_i_1_in[3] (PE_4)                                 0.00       0.21 f
  pe16/u5/in[3] (regist_7bit_19)                          0.00       0.21 f
  pe16/u5/out_reg[3]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe16/u5/out_reg[3]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe15/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe16/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe15/u14/out_reg[4]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe15/u14/out_reg[4]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe15/u14/out[4] (regist_7bit_20)                        0.00       0.21 f
  pe15/t_i_1_out[4] (PE_5)                                0.00       0.21 f
  pe16/t_i_1_in[4] (PE_4)                                 0.00       0.21 f
  pe16/u5/in[4] (regist_7bit_19)                          0.00       0.21 f
  pe16/u5/out_reg[4]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe16/u5/out_reg[4]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe16/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe17/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe16/u14/out_reg[4]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe16/u14/out_reg[4]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe16/u14/out[4] (regist_7bit_16)                        0.00       0.21 f
  pe16/t_i_1_out[4] (PE_4)                                0.00       0.21 f
  pe17/t_i_1_in[4] (PE_3)                                 0.00       0.21 f
  pe17/u5/in[4] (regist_7bit_15)                          0.00       0.21 f
  pe17/u5/out_reg[4]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe17/u5/out_reg[4]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe16/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe17/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe16/u14/out_reg[5]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe16/u14/out_reg[5]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe16/u14/out[5] (regist_7bit_16)                        0.00       0.21 f
  pe16/t_i_1_out[5] (PE_4)                                0.00       0.21 f
  pe17/t_i_1_in[5] (PE_3)                                 0.00       0.21 f
  pe17/u5/in[5] (regist_7bit_15)                          0.00       0.21 f
  pe17/u5/out_reg[5]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe17/u5/out_reg[5]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe17/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe18/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe17/u14/out_reg[4]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe17/u14/out_reg[4]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe17/u14/out[4] (regist_7bit_12)                        0.00       0.21 f
  pe17/t_i_1_out[4] (PE_3)                                0.00       0.21 f
  pe18/t_i_1_in[4] (PE_2)                                 0.00       0.21 f
  pe18/u5/in[4] (regist_7bit_11)                          0.00       0.21 f
  pe18/u5/out_reg[4]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe18/u5/out_reg[4]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe18/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe19/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe18/u14/out_reg[3]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe18/u14/out_reg[3]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe18/u14/out[3] (regist_7bit_8)                         0.00       0.21 f
  pe18/t_i_1_out[3] (PE_2)                                0.00       0.21 f
  pe19/t_i_1_in[3] (PE_1)                                 0.00       0.21 f
  pe19/u5/in[3] (regist_7bit_7)                           0.00       0.21 f
  pe19/u5/out_reg[3]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe19/u5/out_reg[3]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe18/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe19/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe18/u14/out_reg[4]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe18/u14/out_reg[4]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe18/u14/out[4] (regist_7bit_8)                         0.00       0.21 f
  pe18/t_i_1_out[4] (PE_2)                                0.00       0.21 f
  pe19/t_i_1_in[4] (PE_1)                                 0.00       0.21 f
  pe19/u5/in[4] (regist_7bit_7)                           0.00       0.21 f
  pe19/u5/out_reg[4]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe19/u5/out_reg[4]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe18/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe19/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe18/u14/out_reg[5]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe18/u14/out_reg[5]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe18/u14/out[5] (regist_7bit_8)                         0.00       0.21 f
  pe18/t_i_1_out[5] (PE_2)                                0.00       0.21 f
  pe19/t_i_1_in[5] (PE_1)                                 0.00       0.21 f
  pe19/u5/in[5] (regist_7bit_7)                           0.00       0.21 f
  pe19/u5/out_reg[5]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe19/u5/out_reg[5]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe19/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe20/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe19/u14/out_reg[2]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe19/u14/out_reg[2]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe19/u14/out[2] (regist_7bit_4)                         0.00       0.21 f
  pe19/t_i_1_out[2] (PE_1)                                0.00       0.21 f
  pe20/t_i_1_in[2] (PE_0)                                 0.00       0.21 f
  pe20/u5/in[2] (regist_7bit_3)                           0.00       0.21 f
  pe20/u5/out_reg[2]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe20/u5/out_reg[2]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe19/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe20/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe19/u14/out_reg[3]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe19/u14/out_reg[3]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe19/u14/out[3] (regist_7bit_4)                         0.00       0.21 f
  pe19/t_i_1_out[3] (PE_1)                                0.00       0.21 f
  pe20/t_i_1_in[3] (PE_0)                                 0.00       0.21 f
  pe20/u5/in[3] (regist_7bit_3)                           0.00       0.21 f
  pe20/u5/out_reg[3]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe20/u5/out_reg[3]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe19/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe20/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe19/u14/out_reg[4]/CK (LVT_DRNQHSV1)                   0.00 #     0.10 r
  pe19/u14/out_reg[4]/Q (LVT_DRNQHSV1)                    0.11       0.21 f
  pe19/u14/out[4] (regist_7bit_4)                         0.00       0.21 f
  pe19/t_i_1_out[4] (PE_1)                                0.00       0.21 f
  pe20/t_i_1_in[4] (PE_0)                                 0.00       0.21 f
  pe20/u5/in[4] (regist_7bit_3)                           0.00       0.21 f
  pe20/u5/out_reg[4]/D (LVT_DRNQHSV4)                     0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe20/u5/out_reg[4]/CK (LVT_DRNQHSV4)                    0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[1]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u12/out_reg[1]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u12/out[1] (regist_8bit_121)                        0.00       0.21 f
  pe0/a_out[1] (PE_20)                                    0.00       0.21 f
  pe1/a_in[1] (PE_19)                                     0.00       0.21 f
  pe1/u0/in[1] (regist_8bit_119)                          0.00       0.21 f
  pe1/u0/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[2]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u12/out_reg[2]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u12/out[2] (regist_8bit_121)                        0.00       0.21 f
  pe0/a_out[2] (PE_20)                                    0.00       0.21 f
  pe1/a_in[2] (PE_19)                                     0.00       0.21 f
  pe1/u0/in[2] (regist_8bit_119)                          0.00       0.21 f
  pe1/u0/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[3]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u12/out_reg[3]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u12/out[3] (regist_8bit_121)                        0.00       0.21 f
  pe0/a_out[3] (PE_20)                                    0.00       0.21 f
  pe1/a_in[3] (PE_19)                                     0.00       0.21 f
  pe1/u0/in[3] (regist_8bit_119)                          0.00       0.21 f
  pe1/u0/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[4]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u12/out_reg[4]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u12/out[4] (regist_8bit_121)                        0.00       0.21 f
  pe0/a_out[4] (PE_20)                                    0.00       0.21 f
  pe1/a_in[4] (PE_19)                                     0.00       0.21 f
  pe1/u0/in[4] (regist_8bit_119)                          0.00       0.21 f
  pe1/u0/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[5]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u12/out_reg[5]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u12/out[5] (regist_8bit_121)                        0.00       0.21 f
  pe0/a_out[5] (PE_20)                                    0.00       0.21 f
  pe1/a_in[5] (PE_19)                                     0.00       0.21 f
  pe1/u0/in[5] (regist_8bit_119)                          0.00       0.21 f
  pe1/u0/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[6]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u12/out_reg[6]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u12/out[6] (regist_8bit_121)                        0.00       0.21 f
  pe0/a_out[6] (PE_20)                                    0.00       0.21 f
  pe1/a_in[6] (PE_19)                                     0.00       0.21 f
  pe1/u0/in[6] (regist_8bit_119)                          0.00       0.21 f
  pe1/u0/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u12/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u0/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u12/out_reg[7]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u12/out_reg[7]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u12/out[7] (regist_8bit_121)                        0.00       0.21 f
  pe0/a_out[7] (PE_20)                                    0.00       0.21 f
  pe1/a_in[7] (PE_19)                                     0.00       0.21 f
  pe1/u0/in[7] (regist_8bit_119)                          0.00       0.21 f
  pe1/u0/out_reg[7]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u0/out_reg[7]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[1]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u13/out_reg[1]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u13/out[1] (regist_8bit_120)                        0.00       0.21 f
  pe0/g_out[1] (PE_20)                                    0.00       0.21 f
  pe1/g_in[1] (PE_19)                                     0.00       0.21 f
  pe1/u2/in[1] (regist_8bit_117)                          0.00       0.21 f
  pe1/u2/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[2]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u13/out_reg[2]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u13/out[2] (regist_8bit_120)                        0.00       0.21 f
  pe0/g_out[2] (PE_20)                                    0.00       0.21 f
  pe1/g_in[2] (PE_19)                                     0.00       0.21 f
  pe1/u2/in[2] (regist_8bit_117)                          0.00       0.21 f
  pe1/u2/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[3]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u13/out_reg[3]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u13/out[3] (regist_8bit_120)                        0.00       0.21 f
  pe0/g_out[3] (PE_20)                                    0.00       0.21 f
  pe1/g_in[3] (PE_19)                                     0.00       0.21 f
  pe1/u2/in[3] (regist_8bit_117)                          0.00       0.21 f
  pe1/u2/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[4]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u13/out_reg[4]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u13/out[4] (regist_8bit_120)                        0.00       0.21 f
  pe0/g_out[4] (PE_20)                                    0.00       0.21 f
  pe1/g_in[4] (PE_19)                                     0.00       0.21 f
  pe1/u2/in[4] (regist_8bit_117)                          0.00       0.21 f
  pe1/u2/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[5]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u13/out_reg[5]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u13/out[5] (regist_8bit_120)                        0.00       0.21 f
  pe0/g_out[5] (PE_20)                                    0.00       0.21 f
  pe1/g_in[5] (PE_19)                                     0.00       0.21 f
  pe1/u2/in[5] (regist_8bit_117)                          0.00       0.21 f
  pe1/u2/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[6]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u13/out_reg[6]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u13/out[6] (regist_8bit_120)                        0.00       0.21 f
  pe0/g_out[6] (PE_20)                                    0.00       0.21 f
  pe1/g_in[6] (PE_19)                                     0.00       0.21 f
  pe1/u2/in[6] (regist_8bit_117)                          0.00       0.21 f
  pe1/u2/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u13/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u2/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u13/out_reg[7]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u13/out_reg[7]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u13/out[7] (regist_8bit_120)                        0.00       0.21 f
  pe0/g_out[7] (PE_20)                                    0.00       0.21 f
  pe1/g_in[7] (PE_19)                                     0.00       0.21 f
  pe1/u2/in[7] (regist_8bit_117)                          0.00       0.21 f
  pe1/u2/out_reg[7]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u2/out_reg[7]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe0/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe1/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe0/u14/out_reg[4]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe0/u14/out_reg[4]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe0/u14/out[4] (regist_7bit_80)                         0.00       0.21 f
  pe0/t_i_1_out[4] (PE_20)                                0.00       0.21 f
  pe1/t_i_1_in[4] (PE_19)                                 0.00       0.21 f
  pe1/u5/in[4] (regist_7bit_79)                           0.00       0.21 f
  pe1/u5/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u5/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[1]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u12/out_reg[1]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u12/out[1] (regist_8bit_115)                        0.00       0.21 f
  pe1/a_out[1] (PE_19)                                    0.00       0.21 f
  pe2/a_in[1] (PE_18)                                     0.00       0.21 f
  pe2/u0/in[1] (regist_8bit_113)                          0.00       0.21 f
  pe2/u0/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[2]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u12/out_reg[2]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u12/out[2] (regist_8bit_115)                        0.00       0.21 f
  pe1/a_out[2] (PE_19)                                    0.00       0.21 f
  pe2/a_in[2] (PE_18)                                     0.00       0.21 f
  pe2/u0/in[2] (regist_8bit_113)                          0.00       0.21 f
  pe2/u0/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[3]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u12/out_reg[3]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u12/out[3] (regist_8bit_115)                        0.00       0.21 f
  pe1/a_out[3] (PE_19)                                    0.00       0.21 f
  pe2/a_in[3] (PE_18)                                     0.00       0.21 f
  pe2/u0/in[3] (regist_8bit_113)                          0.00       0.21 f
  pe2/u0/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[4]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u12/out_reg[4]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u12/out[4] (regist_8bit_115)                        0.00       0.21 f
  pe1/a_out[4] (PE_19)                                    0.00       0.21 f
  pe2/a_in[4] (PE_18)                                     0.00       0.21 f
  pe2/u0/in[4] (regist_8bit_113)                          0.00       0.21 f
  pe2/u0/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[5]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u12/out_reg[5]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u12/out[5] (regist_8bit_115)                        0.00       0.21 f
  pe1/a_out[5] (PE_19)                                    0.00       0.21 f
  pe2/a_in[5] (PE_18)                                     0.00       0.21 f
  pe2/u0/in[5] (regist_8bit_113)                          0.00       0.21 f
  pe2/u0/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[6]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u12/out_reg[6]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u12/out[6] (regist_8bit_115)                        0.00       0.21 f
  pe1/a_out[6] (PE_19)                                    0.00       0.21 f
  pe2/a_in[6] (PE_18)                                     0.00       0.21 f
  pe2/u0/in[6] (regist_8bit_113)                          0.00       0.21 f
  pe2/u0/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u12/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u0/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u12/out_reg[7]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u12/out_reg[7]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u12/out[7] (regist_8bit_115)                        0.00       0.21 f
  pe1/a_out[7] (PE_19)                                    0.00       0.21 f
  pe2/a_in[7] (PE_18)                                     0.00       0.21 f
  pe2/u0/in[7] (regist_8bit_113)                          0.00       0.21 f
  pe2/u0/out_reg[7]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u0/out_reg[7]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[1]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u13/out_reg[1]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u13/out[1] (regist_8bit_114)                        0.00       0.21 f
  pe1/g_out[1] (PE_19)                                    0.00       0.21 f
  pe2/g_in[1] (PE_18)                                     0.00       0.21 f
  pe2/u2/in[1] (regist_8bit_111)                          0.00       0.21 f
  pe2/u2/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[2]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u13/out_reg[2]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u13/out[2] (regist_8bit_114)                        0.00       0.21 f
  pe1/g_out[2] (PE_19)                                    0.00       0.21 f
  pe2/g_in[2] (PE_18)                                     0.00       0.21 f
  pe2/u2/in[2] (regist_8bit_111)                          0.00       0.21 f
  pe2/u2/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[3]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u13/out_reg[3]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u13/out[3] (regist_8bit_114)                        0.00       0.21 f
  pe1/g_out[3] (PE_19)                                    0.00       0.21 f
  pe2/g_in[3] (PE_18)                                     0.00       0.21 f
  pe2/u2/in[3] (regist_8bit_111)                          0.00       0.21 f
  pe2/u2/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[4]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u13/out_reg[4]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u13/out[4] (regist_8bit_114)                        0.00       0.21 f
  pe1/g_out[4] (PE_19)                                    0.00       0.21 f
  pe2/g_in[4] (PE_18)                                     0.00       0.21 f
  pe2/u2/in[4] (regist_8bit_111)                          0.00       0.21 f
  pe2/u2/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[5]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u13/out_reg[5]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u13/out[5] (regist_8bit_114)                        0.00       0.21 f
  pe1/g_out[5] (PE_19)                                    0.00       0.21 f
  pe2/g_in[5] (PE_18)                                     0.00       0.21 f
  pe2/u2/in[5] (regist_8bit_111)                          0.00       0.21 f
  pe2/u2/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[6]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u13/out_reg[6]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u13/out[6] (regist_8bit_114)                        0.00       0.21 f
  pe1/g_out[6] (PE_19)                                    0.00       0.21 f
  pe2/g_in[6] (PE_18)                                     0.00       0.21 f
  pe2/u2/in[6] (regist_8bit_111)                          0.00       0.21 f
  pe2/u2/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u13/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u2/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u13/out_reg[7]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u13/out_reg[7]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u13/out[7] (regist_8bit_114)                        0.00       0.21 f
  pe1/g_out[7] (PE_19)                                    0.00       0.21 f
  pe2/g_in[7] (PE_18)                                     0.00       0.21 f
  pe2/u2/in[7] (regist_8bit_111)                          0.00       0.21 f
  pe2/u2/out_reg[7]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u2/out_reg[7]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u14/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u5/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u14/out_reg[0]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u14/out_reg[0]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u14/out[0] (regist_7bit_76)                         0.00       0.21 f
  pe1/t_i_1_out[0] (PE_19)                                0.00       0.21 f
  pe2/t_i_1_in[0] (PE_18)                                 0.00       0.21 f
  pe2/u5/in[0] (regist_7bit_75)                           0.00       0.21 f
  pe2/u5/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u5/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u14/out_reg[1]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u14/out_reg[1]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u14/out[1] (regist_7bit_76)                         0.00       0.21 f
  pe1/t_i_1_out[1] (PE_19)                                0.00       0.21 f
  pe2/t_i_1_in[1] (PE_18)                                 0.00       0.21 f
  pe2/u5/in[1] (regist_7bit_75)                           0.00       0.21 f
  pe2/u5/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u5/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u14/out_reg[2]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u14/out_reg[2]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u14/out[2] (regist_7bit_76)                         0.00       0.21 f
  pe1/t_i_1_out[2] (PE_19)                                0.00       0.21 f
  pe2/t_i_1_in[2] (PE_18)                                 0.00       0.21 f
  pe2/u5/in[2] (regist_7bit_75)                           0.00       0.21 f
  pe2/u5/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u5/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u14/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u5/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u14/out_reg[3]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u14/out_reg[3]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u14/out[3] (regist_7bit_76)                         0.00       0.21 f
  pe1/t_i_1_out[3] (PE_19)                                0.00       0.21 f
  pe2/t_i_1_in[3] (PE_18)                                 0.00       0.21 f
  pe2/u5/in[3] (regist_7bit_75)                           0.00       0.21 f
  pe2/u5/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u5/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u14/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u5/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u14/out_reg[4]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u14/out_reg[4]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u14/out[4] (regist_7bit_76)                         0.00       0.21 f
  pe1/t_i_1_out[4] (PE_19)                                0.00       0.21 f
  pe2/t_i_1_in[4] (PE_18)                                 0.00       0.21 f
  pe2/u5/in[4] (regist_7bit_75)                           0.00       0.21 f
  pe2/u5/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u5/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe1/u14/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe2/u5/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe1/u14/out_reg[5]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe1/u14/out_reg[5]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe1/u14/out[5] (regist_7bit_76)                         0.00       0.21 f
  pe1/t_i_1_out[5] (PE_19)                                0.00       0.21 f
  pe2/t_i_1_in[5] (PE_18)                                 0.00       0.21 f
  pe2/u5/in[5] (regist_7bit_75)                           0.00       0.21 f
  pe2/u5/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u5/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u12/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u0/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u12/out_reg[1]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe2/u12/out_reg[1]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe2/u12/out[1] (regist_8bit_109)                        0.00       0.21 f
  pe2/a_out[1] (PE_18)                                    0.00       0.21 f
  pe3/a_in[1] (PE_17)                                     0.00       0.21 f
  pe3/u0/in[1] (regist_8bit_107)                          0.00       0.21 f
  pe3/u0/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u0/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u12/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u0/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u12/out_reg[2]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe2/u12/out_reg[2]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe2/u12/out[2] (regist_8bit_109)                        0.00       0.21 f
  pe2/a_out[2] (PE_18)                                    0.00       0.21 f
  pe3/a_in[2] (PE_17)                                     0.00       0.21 f
  pe3/u0/in[2] (regist_8bit_107)                          0.00       0.21 f
  pe3/u0/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u0/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u12/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u0/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u12/out_reg[3]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe2/u12/out_reg[3]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe2/u12/out[3] (regist_8bit_109)                        0.00       0.21 f
  pe2/a_out[3] (PE_18)                                    0.00       0.21 f
  pe3/a_in[3] (PE_17)                                     0.00       0.21 f
  pe3/u0/in[3] (regist_8bit_107)                          0.00       0.21 f
  pe3/u0/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u0/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u12/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u0/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u12/out_reg[4]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe2/u12/out_reg[4]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe2/u12/out[4] (regist_8bit_109)                        0.00       0.21 f
  pe2/a_out[4] (PE_18)                                    0.00       0.21 f
  pe3/a_in[4] (PE_17)                                     0.00       0.21 f
  pe3/u0/in[4] (regist_8bit_107)                          0.00       0.21 f
  pe3/u0/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u0/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u12/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u0/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u12/out_reg[5]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe2/u12/out_reg[5]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe2/u12/out[5] (regist_8bit_109)                        0.00       0.21 f
  pe2/a_out[5] (PE_18)                                    0.00       0.21 f
  pe3/a_in[5] (PE_17)                                     0.00       0.21 f
  pe3/u0/in[5] (regist_8bit_107)                          0.00       0.21 f
  pe3/u0/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u0/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u12/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u0/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u12/out_reg[6]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe2/u12/out_reg[6]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe2/u12/out[6] (regist_8bit_109)                        0.00       0.21 f
  pe2/a_out[6] (PE_18)                                    0.00       0.21 f
  pe3/a_in[6] (PE_17)                                     0.00       0.21 f
  pe3/u0/in[6] (regist_8bit_107)                          0.00       0.21 f
  pe3/u0/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u0/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u12/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u0/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u12/out_reg[7]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe2/u12/out_reg[7]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe2/u12/out[7] (regist_8bit_109)                        0.00       0.21 f
  pe2/a_out[7] (PE_18)                                    0.00       0.21 f
  pe3/a_in[7] (PE_17)                                     0.00       0.21 f
  pe3/u0/in[7] (regist_8bit_107)                          0.00       0.21 f
  pe3/u0/out_reg[7]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u0/out_reg[7]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u13/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u2/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u13/out_reg[1]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe2/u13/out_reg[1]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe2/u13/out[1] (regist_8bit_108)                        0.00       0.21 f
  pe2/g_out[1] (PE_18)                                    0.00       0.21 f
  pe3/g_in[1] (PE_17)                                     0.00       0.21 f
  pe3/u2/in[1] (regist_8bit_105)                          0.00       0.21 f
  pe3/u2/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u2/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u13/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u2/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u13/out_reg[2]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe2/u13/out_reg[2]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe2/u13/out[2] (regist_8bit_108)                        0.00       0.21 f
  pe2/g_out[2] (PE_18)                                    0.00       0.21 f
  pe3/g_in[2] (PE_17)                                     0.00       0.21 f
  pe3/u2/in[2] (regist_8bit_105)                          0.00       0.21 f
  pe3/u2/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u2/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u13/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u2/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u13/out_reg[3]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe2/u13/out_reg[3]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe2/u13/out[3] (regist_8bit_108)                        0.00       0.21 f
  pe2/g_out[3] (PE_18)                                    0.00       0.21 f
  pe3/g_in[3] (PE_17)                                     0.00       0.21 f
  pe3/u2/in[3] (regist_8bit_105)                          0.00       0.21 f
  pe3/u2/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u2/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u13/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u2/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u13/out_reg[4]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe2/u13/out_reg[4]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe2/u13/out[4] (regist_8bit_108)                        0.00       0.21 f
  pe2/g_out[4] (PE_18)                                    0.00       0.21 f
  pe3/g_in[4] (PE_17)                                     0.00       0.21 f
  pe3/u2/in[4] (regist_8bit_105)                          0.00       0.21 f
  pe3/u2/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u2/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u13/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u2/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u13/out_reg[5]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe2/u13/out_reg[5]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe2/u13/out[5] (regist_8bit_108)                        0.00       0.21 f
  pe2/g_out[5] (PE_18)                                    0.00       0.21 f
  pe3/g_in[5] (PE_17)                                     0.00       0.21 f
  pe3/u2/in[5] (regist_8bit_105)                          0.00       0.21 f
  pe3/u2/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u2/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u13/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u2/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u13/out_reg[6]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe2/u13/out_reg[6]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe2/u13/out[6] (regist_8bit_108)                        0.00       0.21 f
  pe2/g_out[6] (PE_18)                                    0.00       0.21 f
  pe3/g_in[6] (PE_17)                                     0.00       0.21 f
  pe3/u2/in[6] (regist_8bit_105)                          0.00       0.21 f
  pe3/u2/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u2/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u13/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u2/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u13/out_reg[7]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe2/u13/out_reg[7]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe2/u13/out[7] (regist_8bit_108)                        0.00       0.21 f
  pe2/g_out[7] (PE_18)                                    0.00       0.21 f
  pe3/g_in[7] (PE_17)                                     0.00       0.21 f
  pe3/u2/in[7] (regist_8bit_105)                          0.00       0.21 f
  pe3/u2/out_reg[7]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u2/out_reg[7]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[0]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe2/u14/out_reg[0]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe2/u14/out[0] (regist_7bit_72)                         0.00       0.21 f
  pe2/t_i_1_out[0] (PE_18)                                0.00       0.21 f
  pe3/t_i_1_in[0] (PE_17)                                 0.00       0.21 f
  pe3/u5/in[0] (regist_7bit_71)                           0.00       0.21 f
  pe3/u5/out_reg[0]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[0]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[1]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe2/u14/out_reg[1]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe2/u14/out[1] (regist_7bit_72)                         0.00       0.21 f
  pe2/t_i_1_out[1] (PE_18)                                0.00       0.21 f
  pe3/t_i_1_in[1] (PE_17)                                 0.00       0.21 f
  pe3/u5/in[1] (regist_7bit_71)                           0.00       0.21 f
  pe3/u5/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[2]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe2/u14/out_reg[2]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe2/u14/out[2] (regist_7bit_72)                         0.00       0.21 f
  pe2/t_i_1_out[2] (PE_18)                                0.00       0.21 f
  pe3/t_i_1_in[2] (PE_17)                                 0.00       0.21 f
  pe3/u5/in[2] (regist_7bit_71)                           0.00       0.21 f
  pe3/u5/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe2/u14/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe3/u5/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe2/u14/out_reg[6]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe2/u14/out_reg[6]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe2/u14/out[6] (regist_7bit_72)                         0.00       0.21 f
  pe2/t_i_1_out[6] (PE_18)                                0.00       0.21 f
  pe3/t_i_1_in[6] (PE_17)                                 0.00       0.21 f
  pe3/u5/in[6] (regist_7bit_71)                           0.00       0.21 f
  pe3/u5/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u5/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u12/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u0/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u12/out_reg[1]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe3/u12/out_reg[1]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe3/u12/out[1] (regist_8bit_103)                        0.00       0.21 f
  pe3/a_out[1] (PE_17)                                    0.00       0.21 f
  pe4/a_in[1] (PE_16)                                     0.00       0.21 f
  pe4/u0/in[1] (regist_8bit_101)                          0.00       0.21 f
  pe4/u0/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u0/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u12/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u0/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u12/out_reg[2]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe3/u12/out_reg[2]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe3/u12/out[2] (regist_8bit_103)                        0.00       0.21 f
  pe3/a_out[2] (PE_17)                                    0.00       0.21 f
  pe4/a_in[2] (PE_16)                                     0.00       0.21 f
  pe4/u0/in[2] (regist_8bit_101)                          0.00       0.21 f
  pe4/u0/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u0/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u12/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u0/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u12/out_reg[3]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe3/u12/out_reg[3]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe3/u12/out[3] (regist_8bit_103)                        0.00       0.21 f
  pe3/a_out[3] (PE_17)                                    0.00       0.21 f
  pe4/a_in[3] (PE_16)                                     0.00       0.21 f
  pe4/u0/in[3] (regist_8bit_101)                          0.00       0.21 f
  pe4/u0/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u0/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u12/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u0/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u12/out_reg[4]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe3/u12/out_reg[4]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe3/u12/out[4] (regist_8bit_103)                        0.00       0.21 f
  pe3/a_out[4] (PE_17)                                    0.00       0.21 f
  pe4/a_in[4] (PE_16)                                     0.00       0.21 f
  pe4/u0/in[4] (regist_8bit_101)                          0.00       0.21 f
  pe4/u0/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u0/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u12/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u0/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u12/out_reg[5]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe3/u12/out_reg[5]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe3/u12/out[5] (regist_8bit_103)                        0.00       0.21 f
  pe3/a_out[5] (PE_17)                                    0.00       0.21 f
  pe4/a_in[5] (PE_16)                                     0.00       0.21 f
  pe4/u0/in[5] (regist_8bit_101)                          0.00       0.21 f
  pe4/u0/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u0/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u12/out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u0/out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u12/out_reg[6]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe3/u12/out_reg[6]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe3/u12/out[6] (regist_8bit_103)                        0.00       0.21 f
  pe3/a_out[6] (PE_17)                                    0.00       0.21 f
  pe4/a_in[6] (PE_16)                                     0.00       0.21 f
  pe4/u0/in[6] (regist_8bit_101)                          0.00       0.21 f
  pe4/u0/out_reg[6]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u0/out_reg[6]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u12/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u0/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u12/out_reg[7]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe3/u12/out_reg[7]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe3/u12/out[7] (regist_8bit_103)                        0.00       0.21 f
  pe3/a_out[7] (PE_17)                                    0.00       0.21 f
  pe4/a_in[7] (PE_16)                                     0.00       0.21 f
  pe4/u0/in[7] (regist_8bit_101)                          0.00       0.21 f
  pe4/u0/out_reg[7]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u0/out_reg[7]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u13/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u2/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u13/out_reg[1]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe3/u13/out_reg[1]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe3/u13/out[1] (regist_8bit_102)                        0.00       0.21 f
  pe3/g_out[1] (PE_17)                                    0.00       0.21 f
  pe4/g_in[1] (PE_16)                                     0.00       0.21 f
  pe4/u2/in[1] (regist_8bit_99)                           0.00       0.21 f
  pe4/u2/out_reg[1]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u2/out_reg[1]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u13/out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u2/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u13/out_reg[2]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe3/u13/out_reg[2]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe3/u13/out[2] (regist_8bit_102)                        0.00       0.21 f
  pe3/g_out[2] (PE_17)                                    0.00       0.21 f
  pe4/g_in[2] (PE_16)                                     0.00       0.21 f
  pe4/u2/in[2] (regist_8bit_99)                           0.00       0.21 f
  pe4/u2/out_reg[2]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u2/out_reg[2]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u13/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u2/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u13/out_reg[3]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe3/u13/out_reg[3]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe3/u13/out[3] (regist_8bit_102)                        0.00       0.21 f
  pe3/g_out[3] (PE_17)                                    0.00       0.21 f
  pe4/g_in[3] (PE_16)                                     0.00       0.21 f
  pe4/u2/in[3] (regist_8bit_99)                           0.00       0.21 f
  pe4/u2/out_reg[3]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u2/out_reg[3]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u13/out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u2/out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u13/out_reg[4]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe3/u13/out_reg[4]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe3/u13/out[4] (regist_8bit_102)                        0.00       0.21 f
  pe3/g_out[4] (PE_17)                                    0.00       0.21 f
  pe4/g_in[4] (PE_16)                                     0.00       0.21 f
  pe4/u2/in[4] (regist_8bit_99)                           0.00       0.21 f
  pe4/u2/out_reg[4]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u2/out_reg[4]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: pe3/u13/out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pe4/u2/out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe3/u13/out_reg[5]/CK (LVT_DRNQHSV1)                    0.00 #     0.10 r
  pe3/u13/out_reg[5]/Q (LVT_DRNQHSV1)                     0.11       0.21 f
  pe3/u13/out[5] (regist_8bit_102)                        0.00       0.21 f
  pe3/g_out[5] (PE_17)                                    0.00       0.21 f
  pe4/g_in[5] (PE_16)                                     0.00       0.21 f
  pe4/u2/in[5] (regist_8bit_99)                           0.00       0.21 f
  pe4/u2/out_reg[5]/D (LVT_DRNQHSV2)                      0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  pe4/u2/out_reg[5]/CK (LVT_DRNQHSV2)                     0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


1
