18:25:08 INFO  : Registering command handlers for Vitis TCF services
18:25:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\desktop\2021-FPGA-Test-Dir\Lab5-DSP_HW\TestInstDSPReach\temp_xsdb_launch_script.tcl
18:25:12 INFO  : XSCT server has started successfully.
18:25:13 INFO  : Platform repository initialization has completed.
18:25:21 INFO  : Successfully done setting XSCT server connection channel  
18:25:21 INFO  : plnx-install-location is set to ''
18:25:21 INFO  : Successfully done query RDI_DATADIR 
18:25:21 INFO  : Successfully done setting workspace for the tool. 
18:33:34 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:33:34 INFO  : Result from executing command 'getPlatforms': 
18:33:34 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:33:35 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
18:33:46 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
18:52:39 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:52:39 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
18:56:58 INFO  : Checking for BSP changes to sync application flags for project 'TestInstDSPReach'...
18:57:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:57:54 INFO  : 'jtag frequency' command is executed.
18:57:54 INFO  : Context for 'APU' is selected.
18:57:54 INFO  : System reset is completed.
18:57:57 INFO  : 'after 3000' command is executed.
18:57:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:57:59 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach/_ide/bitstream/design_1_wrapper.bit"
18:57:59 INFO  : Context for 'APU' is selected.
18:57:59 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:57:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:00 INFO  : Context for 'APU' is selected.
18:58:00 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach/_ide/psinit/ps7_init.tcl' is done.
18:58:00 INFO  : 'ps7_init' command is executed.
18:58:00 INFO  : 'ps7_post_config' command is executed.
18:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:00 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach/Debug/TestInstDSPReach.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach/Debug/TestInstDSPReach.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:00 INFO  : 'con' command is executed.
18:58:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:58:00 INFO  : Disconnected from the channel tcfchan#2.
20:10:42 INFO  : Result from executing command 'getProjects': design_1_wrapper;design_1_wrapper_1
20:10:42 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
20:10:42 INFO  : Platform 'design_1_wrapper_1' is added to custom repositories.
20:10:52 INFO  : Platform 'design_1_wrapper_1' is added to custom repositories.
20:11:29 INFO  : Result from executing command 'getProjects': design_1_wrapper;design_1_wrapper_1
20:11:29 INFO  : Result from executing command 'getPlatforms': design_1_wrapper_1|D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_1/export/design_1_wrapper_1/design_1_wrapper_1.xpfm;design_1_wrapper|D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
20:11:29 INFO  : Checking for BSP changes to sync application flags for project 'TestInstDSPReach2'...
20:12:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:12:14 INFO  : 'jtag frequency' command is executed.
20:12:14 INFO  : Context for 'APU' is selected.
20:12:14 INFO  : System reset is completed.
20:12:17 INFO  : 'after 3000' command is executed.
20:12:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:12:20 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/bitstream/design_1_wrapper.bit"
20:12:20 INFO  : Context for 'APU' is selected.
20:12:20 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_1/export/design_1_wrapper_1/hw/design_1_wrapper.xsa'.
20:12:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:20 INFO  : Context for 'APU' is selected.
20:12:20 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/psinit/ps7_init.tcl' is done.
20:12:20 INFO  : 'ps7_init' command is executed.
20:12:20 INFO  : 'ps7_post_config' command is executed.
20:12:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:20 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/Debug/TestInstDSPReach2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_1/export/design_1_wrapper_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/Debug/TestInstDSPReach2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:20 INFO  : 'con' command is executed.
20:12:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:12:20 INFO  : Disconnected from the channel tcfchan#4.
20:13:55 INFO  : Checking for BSP changes to sync application flags for project 'TestInstDSPReach2'...
20:15:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:15:53 INFO  : 'jtag frequency' command is executed.
20:15:53 INFO  : Context for 'APU' is selected.
20:15:53 INFO  : System reset is completed.
20:15:56 INFO  : 'after 3000' command is executed.
20:15:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:15:59 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/bitstream/design_1_wrapper.bit"
20:15:59 INFO  : Context for 'APU' is selected.
20:15:59 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_1/export/design_1_wrapper_1/hw/design_1_wrapper.xsa'.
20:15:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:59 INFO  : Context for 'APU' is selected.
20:15:59 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/psinit/ps7_init.tcl' is done.
20:15:59 INFO  : 'ps7_init' command is executed.
20:15:59 INFO  : 'ps7_post_config' command is executed.
20:15:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:59 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/Debug/TestInstDSPReach2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_1/export/design_1_wrapper_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/Debug/TestInstDSPReach2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:00 INFO  : 'con' command is executed.
20:16:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:16:00 INFO  : Disconnected from the channel tcfchan#5.
20:16:35 INFO  : Checking for BSP changes to sync application flags for project 'TestInstDSPReach2'...
20:18:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:18:57 INFO  : 'jtag frequency' command is executed.
20:18:57 INFO  : Context for 'APU' is selected.
20:18:57 INFO  : System reset is completed.
20:19:00 INFO  : 'after 3000' command is executed.
20:19:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:19:02 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/bitstream/design_1_wrapper.bit"
20:19:02 INFO  : Context for 'APU' is selected.
20:19:02 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_1/export/design_1_wrapper_1/hw/design_1_wrapper.xsa'.
20:19:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:02 INFO  : Context for 'APU' is selected.
20:19:02 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/psinit/ps7_init.tcl' is done.
20:19:03 INFO  : 'ps7_init' command is executed.
20:19:03 INFO  : 'ps7_post_config' command is executed.
20:19:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:03 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/Debug/TestInstDSPReach2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_1/export/design_1_wrapper_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/Debug/TestInstDSPReach2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:03 INFO  : 'con' command is executed.
20:19:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:19:03 INFO  : Disconnected from the channel tcfchan#6.
20:46:11 INFO  : Checking for BSP changes to sync application flags for project 'TestInstDSPReach2'...
20:46:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:46:56 INFO  : 'jtag frequency' command is executed.
20:46:56 INFO  : Context for 'APU' is selected.
20:46:56 INFO  : System reset is completed.
20:46:59 INFO  : 'after 3000' command is executed.
20:46:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:47:02 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/bitstream/design_1_wrapper.bit"
20:47:02 INFO  : Context for 'APU' is selected.
20:47:02 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_1/export/design_1_wrapper_1/hw/design_1_wrapper.xsa'.
20:47:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:47:02 INFO  : Context for 'APU' is selected.
20:47:02 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/psinit/ps7_init.tcl' is done.
20:47:02 INFO  : 'ps7_init' command is executed.
20:47:02 INFO  : 'ps7_post_config' command is executed.
20:47:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:03 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/Debug/TestInstDSPReach2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:47:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:47:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_1/export/design_1_wrapper_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/Debug/TestInstDSPReach2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:47:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:03 INFO  : 'con' command is executed.
20:47:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:47:03 INFO  : Disconnected from the channel tcfchan#7.
20:49:49 INFO  : Checking for BSP changes to sync application flags for project 'TestInstDSPReach2'...
20:52:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:52:55 INFO  : 'jtag frequency' command is executed.
20:52:55 INFO  : Context for 'APU' is selected.
20:52:55 INFO  : System reset is completed.
20:52:58 INFO  : 'after 3000' command is executed.
20:52:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:53:01 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/bitstream/design_1_wrapper.bit"
20:53:01 INFO  : Context for 'APU' is selected.
20:53:01 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_1/export/design_1_wrapper_1/hw/design_1_wrapper.xsa'.
20:53:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:01 INFO  : Context for 'APU' is selected.
20:53:01 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/psinit/ps7_init.tcl' is done.
20:53:01 INFO  : 'ps7_init' command is executed.
20:53:01 INFO  : 'ps7_post_config' command is executed.
20:53:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:02 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/Debug/TestInstDSPReach2.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_1/export/design_1_wrapper_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/Debug/TestInstDSPReach2.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:02 INFO  : 'con' command is executed.
20:53:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:53:02 INFO  : Disconnected from the channel tcfchan#8.
20:59:17 INFO  : Checking for BSP changes to sync application flags for project 'TestInstDSPReach2'...
21:00:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:00:19 INFO  : 'jtag frequency' command is executed.
21:00:19 INFO  : Context for 'APU' is selected.
21:00:19 INFO  : System reset is completed.
21:00:22 INFO  : 'after 3000' command is executed.
21:00:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:00:25 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/bitstream/design_1_wrapper.bit"
21:00:25 INFO  : Context for 'APU' is selected.
21:00:25 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_1/export/design_1_wrapper_1/hw/design_1_wrapper.xsa'.
21:00:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:25 INFO  : Context for 'APU' is selected.
21:00:25 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/psinit/ps7_init.tcl' is done.
21:00:25 INFO  : 'ps7_init' command is executed.
21:00:25 INFO  : 'ps7_post_config' command is executed.
21:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:25 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/Debug/TestInstDSPReach2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_1/export/design_1_wrapper_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/Debug/TestInstDSPReach2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:25 INFO  : 'con' command is executed.
21:00:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:00:25 INFO  : Disconnected from the channel tcfchan#9.
21:35:25 INFO  : Checking for BSP changes to sync application flags for project 'TestInstDSPReach2'...
21:37:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:37:48 INFO  : 'jtag frequency' command is executed.
21:37:48 INFO  : Context for 'APU' is selected.
21:37:49 INFO  : System reset is completed.
21:37:52 INFO  : 'after 3000' command is executed.
21:37:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:37:54 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/bitstream/design_1_wrapper.bit"
21:37:54 INFO  : Context for 'APU' is selected.
21:37:54 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_1/export/design_1_wrapper_1/hw/design_1_wrapper.xsa'.
21:37:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:54 INFO  : Context for 'APU' is selected.
21:37:54 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/psinit/ps7_init.tcl' is done.
21:37:54 INFO  : 'ps7_init' command is executed.
21:37:54 INFO  : 'ps7_post_config' command is executed.
21:37:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:55 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/Debug/TestInstDSPReach2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_1/export/design_1_wrapper_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/Debug/TestInstDSPReach2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:55 INFO  : 'con' command is executed.
21:37:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:37:55 INFO  : Disconnected from the channel tcfchan#10.
22:06:35 INFO  : Checking for BSP changes to sync application flags for project 'TestInstDSPReach2'...
22:07:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:07:27 INFO  : 'jtag frequency' command is executed.
22:07:27 INFO  : Context for 'APU' is selected.
22:07:27 INFO  : System reset is completed.
22:07:30 INFO  : 'after 3000' command is executed.
22:07:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
22:07:33 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/bitstream/design_1_wrapper.bit"
22:07:33 INFO  : Context for 'APU' is selected.
22:07:33 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_1/export/design_1_wrapper_1/hw/design_1_wrapper.xsa'.
22:07:33 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:33 INFO  : Context for 'APU' is selected.
22:07:33 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/psinit/ps7_init.tcl' is done.
22:07:33 INFO  : 'ps7_init' command is executed.
22:07:33 INFO  : 'ps7_post_config' command is executed.
22:07:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:34 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/Debug/TestInstDSPReach2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_1/export/design_1_wrapper_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach2/Debug/TestInstDSPReach2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:34 INFO  : 'con' command is executed.
22:07:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:07:34 INFO  : Disconnected from the channel tcfchan#11.
22:13:46 INFO  : Result from executing command 'getProjects': design_1_wrapper;design_1_wrapper_1;design_1_wrapper_2
22:13:46 INFO  : Result from executing command 'getPlatforms': design_1_wrapper_1|D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_1/export/design_1_wrapper_1/design_1_wrapper_1.xpfm;design_1_wrapper|D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
22:13:47 INFO  : Platform 'design_1_wrapper_2' is added to custom repositories.
22:13:54 INFO  : Platform 'design_1_wrapper_2' is added to custom repositories.
22:14:34 INFO  : Result from executing command 'getProjects': design_1_wrapper;design_1_wrapper_1;design_1_wrapper_2
22:14:34 INFO  : Result from executing command 'getPlatforms': D:\desktop\2021-FPGA-Test-Dir\Lab5-DSP_HW\TestInstDSPReach\design_1_wrapper_2\export\design_1_wrapper_2\design_1_wrapper_2.xpfm|D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_2/export/design_1_wrapper_2/design_1_wrapper_2.xpfm;design_1_wrapper_1|D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_1/export/design_1_wrapper_1/design_1_wrapper_1.xpfm;design_1_wrapper|D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
22:14:34 INFO  : Checking for BSP changes to sync application flags for project 'TestInstDSPReach3'...
22:15:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:15:28 INFO  : 'jtag frequency' command is executed.
22:15:28 INFO  : Context for 'APU' is selected.
22:15:28 INFO  : System reset is completed.
22:15:31 INFO  : 'after 3000' command is executed.
22:15:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
22:15:33 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach3/_ide/bitstream/design_1_wrapper.bit"
22:15:33 INFO  : Context for 'APU' is selected.
22:15:33 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_2/export/design_1_wrapper_2/hw/design_1_wrapper.xsa'.
22:15:33 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:33 INFO  : Context for 'APU' is selected.
22:15:33 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach3/_ide/psinit/ps7_init.tcl' is done.
22:15:34 INFO  : 'ps7_init' command is executed.
22:15:34 INFO  : 'ps7_post_config' command is executed.
22:15:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:34 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach3/Debug/TestInstDSPReach3.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_2/export/design_1_wrapper_2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach3/Debug/TestInstDSPReach3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:34 INFO  : 'con' command is executed.
22:15:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:15:34 INFO  : Disconnected from the channel tcfchan#13.
22:19:54 INFO  : Checking for BSP changes to sync application flags for project 'TestInstDSPReach3'...
22:20:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:20:56 INFO  : 'jtag frequency' command is executed.
22:20:56 INFO  : Context for 'APU' is selected.
22:20:56 INFO  : System reset is completed.
22:20:59 INFO  : 'after 3000' command is executed.
22:20:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
22:21:01 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach3/_ide/bitstream/design_1_wrapper.bit"
22:21:01 INFO  : Context for 'APU' is selected.
22:21:01 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_2/export/design_1_wrapper_2/hw/design_1_wrapper.xsa'.
22:21:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:21:01 INFO  : Context for 'APU' is selected.
22:21:01 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach3/_ide/psinit/ps7_init.tcl' is done.
22:21:02 INFO  : 'ps7_init' command is executed.
22:21:02 INFO  : 'ps7_post_config' command is executed.
22:21:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:02 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach3/Debug/TestInstDSPReach3.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:21:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:21:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_2/export/design_1_wrapper_2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach3/Debug/TestInstDSPReach3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:21:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:02 INFO  : 'con' command is executed.
22:21:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:21:02 INFO  : Disconnected from the channel tcfchan#14.
22:37:39 INFO  : Checking for BSP changes to sync application flags for project 'TestInstDSPReach3'...
22:37:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:37:47 INFO  : 'jtag frequency' command is executed.
22:37:47 INFO  : Context for 'APU' is selected.
22:37:47 INFO  : System reset is completed.
22:37:50 INFO  : 'after 3000' command is executed.
22:37:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
22:37:53 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach3/_ide/bitstream/design_1_wrapper.bit"
22:37:53 INFO  : Context for 'APU' is selected.
22:37:53 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_2/export/design_1_wrapper_2/hw/design_1_wrapper.xsa'.
22:37:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:37:53 INFO  : Context for 'APU' is selected.
22:37:53 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach3/_ide/psinit/ps7_init.tcl' is done.
22:37:53 INFO  : 'ps7_init' command is executed.
22:37:53 INFO  : 'ps7_post_config' command is executed.
22:37:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:53 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach3/Debug/TestInstDSPReach3.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:37:53 INFO  : 'configparams force-mem-access 0' command is executed.
22:37:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_2/export/design_1_wrapper_2/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach3/Debug/TestInstDSPReach3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:37:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:54 INFO  : 'con' command is executed.
22:37:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:37:54 INFO  : Disconnected from the channel tcfchan#15.
23:49:05 INFO  : Result from executing command 'getProjects': design_1_wrapper;design_1_wrapper_1;design_1_wrapper_2;design_1_wrapper_3
23:49:05 INFO  : Result from executing command 'getPlatforms': design_1_wrapper_1|D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_1/export/design_1_wrapper_1/design_1_wrapper_1.xpfm;design_1_wrapper_2|D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_2/export/design_1_wrapper_2/design_1_wrapper_2.xpfm;design_1_wrapper|D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
23:49:06 INFO  : Platform 'design_1_wrapper_3' is added to custom repositories.
23:49:14 INFO  : Platform 'design_1_wrapper_3' is added to custom repositories.
23:50:38 INFO  : Result from executing command 'getProjects': design_1_wrapper;design_1_wrapper_1;design_1_wrapper_2;design_1_wrapper_3
23:50:38 INFO  : Result from executing command 'getPlatforms': D:\desktop\2021-FPGA-Test-Dir\Lab5-DSP_HW\TestInstDSPReach\design_1_wrapper_3\export\design_1_wrapper_3\design_1_wrapper_3.xpfm|D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_3/export/design_1_wrapper_3/design_1_wrapper_3.xpfm;design_1_wrapper_1|D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_1/export/design_1_wrapper_1/design_1_wrapper_1.xpfm;design_1_wrapper_2|D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_2/export/design_1_wrapper_2/design_1_wrapper_2.xpfm;design_1_wrapper|D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
23:50:38 INFO  : Checking for BSP changes to sync application flags for project 'TestInstDSPReach4'...
23:51:22 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
23:51:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:51:22 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
23:52:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:52:47 INFO  : 'jtag frequency' command is executed.
23:52:47 INFO  : Context for 'APU' is selected.
23:52:47 INFO  : System reset is completed.
23:52:50 INFO  : 'after 3000' command is executed.
23:52:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
23:52:52 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/bitstream/design_1_wrapper.bit"
23:52:53 INFO  : Context for 'APU' is selected.
23:52:53 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_3/export/design_1_wrapper_3/hw/design_1_wrapper.xsa'.
23:52:53 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:53 INFO  : Context for 'APU' is selected.
23:52:53 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/psinit/ps7_init.tcl' is done.
23:52:53 INFO  : 'ps7_init' command is executed.
23:52:53 INFO  : 'ps7_post_config' command is executed.
23:52:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:53 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/Debug/TestInstDSPReach4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:53 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_3/export/design_1_wrapper_3/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/Debug/TestInstDSPReach4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:53 INFO  : 'con' command is executed.
23:52:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:52:53 INFO  : Disconnected from the channel tcfchan#17.
23:53:54 INFO  : Checking for BSP changes to sync application flags for project 'TestInstDSPReach4'...
23:54:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:54:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:54:16 INFO  : 'jtag frequency' command is executed.
23:54:16 INFO  : Context for 'APU' is selected.
23:54:16 INFO  : System reset is completed.
23:54:19 INFO  : 'after 3000' command is executed.
23:54:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
23:54:22 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/bitstream/design_1_wrapper.bit"
23:54:22 INFO  : Context for 'APU' is selected.
23:54:22 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_3/export/design_1_wrapper_3/hw/design_1_wrapper.xsa'.
23:54:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:54:22 INFO  : Context for 'APU' is selected.
23:54:22 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/psinit/ps7_init.tcl' is done.
23:54:22 INFO  : 'ps7_init' command is executed.
23:54:22 INFO  : 'ps7_post_config' command is executed.
23:54:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:23 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/Debug/TestInstDSPReach4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:54:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:54:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_3/export/design_1_wrapper_3/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/Debug/TestInstDSPReach4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:23 INFO  : 'con' command is executed.
23:54:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:54:23 INFO  : Disconnected from the channel tcfchan#18.
23:55:08 INFO  : Checking for BSP changes to sync application flags for project 'TestInstDSPReach4'...
23:57:42 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
23:57:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:57:42 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
23:57:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:57:47 INFO  : 'jtag frequency' command is executed.
23:57:47 INFO  : Context for 'APU' is selected.
23:57:47 INFO  : System reset is completed.
23:57:50 INFO  : 'after 3000' command is executed.
23:57:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
23:57:52 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/bitstream/design_1_wrapper.bit"
23:57:52 INFO  : Context for 'APU' is selected.
23:57:52 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_3/export/design_1_wrapper_3/hw/design_1_wrapper.xsa'.
23:57:52 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:52 INFO  : Context for 'APU' is selected.
23:57:52 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/psinit/ps7_init.tcl' is done.
23:57:52 INFO  : 'ps7_init' command is executed.
23:57:52 INFO  : 'ps7_post_config' command is executed.
23:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:53 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/Debug/TestInstDSPReach4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:53 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_3/export/design_1_wrapper_3/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/Debug/TestInstDSPReach4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:53 INFO  : 'con' command is executed.
23:57:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:57:53 INFO  : Disconnected from the channel tcfchan#19.
00:03:00 INFO  : Checking for BSP changes to sync application flags for project 'TestInstDSPReach4'...
00:03:07 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
00:03:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:03:07 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
00:04:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:04:08 INFO  : 'jtag frequency' command is executed.
00:04:08 INFO  : Context for 'APU' is selected.
00:04:08 INFO  : System reset is completed.
00:04:11 INFO  : 'after 3000' command is executed.
00:04:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:04:14 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/bitstream/design_1_wrapper.bit"
00:04:14 INFO  : Context for 'APU' is selected.
00:04:14 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_3/export/design_1_wrapper_3/hw/design_1_wrapper.xsa'.
00:04:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:04:14 INFO  : Context for 'APU' is selected.
00:04:14 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/psinit/ps7_init.tcl' is done.
00:04:14 INFO  : 'ps7_init' command is executed.
00:04:14 INFO  : 'ps7_post_config' command is executed.
00:04:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:14 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/Debug/TestInstDSPReach4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:04:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:04:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_3/export/design_1_wrapper_3/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/Debug/TestInstDSPReach4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:04:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:14 INFO  : 'con' command is executed.
00:04:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:04:14 INFO  : Disconnected from the channel tcfchan#20.
00:05:07 INFO  : Checking for BSP changes to sync application flags for project 'TestInstDSPReach4'...
00:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:05:18 INFO  : 'jtag frequency' command is executed.
00:05:18 INFO  : Context for 'APU' is selected.
00:05:18 INFO  : System reset is completed.
00:05:21 INFO  : 'after 3000' command is executed.
00:05:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:05:23 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/bitstream/design_1_wrapper.bit"
00:05:23 INFO  : Context for 'APU' is selected.
00:05:23 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_3/export/design_1_wrapper_3/hw/design_1_wrapper.xsa'.
00:05:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:23 INFO  : Context for 'APU' is selected.
00:05:23 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/psinit/ps7_init.tcl' is done.
00:05:24 INFO  : 'ps7_init' command is executed.
00:05:24 INFO  : 'ps7_post_config' command is executed.
00:05:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:24 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/Debug/TestInstDSPReach4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_3/export/design_1_wrapper_3/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/Debug/TestInstDSPReach4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:24 INFO  : 'con' command is executed.
00:05:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:05:24 INFO  : Disconnected from the channel tcfchan#21.
00:05:53 INFO  : Checking for BSP changes to sync application flags for project 'TestInstDSPReach4'...
00:06:15 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
00:06:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:06:15 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
00:07:24 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
00:07:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:07:24 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
00:07:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:07:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:07:47 INFO  : 'jtag frequency' command is executed.
00:07:47 INFO  : Context for 'APU' is selected.
00:07:47 INFO  : System reset is completed.
00:07:50 INFO  : 'after 3000' command is executed.
00:07:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:07:53 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/bitstream/design_1_wrapper.bit"
00:07:53 INFO  : Context for 'APU' is selected.
00:07:53 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_3/export/design_1_wrapper_3/hw/design_1_wrapper.xsa'.
00:07:53 INFO  : 'configparams force-mem-access 1' command is executed.
00:07:53 INFO  : Context for 'APU' is selected.
00:07:53 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/psinit/ps7_init.tcl' is done.
00:07:53 INFO  : 'ps7_init' command is executed.
00:07:53 INFO  : 'ps7_post_config' command is executed.
00:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:53 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/Debug/TestInstDSPReach4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:07:53 INFO  : 'configparams force-mem-access 0' command is executed.
00:07:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_3/export/design_1_wrapper_3/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/Debug/TestInstDSPReach4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:53 INFO  : 'con' command is executed.
00:07:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:07:53 INFO  : Disconnected from the channel tcfchan#22.
01:43:47 INFO  : Checking for BSP changes to sync application flags for project 'TestInstDSPReach4'...
01:44:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:44:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:44:04 INFO  : 'jtag frequency' command is executed.
01:44:04 INFO  : Context for 'APU' is selected.
01:44:04 INFO  : System reset is completed.
01:44:07 INFO  : 'after 3000' command is executed.
01:44:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
01:44:10 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/bitstream/design_1_wrapper.bit"
01:44:10 INFO  : Context for 'APU' is selected.
01:44:10 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_3/export/design_1_wrapper_3/hw/design_1_wrapper.xsa'.
01:44:10 INFO  : 'configparams force-mem-access 1' command is executed.
01:44:10 INFO  : Context for 'APU' is selected.
01:44:10 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/psinit/ps7_init.tcl' is done.
01:44:10 INFO  : 'ps7_init' command is executed.
01:44:10 INFO  : 'ps7_post_config' command is executed.
01:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:10 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/Debug/TestInstDSPReach4.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:44:10 INFO  : 'configparams force-mem-access 0' command is executed.
01:44:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_3/export/design_1_wrapper_3/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/Debug/TestInstDSPReach4.elf
configparams force-mem-access 0
----------------End of Script----------------

01:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:44:10 INFO  : 'con' command is executed.
01:44:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:44:10 INFO  : Disconnected from the channel tcfchan#23.
04:35:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:35:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
04:35:22 INFO  : 'jtag frequency' command is executed.
04:35:22 INFO  : Context for 'APU' is selected.
04:35:22 INFO  : System reset is completed.
04:35:25 INFO  : 'after 3000' command is executed.
04:35:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
04:35:28 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/bitstream/design_1_wrapper.bit"
04:35:28 INFO  : Context for 'APU' is selected.
04:35:28 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_3/export/design_1_wrapper_3/hw/design_1_wrapper.xsa'.
04:35:28 INFO  : 'configparams force-mem-access 1' command is executed.
04:35:28 INFO  : Context for 'APU' is selected.
04:35:28 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/psinit/ps7_init.tcl' is done.
04:35:28 INFO  : 'ps7_init' command is executed.
04:35:28 INFO  : 'ps7_post_config' command is executed.
04:35:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:35:29 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/Debug/TestInstDSPReach4.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:35:29 INFO  : 'configparams force-mem-access 0' command is executed.
04:35:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/design_1_wrapper_3/export/design_1_wrapper_3/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/TestInstDSPReach/TestInstDSPReach4/Debug/TestInstDSPReach4.elf
configparams force-mem-access 0
----------------End of Script----------------

04:35:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:35:29 INFO  : 'con' command is executed.
04:35:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:35:29 INFO  : Disconnected from the channel tcfchan#24.
04:45:24 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
04:45:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

04:45:24 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
