Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date             : Wed Aug  7 21:24:04 2024
| Host             : Lenovo-Jochem running 64-bit major release  (build 9200)
| Command          : report_power -file blockdesign_wrapper_power_routed.rpt -pb blockdesign_wrapper_power_summary_routed.pb -rpx blockdesign_wrapper_power_routed.rpx
| Design           : blockdesign_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.745        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.629        |
| Device Static (W)        | 0.116        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 76.4         |
| Junction Temperature (C) | 33.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.022 |       11 |       --- |             --- |
| Slice Logic    |     0.045 |     7382 |       --- |             --- |
|   LUT as Logic |     0.041 |     3869 |     53200 |            7.27 |
|   CARRY4       |     0.004 |     1013 |     13300 |            7.62 |
|   Register     |    <0.001 |     1228 |    106400 |            1.15 |
|   F7/F8 Muxes  |    <0.001 |        2 |     53200 |           <0.01 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      186 |       --- |             --- |
| Signals        |     0.052 |     5594 |       --- |             --- |
| MMCM           |     0.221 |        2 |         4 |           50.00 |
| PLL            |     0.137 |        1 |         4 |           25.00 |
| DSPs           |    <0.001 |        2 |       220 |            0.91 |
| I/O            |     0.151 |       21 |       125 |           16.80 |
| Static Power   |     0.116 |          |           |                 |
| Total          |     0.745 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.148 |       0.138 |      0.010 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.204 |       0.192 |      0.012 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.045 |       0.044 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.021 |       0.000 |      0.021 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------+-----------------------------------------------------------------+-----------------+
| Clock                              | Domain                                                          | Constraint (ns) |
+------------------------------------+-----------------------------------------------------------------+-----------------+
| CLKFBIN_1                          | blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN   |             6.7 |
| PixelClkIO_1                       | blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk  |             6.7 |
| SerialClkIO_1                      | blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk |             1.3 |
| clk_hdmi_blockdesign_clk_wiz_0_0_1 | blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0   |             6.7 |
| clk_out1_blockdesign_clk_wiz_0     | blockdesign_i/clk_wiz/inst/clk_out1                             |            10.0 |
| clk_out1_blockdesign_clk_wiz_0     | blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0       |            10.0 |
| clkfbout_blockdesign_clk_wiz_0     | blockdesign_i/clk_wiz/inst/clkfbout_blockdesign_clk_wiz_0       |            83.3 |
| clkfbout_blockdesign_clk_wiz_0_0_1 | blockdesign_i/clk_wiz_0/inst/clkfbout_blockdesign_clk_wiz_0_0   |            40.0 |
| ext_clk                            | ext_clk                                                         |            83.3 |
+------------------------------------+-----------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| blockdesign_wrapper          |     0.629 |
|   blockdesign_i              |     0.627 |
|     clk_wiz                  |     0.104 |
|       inst                   |     0.104 |
|     clk_wiz_0                |     0.117 |
|       inst                   |     0.117 |
|     collision_detection_0    |     0.006 |
|       U0                     |     0.006 |
|     controllers              |     0.074 |
|       controller_ultrasoni_0 |     0.036 |
|       controller_ultrasoni_1 |     0.036 |
|     paint_scoreboard         |     0.007 |
|       paint_seg_l            |     0.003 |
|       paint_seg_r            |     0.003 |
|     position_ball_0          |     0.004 |
|       U0                     |     0.004 |
|     position_paddles_0       |     0.007 |
|       U0                     |     0.007 |
|     rgb2dvi_0                |     0.302 |
|       U0                     |     0.302 |
|     v_tc_0                   |     0.002 |
|       U0                     |     0.002 |
+------------------------------+-----------+


