$comment
	File created using the following command:
		vcd file processor.msim.vcd -direction
$end
$date
	Thu Nov 03 10:46:06 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module control_signal_vlg_vec_tst $end
$var reg 5 ! opcode [4:0] $end
$var wire 1 " ALUinB $end
$var wire 1 # DMwe $end
$var wire 1 $ Rdst $end
$var wire 1 % Rwd $end
$var wire 1 & Rwe $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - ALUinB~output_o $end
$var wire 1 . DMwe~output_o $end
$var wire 1 / Rwe~output_o $end
$var wire 1 0 Rdst~output_o $end
$var wire 1 1 Rwd~output_o $end
$var wire 1 2 opcode[2]~input_o $end
$var wire 1 3 opcode[4]~input_o $end
$var wire 1 4 opcode[0]~input_o $end
$var wire 1 5 opcode[1]~input_o $end
$var wire 1 6 comb_3|d2|and0~0_combout $end
$var wire 1 7 opcode[3]~input_o $end
$var wire 1 8 comb_3|d1|and7~0_combout $end
$var wire 1 9 or1~combout $end
$var wire 1 : comb_3|d1|and7~1_combout $end
$var wire 1 ; or2~combout $end
$var wire 1 < comb_3|d1|and0~0_combout $end
$var wire 1 = comb_3|d2|and0~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0#
1$
0%
1&
0'
1(
x)
1*
1+
1,
0-
0.
1/
10
01
02
03
04
05
16
07
08
09
0:
1;
1<
0=
$end
#20000
b100 !
b101 !
14
12
18
06
19
0<
00
1-
1"
0$
#230000
b111 !
15
0;
1:
1.
0/
0&
1#
#470000
b1111 !
b1011 !
b1010 !
b1000 !
04
05
02
17
08
16
1;
0:
0.
1/
1&
0#
1=
11
1%
#660000
b0 !
07
0=
1<
09
0-
10
01
0%
1$
0"
#1000000
