<html>
<head>
<title>package ti.sysbios.family.arm.ducati</title>
<meta name="description" content="Contains specifications for the Ducati device-specific SYS/BIOS functions">
<link rel="stylesheet" type="text/css" href="../../../../../xdoc.css" />
</head>
<body><div id="xdocWrapper"><div id="xdocContent">
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">package</span> <span class="xdoc-id">ti.sysbios.family.arm.ducati</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../ti/sysbios/family/arm/ducati/CTM.html" title="module CTM"><img class="xdocHdrArrow" src="../../../../../Arrow_right.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../index.html#ti/sysbios/family/arm/ducati/package.html">index URL</a></div>
<p class="xdocHdrSummary">Contains specifications for the Ducati device-specific SYS/BIOS functions</p>
<ul class="xdocToc">
</ul>
<div class="xdocBrief">
The two M3 cores share a number of hardware and software resources.
[&nbsp;<a class="xdocBrief" href="#xdoc-desc">more</a>&nbsp;...&nbsp;]
</div>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id">XDCspec</span></tt> declarations</td>
<td class="xdocLabelRight">sourced in <a class="xdocLink" href="../../../../../ti/sysbios/family/arm/ducati/package-src.html"><span class="xdocLabelFile">ti/sysbios/family/arm/ducati/package.xdc</span></a></td>
</tr></table>
<div class="xdocSynX">
<div class="xdocSynCode">
<tt></tt><span class="xdoc-kw1">requires</span> <a class="xdoc-link" href="../../../../../ti/sysbios/interfaces/package.html" title="ti.sysbios.interfaces">ti.sysbios.interfaces</a>;
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynCode">
<tt></tt><span class="xdoc-kw1">package</span> <span class="xdoc-id">ti.sysbios.family.arm.ducati</span> [2, 0, 0, 0] {
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">module</span> <a class='xdocSynGo' href='../../../../../ti/sysbios/family/arm/ducati/CTM.html' title='ti.sysbios.family.arm.ducati.CTM'><span class="xdoc-id">CTM</span>;</a>
</div>
<div class='xdocSynSum'><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Counter Timer Module Device Definitions</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">module</span> <a class='xdocSynGo' href='../../../../../ti/sysbios/family/arm/ducati/Core.html' title='ti.sysbios.family.arm.ducati.Core'><span class="xdoc-id">Core</span>;</a>
</div>
<div class='xdocSynSum'><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Core Identification Module</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">module</span> <a class='xdocSynGo' href='../../../../../ti/sysbios/family/arm/ducati/GateDualCore.html' title='ti.sysbios.family.arm.ducati.GateDualCore'><span class="xdoc-id">GateDualCore</span>;</a>
</div>
<div class='xdocSynSum'><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;A Gate for use by the two Ducati M3 cores to manage shared resources</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">module</span> <a class='xdocSynGo' href='../../../../../ti/sysbios/family/arm/ducati/GateSmp.html' title='ti.sysbios.family.arm.ducati.GateSmp'><span class="xdoc-id">GateSmp</span>;</a>
</div>
<div class='xdocSynSum'><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Hwi, Swi &amp; Task Gate</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">module</span> <a class='xdocSynGo' href='../../../../../ti/sysbios/family/arm/ducati/Timer.html' title='ti.sysbios.family.arm.ducati.Timer'><span class="xdoc-id">Timer</span>;</a>
</div>
<div class='xdocSynSum'><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Ducati Cortex M3 Timer Peripherals Manager</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">module</span> <a class='xdocSynGo' href='../../../../../ti/sysbios/family/arm/ducati/TimestampProvider.html' title='ti.sysbios.family.arm.ducati.TimestampProvider'><span class="xdoc-id">TimestampProvider</span>;</a>
</div>
<div class='xdocSynSum'><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Ducati Cortex M3 TimestampProvider delegate for use 
  with <a class="xdoc-link" href="../../../../../xdc/runtime/Timestamp.html" title="xdc.runtime.Timestamp">xdc.runtime.Timestamp</a></div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">module</span> <a class='xdocSynGo' href='../../../../../ti/sysbios/family/arm/ducati/Wugen.html' title='ti.sysbios.family.arm.ducati.Wugen'><span class="xdoc-id">Wugen</span>;</a>
</div>
<div class='xdocSynSum'><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Wugen Module</div>
<div class="xdocSynCode">
<tt></tt>}
</div>
</div>
<span id="xdoc-desc"></span>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">The two M3 cores share a number of hardware and software resources.</div>
<div class="xdocText">The system software must carefully manage these resources when the  
  dynamic loading of applications is required.</div>
<div class="xdocText">Below is a list of the shared resources that SYS/BIOS modules utilize and 
  manage.</div>
<div class="xdocText">Shared resources:</div>
<div class="xdocText">AMMU</div>
<div class="xdocText"><UL><LI>Must be configured before unicache is enabled. 
</LI><LI>Must have a page descriptor for EVERY memory address  
       accessed by either core before unicache is enabled. 
</LI><LI>AMMU is configured statically, no runtime APIs to modify  
       the AMMU configuration are provided. 
</LI><LI>Initialization is controlled by the 
       <a class="xdoc-link" href="../../../../../ti/sysbios/hal/ammu/AMMU.html#configure.Ammu" title="ti.sysbios.hal.ammu.AMMU.configureAmmu">AMMU.configureAmmu</a> flag. 
</LI><LI>By default, this flag is true. 
</LI></UL></div>
<div class="xdocText">Unicache</div>
<div class="xdocText"><UL><LI>Must be configured and enabled. 
</LI><LI>Runtime APIs use GateDualCore[0] to arbitrate shared unicache 
       register usage. 
</LI><LI>Initialization is controlled by the 
       <a class="xdoc-link" href="../../../../../ti/sysbios/hal/unicache/Cache.html#configure.Cache" title="ti.sysbios.hal.unicache.Cache.configureCache">Cache.configureCache</a> flag. 
</LI><LI>By default this flag is false. 
</LI></UL></div>
<div class="xdocText">CTM 2,3,4,5 used for timestamping</div>
<div class="xdocText"><UL><LI>These counters are initialized by the  
       <a class="xdoc-link" href="TimestampProvider.html" title="TimestampProvider">TimestampProvider</a> module, which 
       is used by the <a class="xdoc-link" href="../../../../../xdc/runtime/Timestamp.html" title="xdc.runtime.Timestamp">xdc.runtime.Timestamp</a> module to provide 
       timestamp services. 
</LI><LI>Must be configured and started. 
</LI><LI>Configured and started by whichever core comes up first  
       and detects (by testing register contents) that the CTM  
       hasn't been configured and started. 
</LI></UL></div>
<div class="xdocText">Reset Exception vector table (vectors 0-14)</div>
<div class="xdocText"><UL><LI>The address of the Reset Exception vector table is shared by  
       both cores. 
</LI><LI>Vectors 0 and 1 at addresses 0x0 are fetched each time  
       a core is reset. At that time they must contain the SP and  
       address of c_int00 for the core being reset. 
</LI><LI>Exception vectors 2-14 are used by each core until it has  
       successfully configured its NVIC's Vector Table Offset Register (VTOR)  
       to point to the vector table that will be used afterwards.  
</LI><LI>The Reset Exception vectors are required to be valid and unique  
       to the core being reset in case an exception occurs prior to the  
       VTOR being configured. 
</LI><LI>The Reset Exception vector table placement is controlled by the  
       <a class="xdoc-link" href="../../../../../ti/sysbios/family/arm/m3/Hwi.html#reset.Vector.Address" title="ti.sysbios.family.arm.m3.Hwi.resetVectorAddress">Hwi.resetVectorAddress</a> 
       config parameter. 
</LI><LI>By default, both cores place their Reset Exception vector table 
       at 0x00000000.  
</LI><LI>It is left to the system software design to guarantee 
       that only one core is climbing up at a time. 
</LI></UL></div>
<div class="xdocText">Runtime Exception and Interrupt vector table (vectors 0-79)</div>
<div class="xdocText"><UL><LI>The address of the Runtime Exception and Interrupt vector table 
       should be unique to each core. 
</LI><LI>The Runtime Exception and Interrupt vector table  
       placement is controlled by the  
       <a class="xdoc-link" href="../../../../../ti/sysbios/family/arm/m3/Hwi.html#vector.Table.Address" title="ti.sysbios.family.arm.m3.Hwi.vectorTableAddress">Hwi.vectorTableAddress</a> 
       config parameter. 
</LI><LI>Default behavior is that core 0 places its runtime vector table  
       at 0x400 and core 1 places its runtime vector table at 0x800. 
</LI></UL></div>
<div class="xdocText">GateDualCore[0] is used by the unicache module.  
  GateDualCore[1-n] can be used by applications to manage shared hardware/software resources</div>
<div class="xdocText"><UL><LI>Initialization is controlled by the  
       <a class="xdoc-link" href="GateDualCore.html#init.Gates" title="GateDualCore.initGates">GateDualCore.initGates</a> flag. 
</LI><LI>By default, core 0 initializes the gate objects. 
</LI></UL></div>
<div id="xdocDate">generated on Wed, 22 Aug 2018 13:27:18 GMT</div>
</div></div></body>
</html>
