
*** Running vivado
    with args -log design_1_axi_uart16550_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_uart16550_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_axi_uart16550_0_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_axi_uart16550_0_0, cache-ID = f5e9eddb70009e5a.
INFO: [Common 17-206] Exiting Vivado at Thu Jul 16 15:40:10 2020...
