

================================================================
== Synthesis Summary Report of 'top'
================================================================
+ General Information: 
    * Date:           Fri May  3 14:44:15 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        fiFFNTT_wrapper
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+-----------+-------------+-------------+-----+
    |           Modules           | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |           |             |             |     |
    |           & Loops           | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP    |      FF     |     LUT     | URAM|
    +-----------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+-----------+-------------+-------------+-----+
    |+ top                        |     -|  0.00|    35979|  3.598e+05|         -|    35980|     -|        no|  48 (16%)|  127 (10%)|  30345 (12%)|  25768 (22%)|    -|
    | + in_copy                   |     -|  0.00|     1033|  1.033e+04|         -|     1033|     -|        no|         -|          -|    107 (~0%)|    192 (~0%)|    -|
    |  o INMEMCPY                 |     -|  7.30|     1025|  1.025e+04|         3|        1|  1024|       yes|         -|          -|            -|            -|    -|
    | + fiFFNTT                   |     -|  0.21|    10780|  1.078e+05|         -|    10780|     -|        no|   18 (6%)|    54 (4%)|   12831 (5%)|    9913 (8%)|    -|
    |  + stages                   |     -|  0.21|    10779|  1.078e+05|         -|    10779|     -|        no|   18 (6%)|    54 (4%)|   12828 (5%)|    9899 (8%)|    -|
    |   + PE                      |     -|  0.21|     1076|  1.076e+04|         -|     1076|     -|        no|   10 (3%)|    54 (4%)|   12806 (5%)|    9386 (8%)|    -|
    |    o BUTTERFLY              |     -|  7.30|     1074|  1.074e+04|        51|        2|   512|       yes|         -|          -|            -|            -|    -|
    |     + d_add                 |     -|  2.23|        4|     40.000|         -|        1|     -|       yes|         -|    3 (~0%)|    638 (~0%)|    796 (~0%)|    -|
    |     + d_add                 |     -|  2.23|        4|     40.000|         -|        1|     -|       yes|         -|    3 (~0%)|    638 (~0%)|    796 (~0%)|    -|
    |     + d_add                 |     -|  2.23|        4|     40.000|         -|        1|     -|       yes|         -|    3 (~0%)|    638 (~0%)|    796 (~0%)|    -|
    |     + d_add                 |     -|  2.23|        4|     40.000|         -|        1|     -|       yes|         -|    3 (~0%)|    638 (~0%)|    796 (~0%)|    -|
    |     + d_add                 |     -|  2.23|        4|     40.000|         -|        1|     -|       yes|         -|    3 (~0%)|    638 (~0%)|    796 (~0%)|    -|
    |     + u_add                 |     -|  6.28|        0|      0.000|         -|        1|     -|       yes|         -|          -|            -|     39 (~0%)|    -|
    |     + u_add                 |     -|  6.28|        0|      0.000|         -|        1|     -|       yes|         -|          -|            -|     39 (~0%)|    -|
    |     + d_mul                 |     -|  0.26|        4|     40.000|         -|        1|     -|       yes|         -|   11 (~0%)|    492 (~0%)|    217 (~0%)|    -|
    |     + d_mul                 |     -|  0.26|        4|     40.000|         -|        1|     -|       yes|         -|   11 (~0%)|    492 (~0%)|    217 (~0%)|    -|
    |     + d_mul                 |     -|  0.26|        4|     40.000|         -|        1|     -|       yes|         -|   11 (~0%)|    492 (~0%)|    217 (~0%)|    -|
    | + out_copy                  |     -|  0.00|     1039|  1.039e+04|         -|     1039|     -|        no|         -|    2 (~0%)|    528 (~0%)|    596 (~0%)|    -|
    |  o OUTMEMCPY                |     -|  7.30|     1037|  1.037e+04|        15|        1|  1024|       yes|         -|          -|            -|            -|    -|
    |   + monty_mul               |     -|  4.45|        6|     60.000|         -|        1|     -|       yes|         -|    2 (~0%)|    119 (~0%)|    155 (~0%)|    -|
    |    + u_mul                  |     -|  7.30|        0|      0.000|         -|        1|     -|       yes|         -|          -|            -|            -|    -|
    |    + u_add                  |     -|  6.28|        0|      0.000|         -|        1|     -|       yes|         -|          -|            -|     39 (~0%)|    -|
    | + top_Pipeline_COMPLEX_MUL  |     -|  0.26|     1555|  1.555e+04|         -|     1555|     -|        no|         -|    17 (1%)|    2775 (1%)|    2194 (1%)|    -|
    |  o COMPLEX_MUL              |     -|  7.30|     1553|  1.553e+04|        21|        3|   512|       yes|         -|          -|            -|            -|    -|
    |   + d_add                   |     -|  2.23|        4|     40.000|         -|        1|     -|       yes|         -|    3 (~0%)|    638 (~0%)|    796 (~0%)|    -|
    |   + d_add                   |     -|  2.23|        4|     40.000|         -|        1|     -|       yes|         -|    3 (~0%)|    638 (~0%)|    796 (~0%)|    -|
    |   + d_mul                   |     -|  0.26|        4|     40.000|         -|        1|     -|       yes|         -|   11 (~0%)|    492 (~0%)|    217 (~0%)|    -|
    | + top_Pipeline_NEGATE       |     -|  4.54|      514|  5.140e+03|         -|      514|     -|        no|         -|          -|     24 (~0%)|     79 (~0%)|    -|
    |  o NEGATE                   |     -|  7.30|      512|  5.120e+03|         2|        1|   512|       yes|         -|          -|            -|            -|    -|
    +-----------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+-----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem0 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | in1_1    | 0x10   | 32    | W      | Data signal of in1               |                                                                      |
| s_axi_control | in1_2    | 0x14   | 32    | W      | Data signal of in1               |                                                                      |
| s_axi_control | in2_1    | 0x1c   | 32    | W      | Data signal of in2               |                                                                      |
| s_axi_control | in2_2    | 0x20   | 32    | W      | Data signal of in2               |                                                                      |
| s_axi_control | mode     | 0x28   | 32    | W      | Data signal of mode              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------+
| Argument | Direction | Datatype       |
+----------+-----------+----------------+
| in1      | inout     | pointer        |
| in2      | inout     | pointer        |
| mode     | in        | unsigned short |
+----------+-----------+----------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+---------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                         |
+----------+---------------+-----------+----------+---------------------------------+
| in1      | m_axi_gmem0   | interface |          |                                 |
| in1      | s_axi_control | register  | offset   | name=in1_1 offset=0x10 range=32 |
| in1      | s_axi_control | register  | offset   | name=in1_2 offset=0x14 range=32 |
| in2      | m_axi_gmem0   | interface |          |                                 |
| in2      | s_axi_control | register  | offset   | name=in2_1 offset=0x1c range=32 |
| in2      | s_axi_control | register  | offset   | name=in2_2 offset=0x20 range=32 |
| mode     | s_axi_control | register  |          | name=mode offset=0x28 range=32  |
+----------+---------------+-----------+----------+---------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Bursts and Widening Missed
+-------------------------------------------------------+----------+-----------+-------------------------------------------+------------+-------------------+
| HW Interface                                          | Variable | Loop      | Problem                                   | Resolution | Location          |
+-------------------------------------------------------+----------+-----------+-------------------------------------------+------------+-------------------+
| m_axi_gmem0,gmem0,gmem0,gmem0,gmem0,gmem0,gmem0,gmem0 | in_buf   | INMEMCPY  | Access load is in the conditional branch  | 214-232    | fiFFNTT.cpp:30:12 |
| m_axi_gmem0,gmem0,gmem0,gmem0,gmem0,gmem0,gmem0,gmem0 | in_buf   | INMEMCPY  | Access load is in the conditional branch  | 214-232    | fiFFNTT.cpp:30:12 |
| m_axi_gmem0,gmem0,gmem0,gmem0,gmem0,gmem0,gmem0       | out_buf  | OUTMEMCPY | Access store is in the conditional branch | 214-232    | fiFFNTT.cpp:49:13 |
| m_axi_gmem0,gmem0,gmem0,gmem0,gmem0,gmem0,gmem0       | out_buf  | OUTMEMCPY | Access store is in the conditional branch | 214-232    | fiFFNTT.cpp:49:13 |
| m_axi_gmem0,gmem0,gmem0,gmem0,gmem0,gmem0,gmem0       | out_buf  | OUTMEMCPY | Access store is in the conditional branch | 214-232    | fiFFNTT.cpp:49:13 |
| m_axi_gmem0,gmem0,gmem0,gmem0,gmem0,gmem0,gmem0       | out_buf  | OUTMEMCPY | Access store is in the conditional branch | 214-232    | fiFFNTT.cpp:49:13 |
+-------------------------------------------------------+----------+-----------+-------------------------------------------+------------+-------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                     | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+------------------------------------------+-----+--------+------------+------+---------+---------+
| + top                                    | 127 |        |            |      |         |         |
|  + top_Pipeline_COMPLEX_MUL              | 17  |        |            |      |         |         |
|    add_ln67_fu_221_p2                    | -   |        | add_ln67   | add  | fabric  | 0       |
|   + d_add (grp_d_add_fu_139)             | 3   |        |            |      |         |         |
|     dadd_64ns_64ns_64_5_full_dsp_0_U11   | 3   |        | add        | dadd | fulldsp | 4       |
|   + d_add (grp_d_add_fu_140)             | 3   |        |            |      |         |         |
|     dadd_64ns_64ns_64_5_full_dsp_0_U11   | 3   |        | add        | dadd | fulldsp | 4       |
|   + d_mul (grp_d_mul_fu_186)             | 11  |        |            |      |         |         |
|     dmul_64ns_64ns_64_5_max_dsp_0_U7     | 11  |        | mul        | dmul | maxdsp  | 4       |
|  + fiFFNTT                               | 54  |        |            |      |         |         |
|   + stages                               | 54  |        |            |      |         |         |
|    + PE                                  | 54  |        |            |      |         |         |
|      n_2_fu_965_p2                       | -   |        | n_2        | add  | fabric  | 0       |
|      mac_muladd_10s_10s_10ns_10_4_1_U18  | 1   |        | mul_ln121  | mul  | dsp48   | 3       |
|      mac_muladd_10s_10s_10ns_10_4_1_U18  | 1   |        | i          | add  | dsp48   | 3       |
|      ifr_fu_1112_p2                      | -   |        | ifr        | add  | fabric  | 0       |
|      fry_fu_1121_p2                      | -   |        | fry        | add  | fabric  | 0       |
|      add_ln127_fu_988_p2                 | -   |        | add_ln127  | add  | fabric  | 0       |
|      add_ln131_fu_999_p2                 | -   |        | add_ln131  | add  | fabric  | 0       |
|      grp_fu_849_p2                       | -   |        | tmp1       | add  | fabric  | 0       |
|      add_ln165_fu_1483_p2                | -   |        | add_ln165  | add  | fabric  | 0       |
|      sub_ln167_fu_1179_p2                | -   |        | sub_ln167  | sub  | fabric  | 0       |
|      tmp1_6_fu_1206_p2                   | -   |        | tmp1_6     | add  | fabric  | 0       |
|      add_ln515_fu_1371_p2                | -   |        | add_ln515  | add  | fabric  | 0       |
|      sub_ln1512_fu_1385_p2               | -   |        | sub_ln1512 | sub  | fabric  | 0       |
|      mul_mul_16s_14ns_16_4_1_U19         | 1   |        | mul_ln191  | mul  | dsp48   | 3       |
|      mul_mul_16ns_14ns_30_4_1_U20        | 1   |        | tmp1_3     | mul  | dsp48   | 3       |
|      tmp2_4_fu_1507_p2                   | -   |        | tmp2_4     | add  | fabric  | 0       |
|      tmp2_fu_1529_p2                     | -   |        | tmp2       | add  | fabric  | 0       |
|      grp_fu_849_p2                       | -   |        | tmp1_4     | add  | fabric  | 0       |
|      add_ln223_fu_1560_p2                | -   |        | add_ln223  | add  | fabric  | 0       |
|      sub_ln225_fu_1580_p2                | -   |        | sub_ln225  | sub  | fabric  | 0       |
|      add_ln227_fu_1610_p2                | -   |        | add_ln227  | add  | fabric  | 0       |
|      add_ln217_fu_1574_p2                | -   |        | add_ln217  | add  | fabric  | 0       |
|     + d_add (grp_d_add_fu_469)           | 3   |        |            |      |         |         |
|       dadd_64ns_64ns_64_5_full_dsp_0_U11 | 3   |        | add        | dadd | fulldsp | 4       |
|     + d_add (grp_d_add_fu_466)           | 3   |        |            |      |         |         |
|       dadd_64ns_64ns_64_5_full_dsp_0_U11 | 3   |        | add        | dadd | fulldsp | 4       |
|     + u_add (grp_u_add_fu_716)           | 0   |        |            |      |         |         |
|       ap_return                          | -   |        | add_ln289  | add  | fabric  | 0       |
|     + d_mul (grp_d_mul_fu_763)           | 11  |        |            |      |         |         |
|       dmul_64ns_64ns_64_5_max_dsp_0_U7   | 11  |        | mul        | dmul | maxdsp  | 4       |
|     + d_mul (grp_d_mul_fu_765)           | 11  |        |            |      |         |         |
|       dmul_64ns_64ns_64_5_max_dsp_0_U7   | 11  |        | mul        | dmul | maxdsp  | 4       |
|     + d_mul (grp_d_mul_fu_764)           | 11  |        |            |      |         |         |
|       dmul_64ns_64ns_64_5_max_dsp_0_U7   | 11  |        | mul        | dmul | maxdsp  | 4       |
|     + u_add (grp_u_add_fu_717)           | 0   |        |            |      |         |         |
|       ap_return                          | -   |        | add_ln289  | add  | fabric  | 0       |
|     + d_add (grp_d_add_fu_471)           | 3   |        |            |      |         |         |
|       dadd_64ns_64ns_64_5_full_dsp_0_U11 | 3   |        | add        | dadd | fulldsp | 4       |
|     + d_add (grp_d_add_fu_467)           | 3   |        |            |      |         |         |
|       dadd_64ns_64ns_64_5_full_dsp_0_U11 | 3   |        | add        | dadd | fulldsp | 4       |
|     + d_add (grp_d_add_fu_470)           | 3   |        |            |      |         |         |
|       dadd_64ns_64ns_64_5_full_dsp_0_U11 | 3   |        | add        | dadd | fulldsp | 4       |
|  + out_copy                              | 2   |        |            |      |         |         |
|    add_ln49_fu_224_p2                    | -   |        | add_ln49   | add  | fabric  | 0       |
|    grp_fu_192_p2                         | -   |        | add_ln62   | add  | fabric  | 0       |
|    grp_fu_192_p2                         | -   |        | add_ln60   | add  | fabric  | 0       |
|    grp_fu_192_p2                         | -   |        | add_ln53   | add  | fabric  | 0       |
|    exponent_1_fu_308_p2                  | -   |        | exponent_1 | add  | fabric  | 0       |
|    add_ln302_fu_314_p2                   | -   |        | add_ln302  | add  | fabric  | 0       |
|   + monty_mul                            | 2   |        |            |      |         |         |
|     mul_mul_16s_14ns_16_4_1_U47          | 1   |        | mul_ln238  | mul  | dsp48   | 3       |
|     mul_mul_16ns_14ns_30_4_1_U48         | 1   |        | tmp1       | mul  | dsp48   | 3       |
|     tmp2_1_fu_75_p2                      | -   |        | tmp2_1     | add  | fabric  | 0       |
|    + u_add (tmp_u_add_fu_40)             | 0   |        |            |      |         |         |
|      ap_return                           | -   |        | add_ln289  | add  | fabric  | 0       |
|  + top_Pipeline_NEGATE                   | 0   |        |            |      |         |         |
|    add_ln52_fu_80_p2                     | -   |        | add_ln52   | add  | fabric  | 0       |
|  + in_copy                               | 0   |        |            |      |         |         |
|    add_ln30_fu_151_p2                    | -   |        | add_ln30   | add  | fabric  | 0       |
|    add_ln36_fu_182_p2                    | -   |        | add_ln36   | add  | fabric  | 0       |
+------------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------+------+------+--------+-----------+---------+------+---------+
| Name             | BRAM | URAM | Pragma | Variable  | Storage | Impl | Latency |
+------------------+------+------+--------+-----------+---------+------+---------+
| + top            | 48   | 0    |        |           |         |      |         |
|   buf1_U         | 4    | -    |        | buf1      | ram_t2p | auto | 1       |
|   buf2_U         | 4    | -    |        | buf2      | ram_t2p | auto | 1       |
|   tmp_U          | 4    | -    |        | tmp       | ram_t2p | auto | 1       |
|  + fiFFNTT       | 18   | 0    |        |           |         |      |         |
|   + stages       | 18   | 0    |        |           |         |      |         |
|     stage0_U     | 4    | -    |        | stage0    | ram_t2p | auto | 1       |
|     stage1_U     | 4    | -    |        | stage1    | ram_t2p | auto | 1       |
|    + PE          | 10   | 0    |        |           |         |      |         |
|      gm_im_tab_U | 4    | -    |        | gm_im_tab | rom_1p  | auto | 1       |
|      iGMb_U      | 1    | -    |        | iGMb      | rom_1p  | auto | 1       |
|      GMb_U       | 1    | -    |        | GMb       | rom_1p  | auto | 1       |
|      gm_re_tab_U | 4    | -    |        | gm_re_tab | rom_1p  | auto | 1       |
+------------------+------+------+--------+-----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+------------+-----------------------------------------------------+---------------------------------------+
| Type       | Options                                             | Location                              |
+------------+-----------------------------------------------------+---------------------------------------+
| inline     | off                                                 | fiFFNTT.cpp:9 in fiffntt              |
| dependence | dependent=false type=inter variable=in_buf          | fiFFNTT.cpp:27 in in_copy, in_buf     |
| dependence | dependent=false type=inter variable=out_buf         | fiFFNTT.cpp:28 in in_copy, out_buf    |
| inline     | off                                                 | fiFFNTT.cpp:29 in in_copy             |
| pipeline   | II=1                                                | fiFFNTT.cpp:31 in in_copy             |
| dependence | dependent=false type=inter variable=in_buf          | fiFFNTT.cpp:43 in out_copy, in_buf    |
| dependence | dependent=false type=inter variable=out_buf         | fiFFNTT.cpp:44 in out_copy, out_buf   |
| inline     | off                                                 | fiFFNTT.cpp:45 in out_copy            |
| pipeline   | II=1                                                | fiFFNTT.cpp:50 in out_copy            |
| dependence | dependent=false type=inter variable=stage0          | fiFFNTT.cpp:70 in stages, stage0      |
| dependence | dependent=false type=inter variable=stage1          | fiFFNTT.cpp:71 in stages, stage1      |
| inline     | off                                                 | fiFFNTT.cpp:72 in stages              |
| dependence | dependent=false type=inter variable=in              | fiFFNTT.cpp:91 in pe, in              |
| dependence | dependent=false type=inter variable=out             | fiFFNTT.cpp:92 in pe, out             |
| allocation | function instances=d_mul limit=3                    | fiFFNTT.cpp:94 in pe                  |
| allocation | function instances=d_add limit=6                    | fiFFNTT.cpp:95 in pe                  |
| allocation | function instances=u_add limit=2                    | fiFFNTT.cpp:99 in pe                  |
| pipeline   | II=2                                                | fiFFNTT.cpp:120 in pe                 |
| inline     | off                                                 | fiFFNTT.cpp:235 in monty_mul          |
| inline     | off                                                 | fiFFNTT.cpp:252 in d_mul              |
| inline     | off                                                 | fiFFNTT.cpp:264 in d_add              |
| inline     | off                                                 | fiFFNTT.cpp:276 in u_mul              |
| inline     | off                                                 | fiFFNTT.cpp:288 in u_add              |
| inline     |                                                     | fiFFNTT.cpp:294 in d_shift            |
| inline     |                                                     | fiFFNTT.cpp:314 in negate             |
| interface  | m_axi port=in1 bundle=gmem0 offset=slave depth=1024 | fiFFNTT_wrapper.cpp:15 in top, in1    |
| interface  | m_axi port=in2 bundle=gmem0 offset=slave depth=1024 | fiFFNTT_wrapper.cpp:16 in top, in2    |
| interface  | s_axilite port=mode                                 | fiFFNTT_wrapper.cpp:17 in top, mode   |
| interface  | s_axilite port=return                               | fiFFNTT_wrapper.cpp:18 in top, return |
| allocation | function instances=fiFFNTT limit=2                  | fiFFNTT_wrapper.cpp:20 in top         |
| allocation | function instances=in_copy limit=2                  | fiFFNTT_wrapper.cpp:21 in top         |
| allocation | function instances=out_copy limit=1                 | fiFFNTT_wrapper.cpp:22 in top         |
| inline     | off                                                 | fiFFNTT_wrapper.cpp:24 in top         |
| pipeline   | II=1                                                | fiFFNTT_wrapper.cpp:53 in top         |
| pipeline   | II=3                                                | fiFFNTT_wrapper.cpp:68 in top         |
| allocation | function instances=d_mul limit=1                    | fiFFNTT_wrapper.cpp:69 in top         |
| allocation | function instances=d_add limit=2                    | fiFFNTT_wrapper.cpp:70 in top         |
| inline     |                                                     | fiFFNTT_wrapper.cpp:96 in negate      |
+------------+-----------------------------------------------------+---------------------------------------+


