Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Aug 17 15:33:00 2022
| Host              : lxeng99 running 64-bit Ubuntu 16.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -file Mercury_XU5_PE1_timing_summary_routed.rpt -pb Mercury_XU5_PE1_timing_summary_routed.pb -rpx Mercury_XU5_PE1_timing_summary_routed.rpx -warn_on_violation
| Design            : Mercury_XU5_PE1
| Device            : xczu5ev-sfvc784
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 3 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.339        0.000                      0                36630        0.010        0.000                      0                36264        0.000        0.000                       0                 15252  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                ------------           ----------      --------------
CLK100_PL_P                                                                                          {0.000 4.998}          9.996           100.040         
  mmcm_clkout0                                                                                       {0.000 1.666}          3.332           300.120         
    pll_clk                                                                                          {0.000 0.208}          0.417           2400.960        
      pll_clk_DIV                                                                                    {0.000 1.666}          3.332           300.120         
  mmcm_clkout5                                                                                       {0.000 6.664}          13.328          75.030          
  mmcm_clkout6                                                                                       {0.000 3.332}          6.664           150.060         
RGMII_RX_CLK                                                                                         {2.000 6.000}          8.000           125.000         
RGMII_RX_CLK_VIRT                                                                                    {0.000 4.000}          8.000           125.000         
clk_pl_0                                                                                             {0.000 5.000}          10.000          100.000         
clk_pl_1                                                                                             {0.000 10.000}         20.000          50.000          
  clk_out1_Mercury_XU5_clk_wiz_0_0                                                                   {0.000 4.000}          8.000           125.000         
  clk_out2_Mercury_XU5_clk_wiz_0_0                                                                   {0.000 4.000}          8.000           125.000         
    RGMII_TX_CLK_90                                                                                  {0.000 4.000}          8.000           125.000         
  clk_out3_Mercury_XU5_clk_wiz_0_0                                                                   {0.000 20.000}         40.000          25.000          
  clk_out4_Mercury_XU5_clk_wiz_0_0                                                                   {0.000 50.000}         100.000         10.000          
    Clk2_5                                                                                           {0.000 200.000}        400.000         2.500           
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}         50.000          20.000          
mdio1_mdc_clock                                                                                      {0.000 240.002}        480.004         2.083           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100_PL_P                                                                                                8.334        0.000                      0                   23        0.055        0.000                      0                   23        1.999        0.000                       0                    19  
  mmcm_clkout0                                                                                             0.339        0.000                      0                26257        0.010        0.000                      0                26257        0.166        0.000                       0                 11418  
    pll_clk                                                                                                                                                                                                                                            0.039        0.000                       0                     9  
      pll_clk_DIV                                                                                                                                                                                                                                      0.466        0.000                       0                    45  
  mmcm_clkout5                                                                                            10.398        0.000                      0                  872        0.010        0.000                      0                  872        6.132        0.000                       0                   568  
  mmcm_clkout6                                                                                             1.729        0.000                      0                 5106        0.016        0.000                      0                 4930        1.126        0.000                       0                  1557  
RGMII_RX_CLK                                                                                               2.742        0.000                      0                  213        0.016        0.000                      0                  213        3.468        0.000                       0                    83  
clk_pl_0                                                                                                   5.028        0.000                      0                 1985        0.021        0.000                      0                 1985        3.400        0.000                       0                   885  
clk_pl_1                                                                                                  19.088        0.000                      0                   24        0.055        0.000                      0                   24        4.000        0.000                       0                    25  
  clk_out1_Mercury_XU5_clk_wiz_0_0                                                                         2.889        0.000                      0                  302        0.033        0.000                      0                  302        0.000        0.000                       0                   141  
  clk_out2_Mercury_XU5_clk_wiz_0_0                                                                                                                                                                                                                     0.000        0.000                       0                     3  
  clk_out3_Mercury_XU5_clk_wiz_0_0                                                                        36.836        0.000                      0                   10        0.416        0.000                      0                   10       16.000        0.000                       0                    16  
  clk_out4_Mercury_XU5_clk_wiz_0_0                                                                                                                                                                                                                    98.929        0.000                       0                     2  
    Clk2_5                                                                                               396.806        0.000                      0                   10        0.416        0.000                      0                   10      196.000        0.000                       0                    14  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       15.487        0.000                      0                 1050        0.015        0.000                      0                 1050       24.468        0.000                       0                   491  
mdio1_mdc_clock                                                                                                                                                                                                                                       40.002        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm_clkout5                                                                                         mmcm_clkout0                                                                                               2.472        0.000                      0                   28                                                                        
mmcm_clkout6                                                                                         mmcm_clkout0                                                                                               1.182        0.000                      0                  101                                                                        
mmcm_clkout0                                                                                         pll_clk_DIV                                                                                                0.712        0.000                      0                  384        0.679        0.000                      0                  384  
mmcm_clkout0                                                                                         mmcm_clkout5                                                                                              11.676        0.000                      0                   10                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  mmcm_clkout5                                                                                              49.604        0.000                      0                    8                                                                        
mmcm_clkout0                                                                                         mmcm_clkout6                                                                                               2.040        0.000                      0                   36        0.133        0.000                      0                    1  
RGMII_RX_CLK_VIRT                                                                                    RGMII_RX_CLK                                                                                               0.954        0.000                      0                   10        0.163        0.000                      0                   10  
clk_out3_Mercury_XU5_clk_wiz_0_0                                                                     clk_out1_Mercury_XU5_clk_wiz_0_0                                                                           2.664        0.000                      0                   16        1.784        0.000                      0                   16  
Clk2_5                                                                                               clk_out1_Mercury_XU5_clk_wiz_0_0                                                                           2.482        0.000                      0                   16        1.871        0.000                      0                   16  
clk_out1_Mercury_XU5_clk_wiz_0_0                                                                     clk_out2_Mercury_XU5_clk_wiz_0_0                                                                           3.689        0.000                      0                    2        0.268        0.000                      0                    2  
clk_out1_Mercury_XU5_clk_wiz_0_0                                                                     RGMII_TX_CLK_90                                                                                            0.409        0.000                      0                    5        0.384        0.000                      0                    5  
clk_out1_Mercury_XU5_clk_wiz_0_0                                                                     clk_out3_Mercury_XU5_clk_wiz_0_0                                                                           5.068        0.000                      0                   12        0.205        0.000                      0                   12  
clk_out1_Mercury_XU5_clk_wiz_0_0                                                                     Clk2_5                                                                                                     5.203        0.000                      0                   12        0.023        0.000                      0                   12  
mmcm_clkout5                                                                                         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       12.887        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    RGMII_RX_CLK                                                                                         RGMII_RX_CLK                                                                                               7.149        0.000                      0                    6        0.287        0.000                      0                    6  
**async_default**                                                                                    clk_out1_Mercury_XU5_clk_wiz_0_0                                                                     clk_out1_Mercury_XU5_clk_wiz_0_0                                                                           7.020        0.000                      0                    6        0.322        0.000                      0                    6  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       47.639        0.000                      0                  100        0.129        0.000                      0                  100  
**async_default**                                                                                    mmcm_clkout5                                                                                         mmcm_clkout5                                                                                              11.941        0.000                      0                   91        0.144        0.000                      0                   91  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100_PL_P
  To Clock:  CLK100_PL_P

Setup :            0  Failing Endpoints,  Worst Slack        8.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.999ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.334ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (CLK100_PL_P rise@9.996ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.326ns (22.253%)  route 1.139ns (77.747%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 11.884 - 9.996 ) 
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.302ns (routing 0.497ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.452ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.864    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.302     2.194    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y94         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.272 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.174     2.446    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X41Y92         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     2.604 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.612     3.216    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X43Y94         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     3.306 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.353     3.659    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X41Y92         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      9.996     9.996 r  
    AD5                                               0.000     9.996 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     9.996    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.400 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.440    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.440 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    10.726    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.750 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.134    11.884    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X41Y92         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism              0.218    12.102    
                         clock uncertainty           -0.035    12.067    
    SLICE_X41Y92         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074    11.993    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                         11.993    
                         arrival time                          -3.659    
  -------------------------------------------------------------------
                         slack                                  8.334    

Slack (MET) :             8.334ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (CLK100_PL_P rise@9.996ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.326ns (22.253%)  route 1.139ns (77.747%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 11.884 - 9.996 ) 
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.302ns (routing 0.497ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.452ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.864    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.302     2.194    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y94         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.272 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.174     2.446    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X41Y92         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     2.604 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.612     3.216    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X43Y94         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     3.306 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.353     3.659    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X41Y92         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      9.996     9.996 r  
    AD5                                               0.000     9.996 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     9.996    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.400 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.440    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.440 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    10.726    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.750 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.134    11.884    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X41Y92         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism              0.218    12.102    
                         clock uncertainty           -0.035    12.067    
    SLICE_X41Y92         FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.074    11.993    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                         11.993    
                         arrival time                          -3.659    
  -------------------------------------------------------------------
                         slack                                  8.334    

Slack (MET) :             8.521ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (CLK100_PL_P rise@9.996ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.326ns (24.024%)  route 1.031ns (75.976%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 11.888 - 9.996 ) 
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.302ns (routing 0.497ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.452ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.864    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.302     2.194    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y94         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.272 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.174     2.446    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X41Y92         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     2.604 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.612     3.216    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X43Y94         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     3.306 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.245     3.551    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X43Y94         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      9.996     9.996 r  
    AD5                                               0.000     9.996 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     9.996    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.400 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.440    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.440 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    10.726    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.750 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.138    11.888    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y94         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism              0.292    12.181    
                         clock uncertainty           -0.035    12.145    
    SLICE_X43Y94         FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.074    12.071    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                         12.071    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  8.521    

Slack (MET) :             8.521ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (CLK100_PL_P rise@9.996ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.326ns (24.024%)  route 1.031ns (75.976%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 11.888 - 9.996 ) 
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.302ns (routing 0.497ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.452ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.864    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.302     2.194    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y94         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.272 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.174     2.446    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X41Y92         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     2.604 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.612     3.216    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X43Y94         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     3.306 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.245     3.551    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X43Y94         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      9.996     9.996 r  
    AD5                                               0.000     9.996 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     9.996    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.400 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.440    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.440 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    10.726    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.750 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.138    11.888    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y94         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism              0.292    12.181    
                         clock uncertainty           -0.035    12.145    
    SLICE_X43Y94         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    12.071    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                         12.071    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  8.521    

Slack (MET) :             8.610ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (CLK100_PL_P rise@9.996ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.352ns (25.750%)  route 1.015ns (74.250%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 11.888 - 9.996 ) 
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.302ns (routing 0.497ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.452ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.864    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.302     2.194    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y94         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.272 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.174     2.446    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X41Y92         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     2.604 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.565     3.169    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X43Y94         LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116     3.285 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_2/O
                         net (fo=1, routed)           0.276     3.561    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst0[6]
    SLICE_X43Y94         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      9.996     9.996 r  
    AD5                                               0.000     9.996 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     9.996    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.400 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.440    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.440 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    10.726    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.750 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.138    11.888    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y94         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism              0.292    12.181    
                         clock uncertainty           -0.035    12.145    
    SLICE_X43Y94         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    12.170    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                         12.170    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                  8.610    

Slack (MET) :             8.767ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (CLK100_PL_P rise@9.996ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.381ns (31.910%)  route 0.813ns (68.090%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 11.889 - 9.996 ) 
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.302ns (routing 0.497ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.452ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.864    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.302     2.194    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y94         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.272 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.174     2.446    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X41Y92         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     2.604 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.573     3.177    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     3.322 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, routed)           0.066     3.388    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
    SLICE_X43Y94         FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      9.996     9.996 r  
    AD5                                               0.000     9.996 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     9.996    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.400 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.440    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.440 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    10.726    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.750 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.139    11.889    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y94         FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism              0.276    12.165    
                         clock uncertainty           -0.035    12.130    
    SLICE_X43Y94         FDSE (Setup_CFF_SLICEM_C_D)
                                                      0.025    12.155    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         12.155    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                  8.767    

Slack (MET) :             8.782ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (CLK100_PL_P rise@9.996ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.351ns (31.452%)  route 0.765ns (68.548%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 11.885 - 9.996 ) 
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.303ns (routing 0.497ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.452ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.864    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.303     2.195    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y94         FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.275 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/Q
                         net (fo=7, routed)           0.324     2.599    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[5]
    SLICE_X43Y94         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     2.748 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2/O
                         net (fo=1, routed)           0.207     2.955    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2_n_0
    SLICE_X41Y92         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     3.077 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/O
                         net (fo=1, routed)           0.234     3.311    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1_n_0
    SLICE_X41Y92         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      9.996     9.996 r  
    AD5                                               0.000     9.996 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     9.996    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.400 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.440    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.440 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    10.726    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.750 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.135    11.885    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X41Y92         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
                         clock pessimism              0.218    12.103    
                         clock uncertainty           -0.035    12.068    
    SLICE_X41Y92         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    12.093    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg
  -------------------------------------------------------------------
                         required time                         12.093    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                  8.782    

Slack (MET) :             8.820ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (CLK100_PL_P rise@9.996ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.335ns (29.360%)  route 0.806ns (70.640%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 11.889 - 9.996 ) 
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.302ns (routing 0.497ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.452ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.864    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.302     2.194    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y94         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.272 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.174     2.446    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X41Y92         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     2.604 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.560     3.164    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X43Y94         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/O
                         net (fo=1, routed)           0.072     3.335    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1_n_0
    SLICE_X43Y94         FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      9.996     9.996 r  
    AD5                                               0.000     9.996 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     9.996    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.400 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.440    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.440 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    10.726    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.750 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.139    11.889    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y94         FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism              0.276    12.165    
                         clock uncertainty           -0.035    12.130    
    SLICE_X43Y94         FDSE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.155    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                         12.155    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                  8.820    

Slack (MET) :             8.851ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (CLK100_PL_P rise@9.996ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.346ns (31.171%)  route 0.764ns (68.829%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 11.889 - 9.996 ) 
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.302ns (routing 0.497ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.452ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.864    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.302     2.194    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y94         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.272 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.174     2.446    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X41Y92         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     2.604 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.560     3.164    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X43Y94         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     3.274 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1/O
                         net (fo=1, routed)           0.030     3.304    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1_n_0
    SLICE_X43Y94         FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      9.996     9.996 r  
    AD5                                               0.000     9.996 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     9.996    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.400 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.440    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.440 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    10.726    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.750 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.139    11.889    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y94         FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism              0.276    12.165    
                         clock uncertainty           -0.035    12.130    
    SLICE_X43Y94         FDSE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    12.155    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                         12.155    
                         arrival time                          -3.304    
  -------------------------------------------------------------------
                         slack                                  8.851    

Slack (MET) :             8.851ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.996ns  (CLK100_PL_P rise@9.996ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.332ns (32.015%)  route 0.705ns (67.985%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 11.874 - 9.996 ) 
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.302ns (routing 0.497ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.452ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.864    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.892 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.302     2.194    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y94         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.272 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.174     2.446    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X41Y92         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     2.604 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.516     3.120    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X42Y93         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     3.216 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=1, routed)           0.015     3.231    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X42Y93         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      9.996     9.996 r  
    AD5                                               0.000     9.996 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     9.996    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    10.400 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.440    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.440 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    10.726    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.750 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          1.124    11.874    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X42Y93         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                         clock pessimism              0.218    12.092    
                         clock uncertainty           -0.035    12.057    
    SLICE_X42Y93         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    12.082    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_reg
  -------------------------------------------------------------------
                         required time                         12.082    
                         arrival time                          -3.231    
  -------------------------------------------------------------------
                         slack                                  8.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100_PL_P rise@0.000ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.040ns (32.000%)  route 0.085ns (68.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.714ns (routing 0.274ns, distribution 0.440ns)
  Clock Net Delay (Destination): 0.817ns (routing 0.304ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.447    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.464 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.714     1.178    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X41Y91         FDPE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.218 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/Q
                         net (fo=1, routed)           0.085     1.303    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async[1]
    SLICE_X41Y92         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.585    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.604 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.817     1.421    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X41Y92         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                         clock pessimism             -0.219     1.201    
    SLICE_X41Y92         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.248    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100_PL_P rise@0.000ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.059ns (42.143%)  route 0.081ns (57.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      0.721ns (routing 0.274ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.806ns (routing 0.304ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.447    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.464 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.721     1.185    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y94         FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.224 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                         net (fo=7, routed)           0.075     1.299    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[4]
    SLICE_X42Y93         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     1.319 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=1, routed)           0.006     1.325    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X42Y93         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.585    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.604 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.806     1.410    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X42Y93         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                         clock pessimism             -0.191     1.218    
    SLICE_X42Y93         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.265    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_reg
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100_PL_P rise@0.000ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.076ns (62.295%)  route 0.046ns (37.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.721ns (routing 0.274ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.304ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.447    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.464 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.721     1.185    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y94         FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.224 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                         net (fo=7, routed)           0.037     1.261    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[4]
    SLICE_X43Y94         LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.037     1.298 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1/O
                         net (fo=1, routed)           0.009     1.307    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1_n_0
    SLICE_X43Y94         FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.585    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.604 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.819     1.423    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y94         FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism             -0.231     1.191    
    SLICE_X43Y94         FDSE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.238    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100_PL_P rise@0.000ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.200%)  route 0.086ns (68.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.714ns (routing 0.274ns, distribution 0.440ns)
  Clock Net Delay (Destination): 0.812ns (routing 0.304ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.447    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.464 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.714     1.178    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X41Y91         FDPE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.217 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/Q
                         net (fo=1, routed)           0.086     1.303    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async[0]
    SLICE_X41Y91         FDPE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.585    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.604 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.812     1.416    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X41Y91         FDPE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                         clock pessimism             -0.231     1.184    
    SLICE_X41Y91         FDPE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.231    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100_PL_P rise@0.000ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.200%)  route 0.086ns (68.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.719ns (routing 0.274ns, distribution 0.445ns)
  Clock Net Delay (Destination): 0.817ns (routing 0.304ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.447    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.464 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.719     1.183    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X41Y92         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.222 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/Q
                         net (fo=1, routed)           0.086     1.308    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r[0]
    SLICE_X41Y92         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.585    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.604 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.817     1.421    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X41Y92         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
                         clock pessimism             -0.231     1.189    
    SLICE_X41Y92         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.236    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100_PL_P rise@0.000ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.072ns (44.172%)  route 0.091ns (55.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      0.720ns (routing 0.274ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.304ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.447    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.464 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.720     1.184    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y94         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.223 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.085     1.308    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X41Y92         LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.033     1.341 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[3]_i_1/O
                         net (fo=1, routed)           0.006     1.347    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst0[3]
    SLICE_X41Y92         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.585    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.604 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.816     1.420    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X41Y92         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism             -0.191     1.228    
    SLICE_X41Y92         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.275    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100_PL_P rise@0.000ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.052ns (37.681%)  route 0.086ns (62.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Net Delay (Source):      0.720ns (routing 0.274ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.304ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.447    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.464 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.720     1.184    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y94         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.222 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                         net (fo=7, routed)           0.062     1.284    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]
    SLICE_X43Y94         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     1.298 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, routed)           0.024     1.322    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
    SLICE_X43Y94         FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.585    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.604 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.819     1.423    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y94         FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism             -0.224     1.198    
    SLICE_X43Y94         FDSE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.244    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100_PL_P rise@0.000ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.074ns (54.015%)  route 0.063ns (45.985%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.721ns (routing 0.274ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.304ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.447    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.464 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.721     1.185    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y94         FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.224 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                         net (fo=7, routed)           0.037     1.261    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[4]
    SLICE_X43Y94         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.035     1.296 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/O
                         net (fo=1, routed)           0.026     1.322    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1_n_0
    SLICE_X43Y94         FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.585    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.604 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.819     1.423    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y94         FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism             -0.231     1.191    
    SLICE_X43Y94         FDSE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.237    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100_PL_P rise@0.000ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.074ns (41.111%)  route 0.106ns (58.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      0.720ns (routing 0.274ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.304ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.447    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.464 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.720     1.184    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X43Y94         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.223 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.085     1.308    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X41Y92         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.035     1.343 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst[2]_i_1/O
                         net (fo=1, routed)           0.021     1.364    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst0[2]
    SLICE_X41Y92         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.585    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.604 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.816     1.420    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X41Y92         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism             -0.191     1.228    
    SLICE_X41Y92         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.274    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100_PL_P  {rise@0.000ns fall@4.998ns period=9.996ns})
  Path Group:             CLK100_PL_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100_PL_P rise@0.000ns - CLK100_PL_P rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.040ns (26.490%)  route 0.111ns (73.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.719ns (routing 0.274ns, distribution 0.445ns)
  Clock Net Delay (Destination): 0.817ns (routing 0.304ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.447    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.464 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.719     1.183    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X41Y92         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.223 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.111     1.334    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r[1]
    SLICE_X41Y92         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100_PL_P rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.585    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.604 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=17, routed)          0.817     1.421    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X41Y92         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
                         clock pessimism             -0.231     1.189    
    SLICE_X41Y92         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.236    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100_PL_P
Waveform(ns):       { 0.000 4.998 }
Period(ns):         9.996
Sources:            { CLK100_PL_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         9.996       8.706      BUFGCE_X0Y25  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         9.996       8.925      MMCM_X0Y1     Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.550         9.996       9.446      SLICE_X43Y94  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
Min Period        n/a     FDSE/C             n/a            0.550         9.996       9.446      SLICE_X43Y94  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         9.996       9.446      SLICE_X41Y92  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         9.996       9.446      SLICE_X41Y92  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
Min Period        n/a     FDSE/C             n/a            0.550         9.996       9.446      SLICE_X43Y94  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
Min Period        n/a     FDSE/C             n/a            0.550         9.996       9.446      SLICE_X43Y94  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.550         9.996       9.446      SLICE_X43Y94  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.550         9.996       9.446      SLICE_X42Y93  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_reg/C
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       9.996       90.004     MMCM_X0Y1     Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            2.999         4.998       1.999      MMCM_X0Y1     Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            2.999         4.998       1.999      MMCM_X0Y1     Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X41Y92  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X41Y92  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X42Y93  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X42Y93  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/input_rst_design_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X42Y93  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_async_mb_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X42Y93  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_async_mb_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X44Y91  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X43Y94  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            2.999         4.998       1.999      MMCM_X0Y1     Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            2.999         4.998       1.999      MMCM_X0Y1     Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    FDPE/C             n/a            0.275         4.998       4.723      SLICE_X41Y91  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.275         4.998       4.723      SLICE_X41Y91  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.275         4.998       4.723      SLICE_X41Y91  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.275         4.998       4.723      SLICE_X41Y91  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X43Y94  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         4.998       4.723      SLICE_X43Y94  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.275         4.998       4.723      SLICE_X43Y94  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.275         4.998       4.723      SLICE_X43Y94  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.227ns (8.237%)  route 2.529ns (91.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.582ns = ( 5.914 - 3.332 ) 
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.206ns (routing 0.171ns, distribution 1.035ns)
  Clock Net Delay (Destination): 0.937ns (routing 0.155ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.206     2.276    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/wosp_reg[2]_0
    SLICE_X52Y89         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.355 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/Q
                         net (fo=182, routed)         2.462     4.817    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/out
    SLICE_X40Y70         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     4.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_17/O
                         net (fo=1, routed)           0.067     5.032    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_nxt[13]
    SLICE_X40Y70         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       0.937     5.914    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_0
    SLICE_X40Y70         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[13]/C
                         clock pessimism             -0.516     5.398    
                         clock uncertainty           -0.052     5.346    
    SLICE_X40Y70         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     5.371    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[13]
  -------------------------------------------------------------------
                         required time                          5.371    
                         arrival time                          -5.032    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.204ns (7.635%)  route 2.468ns (92.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 5.904 - 3.332 ) 
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.206ns (routing 0.171ns, distribution 1.035ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.155ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.206     2.276    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/wosp_reg[2]_0
    SLICE_X52Y89         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.355 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/Q
                         net (fo=182, routed)         2.409     4.764    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/out
    SLICE_X40Y83         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     4.889 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_21__1/O
                         net (fo=1, routed)           0.059     4.948    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_nxt[9]
    SLICE_X40Y83         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       0.927     5.904    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_0
    SLICE_X40Y83         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[9]/C
                         clock pessimism             -0.516     5.388    
                         clock uncertainty           -0.052     5.336    
    SLICE_X40Y83         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     5.361    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[9]
  -------------------------------------------------------------------
                         required time                          5.361    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.167ns (6.355%)  route 2.461ns (93.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 5.915 - 3.332 ) 
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.206ns (routing 0.171ns, distribution 1.035ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.155ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.206     2.276    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/wosp_reg[2]_0
    SLICE_X52Y89         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.355 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/Q
                         net (fo=182, routed)         2.389     4.744    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/out
    SLICE_X40Y70         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.088     4.832 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_10/O
                         net (fo=1, routed)           0.072     4.904    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_nxt[20]
    SLICE_X40Y70         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       0.938     5.915    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_0
    SLICE_X40Y70         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[20]/C
                         clock pessimism             -0.516     5.399    
                         clock uncertainty           -0.052     5.347    
    SLICE_X40Y70         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.372    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[20]
  -------------------------------------------------------------------
                         required time                          5.372    
                         arrival time                          -4.904    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.228ns (8.517%)  route 2.449ns (91.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 5.969 - 3.332 ) 
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    -0.510ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.206ns (routing 0.171ns, distribution 1.035ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.155ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.206     2.276    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/wosp_reg[2]_0
    SLICE_X52Y89         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.355 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/Q
                         net (fo=182, routed)         2.390     4.745    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/out
    SLICE_X41Y80         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     4.894 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_20__1/O
                         net (fo=1, routed)           0.059     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_nxt[10]
    SLICE_X41Y80         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       0.992     5.969    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_0
    SLICE_X41Y80         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[10]/C
                         clock pessimism             -0.510     5.460    
                         clock uncertainty           -0.052     5.407    
    SLICE_X41Y80         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     5.432    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[10]
  -------------------------------------------------------------------
                         required time                          5.432    
                         arrival time                          -4.953    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.863ns (31.857%)  route 1.846ns (68.143%))
  Logic Levels:           7  (CARRY8=1 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 5.981 - 3.332 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.148ns (routing 0.171ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.155ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.148     2.218    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmdGroupP_reg[0]_0
    SLICE_X44Y99         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.297 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[0]/Q
                         net (fo=48, routed)          0.429     2.726    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/Q[0]
    SLICE_X43Y103        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123     2.849 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/i__carry_i_18__2/O
                         net (fo=1, routed)           0.291     3.140    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/i__carry_i_18__2_n_0
    SLICE_X44Y101        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     3.288 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/i__carry_i_5__2/O
                         net (fo=1, routed)           0.009     3.297    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/i__carry_i_5__2_n_0
    SLICE_X44Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[5])
                                                      0.195     3.492 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/issue_cas3_inferred__0/i__carry/CO[5]
                         net (fo=5, routed)           0.389     3.881    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/issue_cas3215_in
    SLICE_X42Y106        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     3.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2__0/O
                         net (fo=4, routed)           0.041     4.018    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2__0_n_0
    SLICE_X42Y106        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     4.108 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_fifo_wptr[1]_i_2__2/O
                         net (fo=45, routed)          0.364     4.472    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_fifo_wptr[1]_i_2__2_n_0
    SLICE_X44Y104        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     4.569 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_3__0/O
                         net (fo=3, routed)           0.164     4.733    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_3__0_n_0
    SLICE_X44Y103        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     4.768 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0/O
                         net (fo=3, routed)           0.159     4.927    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0_n_0
    SLICE_X44Y103        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.004     5.981    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmdGroupP_reg[0]_0
    SLICE_X44Y103        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state_reg[0]/C
                         clock pessimism             -0.460     5.522    
                         clock uncertainty           -0.052     5.469    
    SLICE_X44Y103        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     5.410    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state_reg[0]
  -------------------------------------------------------------------
                         required time                          5.410    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.863ns (31.869%)  route 1.845ns (68.131%))
  Logic Levels:           7  (CARRY8=1 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 5.981 - 3.332 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.148ns (routing 0.171ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.155ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.148     2.218    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmdGroupP_reg[0]_0
    SLICE_X44Y99         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.297 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[0]/Q
                         net (fo=48, routed)          0.429     2.726    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/Q[0]
    SLICE_X43Y103        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123     2.849 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/i__carry_i_18__2/O
                         net (fo=1, routed)           0.291     3.140    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/i__carry_i_18__2_n_0
    SLICE_X44Y101        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     3.288 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/i__carry_i_5__2/O
                         net (fo=1, routed)           0.009     3.297    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/i__carry_i_5__2_n_0
    SLICE_X44Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[5])
                                                      0.195     3.492 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/issue_cas3_inferred__0/i__carry/CO[5]
                         net (fo=5, routed)           0.389     3.881    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/issue_cas3215_in
    SLICE_X42Y106        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     3.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2__0/O
                         net (fo=4, routed)           0.041     4.018    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2__0_n_0
    SLICE_X42Y106        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     4.108 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_fifo_wptr[1]_i_2__2/O
                         net (fo=45, routed)          0.364     4.472    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_fifo_wptr[1]_i_2__2_n_0
    SLICE_X44Y104        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     4.569 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_3__0/O
                         net (fo=3, routed)           0.164     4.733    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_3__0_n_0
    SLICE_X44Y103        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     4.768 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0/O
                         net (fo=3, routed)           0.158     4.926    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0_n_0
    SLICE_X44Y103        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.004     5.981    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmdGroupP_reg[0]_0
    SLICE_X44Y103        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state_reg[2]/C
                         clock pessimism             -0.460     5.522    
                         clock uncertainty           -0.052     5.469    
    SLICE_X44Y103        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     5.409    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state_reg[2]
  -------------------------------------------------------------------
                         required time                          5.409    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.225ns (8.634%)  route 2.381ns (91.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 5.919 - 3.332 ) 
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.206ns (routing 0.171ns, distribution 1.035ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.155ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.206     2.276    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/wosp_reg[2]_0
    SLICE_X52Y89         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.355 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/Q
                         net (fo=182, routed)         2.331     4.686    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/out
    SLICE_X39Y69         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     4.832 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_18/O
                         net (fo=1, routed)           0.050     4.882    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_nxt[12]
    SLICE_X39Y69         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       0.942     5.919    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_0
    SLICE_X39Y69         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[12]/C
                         clock pessimism             -0.516     5.403    
                         clock uncertainty           -0.052     5.351    
    SLICE_X39Y69         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     5.376    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[12]
  -------------------------------------------------------------------
                         required time                          5.376    
                         arrival time                          -4.882    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.225ns (8.634%)  route 2.381ns (91.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 5.919 - 3.332 ) 
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.206ns (routing 0.171ns, distribution 1.035ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.155ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.206     2.276    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/wosp_reg[2]_0
    SLICE_X52Y89         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.355 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/Q
                         net (fo=182, routed)         2.332     4.687    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/out
    SLICE_X39Y69         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     4.833 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_12/O
                         net (fo=1, routed)           0.049     4.882    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_nxt[18]
    SLICE_X39Y69         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       0.942     5.919    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_0
    SLICE_X39Y69         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[18]/C
                         clock pessimism             -0.516     5.403    
                         clock uncertainty           -0.052     5.351    
    SLICE_X39Y69         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.376    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[18]
  -------------------------------------------------------------------
                         required time                          5.376    
                         arrival time                          -4.882    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.863ns (32.082%)  route 1.827ns (67.918%))
  Logic Levels:           7  (CARRY8=1 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 5.983 - 3.332 ) 
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.148ns (routing 0.171ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.155ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.148     2.218    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmdGroupP_reg[0]_0
    SLICE_X44Y99         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.297 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/txn_fifo_output_reg[0]/Q
                         net (fo=48, routed)          0.429     2.726    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/Q[0]
    SLICE_X43Y103        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123     2.849 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/i__carry_i_18__2/O
                         net (fo=1, routed)           0.291     3.140    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/i__carry_i_18__2_n_0
    SLICE_X44Y101        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     3.288 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/i__carry_i_5__2/O
                         net (fo=1, routed)           0.009     3.297    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/i__carry_i_5__2_n_0
    SLICE_X44Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[5])
                                                      0.195     3.492 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/issue_cas3_inferred__0/i__carry/CO[5]
                         net (fo=5, routed)           0.389     3.881    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/issue_cas3215_in
    SLICE_X42Y106        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     3.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2__0/O
                         net (fo=4, routed)           0.041     4.018    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[1]_i_2__0_n_0
    SLICE_X42Y106        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     4.108 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_fifo_wptr[1]_i_2__2/O
                         net (fo=45, routed)          0.364     4.472    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_fifo_wptr[1]_i_2__2_n_0
    SLICE_X44Y104        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     4.569 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_3__0/O
                         net (fo=3, routed)           0.164     4.733    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_3__0_n_0
    SLICE_X44Y103        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     4.768 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0/O
                         net (fo=3, routed)           0.140     4.908    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0_n_0
    SLICE_X44Y103        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.006     5.983    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmdGroupP_reg[0]_0
    SLICE_X44Y103        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state_reg[1]/C
                         clock pessimism             -0.460     5.523    
                         clock uncertainty           -0.052     5.471    
    SLICE_X44Y103        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     5.411    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state_reg[1]
  -------------------------------------------------------------------
                         required time                          5.411    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout0 rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.130ns (5.019%)  route 2.460ns (94.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 5.915 - 3.332 ) 
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.206ns (routing 0.171ns, distribution 1.035ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.155ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.206     2.276    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/wosp_reg[2]_0
    SLICE_X52Y89         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.355 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1_reg/Q
                         net (fo=182, routed)         2.394     4.749    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/out
    SLICE_X40Y70         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     4.800 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_nxt_inferred_i_2/O
                         net (fo=1, routed)           0.066     4.866    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_nxt[28]
    SLICE_X40Y70         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       0.938     5.915    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_0
    SLICE_X40Y70         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[28]/C
                         clock pessimism             -0.516     5.399    
                         clock uncertainty           -0.052     5.347    
    SLICE_X40Y70         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     5.372    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[28]
  -------------------------------------------------------------------
                         required time                          5.372    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                  0.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[3][16]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.058ns (32.768%)  route 0.119ns (67.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    -0.519ns
  Clock Net Delay (Source):      0.928ns (routing 0.155ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.171ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       0.928     2.573    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cmdGroupP_reg[0]_0
    SLICE_X34Y107        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y107        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.631 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_reg[16]/Q
                         net (fo=5, routed)           0.119     2.750    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/txn_fifo_output_reg_n_0_[16]
    SLICE_X36Y107        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.090     2.160    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cmdGroupP_reg[0]_0
    SLICE_X36Y107        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[3][16]/C
                         clock pessimism              0.519     2.678    
    SLICE_X36Y107        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.740    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[3][16]
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][29]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[125].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.058ns (28.856%)  route 0.143ns (71.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Net Delay (Source):      1.050ns (routing 0.155ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.248ns (routing 0.171ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.050     2.695    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X7Y84          FDRE                                         r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.753 r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][29]/Q
                         net (fo=2, routed)           0.143     2.896    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[125].srl_nx1/w_accum_mesg[0]
    SLICE_X8Y85          SRLC32E                                      r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[125].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.248     2.318    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[125].srl_nx1/aclk
    SLICE_X8Y85          SRLC32E                                      r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[125].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism              0.514     2.831    
    SLICE_X8Y85          SRLC32E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.055     2.886    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[125].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1092]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.058ns (28.713%)  route 0.144ns (71.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Net Delay (Source):      1.052ns (routing 0.155ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.171ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.052     2.697    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X7Y103         FDRE                                         r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1092]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.755 r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1092]/Q
                         net (fo=1, routed)           0.144     2.899    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/DIA0
    SLICE_X8Y103         RAMD32                                       r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.231     2.301    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/WCLK
    SLICE_X8Y103         RAMD32                                       r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMA/CLK
                         clock pessimism              0.513     2.814    
    SLICE_X8Y103         RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.075     2.889    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMA
  -------------------------------------------------------------------
                         required time                         -2.889    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][88]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[184].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.058ns (32.584%)  route 0.120ns (67.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Net Delay (Source):      1.047ns (routing 0.155ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.171ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.047     2.692    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X8Y92          FDRE                                         r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.750 r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][88]/Q
                         net (fo=2, routed)           0.120     2.870    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[184].srl_nx1/w_accum_mesg[0]
    SLICE_X7Y94          SRLC32E                                      r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[184].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.222     2.292    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[184].srl_nx1/aclk
    SLICE_X7Y94          SRLC32E                                      r  Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[184].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism              0.513     2.805    
    SLICE_X7Y94          SRLC32E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.055     2.860    Mercury_XU5_i/smartconnect_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[184].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -2.860    
                         arrival time                           2.870    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/underfill_done_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.093ns (38.750%)  route 0.147ns (61.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Net Delay (Source):      0.923ns (routing 0.155ns, distribution 0.768ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.171ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       0.923     2.568    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X40Y97         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.626 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBuf_reg[3]/Q
                         net (fo=2, routed)           0.111     2.737    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/cmdBuf[3]
    SLICE_X41Y96         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.035     2.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/underfill_done_i_1/O
                         net (fo=1, routed)           0.036     2.808    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/underfill_done_reg_0
    SLICE_X41Y96         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/underfill_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.152     2.222    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X41Y96         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/underfill_done_reg/C
                         clock pessimism              0.516     2.738    
    SLICE_X41Y96         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     2.798    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/underfill_done_reg
  -------------------------------------------------------------------
                         required time                         -2.798    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.058ns (22.925%)  route 0.195ns (77.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Net Delay (Source):      0.990ns (routing 0.155ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.171ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       0.990     2.635    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X20Y90         FDRE                                         r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y90         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.693 r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=179, routed)         0.195     2.888    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/ADDRH4
    SLICE_X18Y88         RAMD32                                       r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.205     2.275    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/WCLK
    SLICE_X18Y88         RAMD32                                       r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMA/CLK
                         clock pessimism              0.513     2.788    
    SLICE_X18Y88         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR4)
                                                      0.090     2.878    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMA
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.058ns (22.925%)  route 0.195ns (77.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Net Delay (Source):      0.990ns (routing 0.155ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.171ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       0.990     2.635    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X20Y90         FDRE                                         r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y90         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.693 r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=179, routed)         0.195     2.888    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/ADDRH4
    SLICE_X18Y88         RAMD32                                       r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.205     2.275    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/WCLK
    SLICE_X18Y88         RAMD32                                       r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMA_D1/CLK
                         clock pessimism              0.513     2.788    
    SLICE_X18Y88         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR4)
                                                      0.090     2.878    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.058ns (22.925%)  route 0.195ns (77.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Net Delay (Source):      0.990ns (routing 0.155ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.171ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       0.990     2.635    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X20Y90         FDRE                                         r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y90         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.693 r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=179, routed)         0.195     2.888    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/ADDRH4
    SLICE_X18Y88         RAMD32                                       r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.205     2.275    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/WCLK
    SLICE_X18Y88         RAMD32                                       r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMB/CLK
                         clock pessimism              0.513     2.788    
    SLICE_X18Y88         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR4)
                                                      0.090     2.878    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMB
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.058ns (22.925%)  route 0.195ns (77.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Net Delay (Source):      0.990ns (routing 0.155ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.171ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       0.990     2.635    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X20Y90         FDRE                                         r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y90         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.693 r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=179, routed)         0.195     2.888    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/ADDRH4
    SLICE_X18Y88         RAMD32                                       r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.205     2.275    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/WCLK
    SLICE_X18Y88         RAMD32                                       r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMB_D1/CLK
                         clock pessimism              0.513     2.788    
    SLICE_X18Y88         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR4)
                                                      0.090     2.878    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.058ns (22.925%)  route 0.195ns (77.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Net Delay (Source):      0.990ns (routing 0.155ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.171ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       0.990     2.635    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X20Y90         FDRE                                         r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y90         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.693 r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=179, routed)         0.195     2.888    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/ADDRH4
    SLICE_X18Y88         RAMD32                                       r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.205     2.275    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/WCLK
    SLICE_X18Y88         RAMD32                                       r  Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMC/CLK
                         clock pessimism              0.513     2.788    
    SLICE_X18Y88         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR4)
                                                      0.090     2.878    Mercury_XU5_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMC
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     PS8/MAXIGP0ACLK            n/a            3.000         3.332       0.332      PS8_X0Y0               Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y84   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y86   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y87   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y88   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y89   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y90   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y91   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y92   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.332       1.638      BITSLICE_RX_TX_X0Y93   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Max Period        n/a     PLLE4_ADV/CLKIN            n/a            14.286        3.332       10.954     PLL_X0Y2               Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PS8/MAXIGP0ACLK            n/a            1.500         1.666       0.166      PS8_X0Y0               Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK            n/a            1.500         1.666       0.166      PS8_X0Y0               Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PLLE4_ADV/CLKIN            n/a            1.166         1.666       0.500      PLL_X0Y2               Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN            n/a            1.166         1.666       0.500      PLL_X0Y2               Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y81   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y87   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y89   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y91   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y96   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y103  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK            n/a            1.500         1.666       0.166      PS8_X0Y0               Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK            n/a            1.500         1.666       0.166      PS8_X0Y0               Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PLLE4_ADV/CLKIN            n/a            1.166         1.666       0.500      PLL_X0Y2               Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN            n/a            1.166         1.666       0.500      PLL_X0Y2               Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y84   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y86   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y87   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y91   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y92   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.666       0.904      BITSLICE_RX_TX_X0Y95   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk
  To Clock:  pll_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X0Y12  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X0Y13  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X0Y14  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X0Y15  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X0Y8   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X0Y9   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X0Y10  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X0Y11  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a                       0.333         0.417       0.084      PLL_X0Y2                Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y10  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y11  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y13  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y14  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y14  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y15  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y8   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y9   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y12  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y15  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y12  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y13  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y15  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y8   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y9   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y12  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y13  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y15  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y9   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X0Y11  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.462      1.162      BITSLICE_CONTROL_X0Y10  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.462      1.162      BITSLICE_CONTROL_X0Y11  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.463      1.163      BITSLICE_CONTROL_X0Y8   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.469      1.169      BITSLICE_CONTROL_X0Y9   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.627      1.327      BITSLICE_CONTROL_X0Y11  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.630      1.330      BITSLICE_CONTROL_X0Y10  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.634      1.334      BITSLICE_CONTROL_X0Y8   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.640      1.340      BITSLICE_CONTROL_X0Y9   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_DIV
  To Clock:  pll_clk_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_DIV
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y84   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y86   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y87   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y88   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y89   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y90   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y91   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y92   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y93   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.332       0.665      BITSLICE_RX_TX_X0Y94   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y97   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y84   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y99   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y103  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y58   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y74   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y86   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y89   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y93   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y100  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y86   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y88   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y89   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y89   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y92   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y96   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y96   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y98   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y99   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.666       0.466      BITSLICE_RX_TX_X0Y101  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       10.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.398ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.514ns (18.616%)  route 2.247ns (81.384%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 15.999 - 13.328 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.171ns, distribution 1.012ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.155ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.183     2.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X30Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=4, routed)           0.699     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FULL_O
    SLICE_X34Y73         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     3.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6/O
                         net (fo=1, routed)           0.165     3.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6_n_0
    SLICE_X34Y74         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     3.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4/O
                         net (fo=3, routed)           0.223     3.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4_n_0
    SLICE_X35Y68         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     3.630 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=23, routed)          0.559     4.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X36Y81         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.116     4.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7/O
                         net (fo=1, routed)           0.529     4.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7_n_0
    SLICE_X35Y69         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     4.933 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_1/O
                         net (fo=1, routed)           0.072     5.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_14
    SLICE_X35Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.034    15.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.561    15.439    
                         clock uncertainty           -0.061    15.377    
    SLICE_X35Y69         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025    15.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.402    
                         arrival time                          -5.005    
  -------------------------------------------------------------------
                         slack                                 10.398    

Slack (MET) :             10.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.589ns (23.731%)  route 1.893ns (76.269%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 15.999 - 13.328 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.171ns, distribution 1.012ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.155ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.183     2.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X30Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=4, routed)           0.699     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FULL_O
    SLICE_X34Y73         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     3.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6/O
                         net (fo=1, routed)           0.165     3.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6_n_0
    SLICE_X34Y74         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     3.317 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4/O
                         net (fo=3, routed)           0.223     3.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4_n_0
    SLICE_X35Y68         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     3.630 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=23, routed)          0.411     4.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X34Y59         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     4.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8/O
                         net (fo=1, routed)           0.323     4.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8_n_0
    SLICE_X35Y68         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     4.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
                         net (fo=1, routed)           0.072     4.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_15
    SLICE_X35Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.034    15.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism             -0.561    15.439    
                         clock uncertainty           -0.061    15.377    
    SLICE_X35Y68         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025    15.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.402    
                         arrival time                          -4.726    
  -------------------------------------------------------------------
                         slack                                 10.677    

Slack (MET) :             10.724ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.556ns (22.937%)  route 1.868ns (77.063%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 15.988 - 13.328 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.171ns, distribution 1.012ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.155ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.183     2.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X30Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=4, routed)           0.699     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FULL_O
    SLICE_X34Y73         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     3.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6/O
                         net (fo=1, routed)           0.165     3.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6_n_0
    SLICE_X34Y74         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     3.317 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4/O
                         net (fo=3, routed)           0.223     3.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4_n_0
    SLICE_X35Y68         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     3.630 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=23, routed)          0.524     4.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X36Y81         LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     4.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6/O
                         net (fo=1, routed)           0.208     4.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6_n_0
    SLICE_X36Y81         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     4.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
                         net (fo=1, routed)           0.049     4.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_12
    SLICE_X36Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.023    15.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.561    15.428    
                         clock uncertainty           -0.061    15.366    
    SLICE_X36Y81         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    15.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         15.391    
                         arrival time                          -4.668    
  -------------------------------------------------------------------
                         slack                                 10.724    

Slack (MET) :             10.819ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.533ns (22.954%)  route 1.789ns (77.046%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 15.981 - 13.328 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.171ns, distribution 1.012ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.155ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.183     2.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X30Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=4, routed)           0.699     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FULL_O
    SLICE_X34Y73         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     3.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6/O
                         net (fo=1, routed)           0.165     3.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6_n_0
    SLICE_X34Y74         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     3.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4/O
                         net (fo=3, routed)           0.223     3.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4_n_0
    SLICE_X35Y68         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     3.630 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=23, routed)          0.524     4.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X36Y81         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0/O
                         net (fo=1, routed)           0.128     4.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0_n_0
    SLICE_X36Y78         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     4.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r[0]_i_1/O
                         net (fo=1, routed)           0.050     4.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_7
    SLICE_X36Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.016    15.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.561    15.421    
                         clock uncertainty           -0.061    15.359    
    SLICE_X36Y78         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025    15.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                          -4.566    
  -------------------------------------------------------------------
                         slack                                 10.819    

Slack (MET) :             10.916ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.444ns (19.937%)  route 1.783ns (80.063%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 15.983 - 13.328 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.171ns, distribution 1.012ns)
  Clock Net Delay (Destination): 1.018ns (routing 0.155ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.183     2.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X30Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=4, routed)           0.699     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FULL_O
    SLICE_X34Y73         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     3.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6/O
                         net (fo=1, routed)           0.165     3.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6_n_0
    SLICE_X34Y74         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     3.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4/O
                         net (fo=3, routed)           0.223     3.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4_n_0
    SLICE_X35Y68         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     3.630 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=23, routed)          0.624     4.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X34Y81         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     4.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b1/O
                         net (fo=1, routed)           0.072     4.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_18
    SLICE_X34Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.018    15.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.561    15.423    
                         clock uncertainty           -0.061    15.361    
    SLICE_X34Y81         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025    15.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.386    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                 10.916    

Slack (MET) :             10.926ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.457ns (20.782%)  route 1.742ns (79.218%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 15.997 - 13.328 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.171ns, distribution 1.012ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.155ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.183     2.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X30Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=4, routed)           0.699     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FULL_O
    SLICE_X34Y73         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     3.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6/O
                         net (fo=1, routed)           0.165     3.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6_n_0
    SLICE_X34Y74         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     3.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4/O
                         net (fo=3, routed)           0.223     3.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4_n_0
    SLICE_X35Y68         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     3.630 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=23, routed)          0.411     4.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X34Y59         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     4.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.244     4.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X34Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.032    15.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.507    15.491    
                         clock uncertainty           -0.061    15.430    
    SLICE_X34Y59         FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    15.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                          -4.443    
  -------------------------------------------------------------------
                         slack                                 10.926    

Slack (MET) :             10.927ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.457ns (20.792%)  route 1.741ns (79.208%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 15.997 - 13.328 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.183ns (routing 0.171ns, distribution 1.012ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.155ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.183     2.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X30Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=4, routed)           0.699     3.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FULL_O
    SLICE_X34Y73         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     3.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6/O
                         net (fo=1, routed)           0.165     3.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6_n_0
    SLICE_X34Y74         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     3.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4/O
                         net (fo=3, routed)           0.223     3.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4_n_0
    SLICE_X35Y68         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     3.630 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=23, routed)          0.411     4.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X34Y59         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     4.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.243     4.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X34Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.032    15.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.507    15.491    
                         clock uncertainty           -0.061    15.430    
    SLICE_X34Y59         FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    15.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                          -4.442    
  -------------------------------------------------------------------
                         slack                                 10.927    

Slack (MET) :             10.936ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.535ns (23.937%)  route 1.700ns (76.063%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 15.996 - 13.328 ) 
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.155ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.224     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X42Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.364 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/Q
                         net (fo=5, routed)           0.728     3.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_2[0]
    SLICE_X36Y67         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     3.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_4/O
                         net (fo=2, routed)           0.088     3.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state_reg[2]_1
    SLICE_X35Y67         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     3.329 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_2/O
                         net (fo=1, routed)           0.167     3.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_2_n_0
    SLICE_X35Y66         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     3.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_1/O
                         net (fo=21, routed)          0.669     4.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_0[0]
    SLICE_X36Y77         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     4.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_read_mode_i_1/O
                         net (fo=1, routed)           0.048     4.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_5
    SLICE_X36Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.031    15.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism             -0.505    15.491    
                         clock uncertainty           -0.061    15.430    
    SLICE_X36Y77         FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025    15.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         15.455    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                 10.936    

Slack (MET) :             10.986ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.534ns (24.439%)  route 1.651ns (75.561%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 15.996 - 13.328 ) 
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.155ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.224     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X42Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.364 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/Q
                         net (fo=5, routed)           0.728     3.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_2[0]
    SLICE_X36Y67         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     3.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_4/O
                         net (fo=2, routed)           0.088     3.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state_reg[2]_1
    SLICE_X35Y67         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     3.329 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_2/O
                         net (fo=1, routed)           0.167     3.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_2_n_0
    SLICE_X35Y66         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     3.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_1/O
                         net (fo=21, routed)          0.619     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_0[0]
    SLICE_X36Y77         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     4.421 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_i_1/O
                         net (fo=1, routed)           0.049     4.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_4
    SLICE_X36Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.031    15.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.505    15.491    
                         clock uncertainty           -0.061    15.430    
    SLICE_X36Y77         FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025    15.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         15.455    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                 10.986    

Slack (MET) :             11.019ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.509ns (23.652%)  route 1.643ns (76.348%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 15.996 - 13.328 ) 
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.224ns (routing 0.171ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.155ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.224     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X42Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.364 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]/Q
                         net (fo=5, routed)           0.728     3.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_2[0]
    SLICE_X36Y67         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     3.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_4/O
                         net (fo=2, routed)           0.088     3.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state_reg[2]_1
    SLICE_X35Y67         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     3.329 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_2/O
                         net (fo=1, routed)           0.167     3.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_2_n_0
    SLICE_X35Y66         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     3.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_1/O
                         net (fo=21, routed)          0.610     4.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_reg_0[0]
    SLICE_X36Y77         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     4.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clr_rd_req_i_1/O
                         net (fo=1, routed)           0.050     4.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_8
    SLICE_X36Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.031    15.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism             -0.505    15.491    
                         clock uncertainty           -0.061    15.430    
    SLICE_X36Y77         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025    15.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         15.455    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                 11.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.060ns (31.915%)  route 0.128ns (68.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Net Delay (Source):      1.030ns (routing 0.155ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.171ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206     1.613    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.637 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.030     2.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X31Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.727 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/Q
                         net (fo=1, routed)           0.128     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC1
    SLICE_X32Y57         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.218     2.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y57         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism              0.507     2.785    
    SLICE_X32Y57         RAMD32 (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.060     2.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.845    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.057ns (27.404%)  route 0.151ns (72.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Net Delay (Source):      1.030ns (routing 0.155ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.171ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206     1.613    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.637 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.030     2.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X31Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.724 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/Q
                         net (fo=1, routed)           0.151     2.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID0
    SLICE_X32Y57         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.218     2.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y57         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism              0.507     2.785    
    SLICE_X32Y57         RAMD32 (Hold_D5LUT_SLICEM_CLK_I)
                                                      0.076     2.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.060ns (42.254%)  route 0.082ns (57.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Net Delay (Source):      1.037ns (routing 0.155ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.171ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206     1.613    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.637 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.037     2.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X32Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/Q
                         net (fo=1, routed)           0.082     2.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF1
    SLICE_X32Y57         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.218     2.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X32Y57         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                         clock pessimism              0.456     2.735    
    SLICE_X32Y57         RAMD32 (Hold_F6LUT_SLICEM_CLK_I)
                                                      0.060     2.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1
  -------------------------------------------------------------------
                         required time                         -2.795    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      0.670ns (routing 0.096ns, distribution 0.574ns)
  Clock Net Delay (Destination): 0.766ns (routing 0.108ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.670     1.554    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X36Y61         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.593 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[80]/Q
                         net (fo=2, routed)           0.039     1.632    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp[80]
    SLICE_X36Y61         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.766     1.274    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X36Y61         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[80]/C
                         clock pessimism              0.287     1.560    
    SLICE_X36Y61         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.606    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[80]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.108ns (45.000%)  route 0.132ns (55.000%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Net Delay (Source):      1.038ns (routing 0.155ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.171ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206     1.613    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.637 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.038     2.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X36Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     2.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/Q
                         net (fo=1, routed)           0.113     2.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]_0[3]
    SLICE_X36Y64         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     2.870 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[7]_i_7/O
                         net (fo=1, routed)           0.009     2.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[7]_i_7_n_0
    SLICE_X36Y64         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.026     2.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.010     2.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]_i_1_n_12
    SLICE_X36Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.204     2.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X36Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]/C
                         clock pessimism              0.561     2.825    
    SLICE_X36Y64         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.885    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.561%)  route 0.043ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      0.670ns (routing 0.096ns, distribution 0.574ns)
  Clock Net Delay (Destination): 0.766ns (routing 0.108ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.670     1.554    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X36Y60         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.593 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[20]/Q
                         net (fo=2, routed)           0.043     1.636    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp[20]
    SLICE_X36Y60         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.766     1.274    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X36Y60         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[20]/C
                         clock pessimism              0.287     1.560    
    SLICE_X36Y60         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.606    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.561%)  route 0.043ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      0.673ns (routing 0.096ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.769ns (routing 0.108ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.673     1.557    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y60         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.596 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[78]/Q
                         net (fo=2, routed)           0.043     1.639    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp[78]
    SLICE_X33Y60         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.769     1.277    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y60         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[78]/C
                         clock pessimism              0.287     1.563    
    SLICE_X33Y60         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.609    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[78]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.039ns (46.988%)  route 0.044ns (53.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    -0.286ns
  Clock Net Delay (Source):      0.672ns (routing 0.096ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.769ns (routing 0.108ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.672     1.556    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X35Y60         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.595 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[114]/Q
                         net (fo=2, routed)           0.044     1.639    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp[114]
    SLICE_X35Y60         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.769     1.277    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X35Y60         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[114]/C
                         clock pessimism              0.286     1.562    
    SLICE_X35Y60         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.608    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[114]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.039ns (46.988%)  route 0.044ns (53.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Net Delay (Source):      0.669ns (routing 0.096ns, distribution 0.573ns)
  Clock Net Delay (Destination): 0.764ns (routing 0.108ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.669     1.553    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y65         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.592 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[69]/Q
                         net (fo=2, routed)           0.044     1.636    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp[69]
    SLICE_X37Y65         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.764     1.272    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y65         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[69]/C
                         clock pessimism              0.288     1.559    
    SLICE_X37Y65         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.605    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[69]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.039ns (46.988%)  route 0.044ns (53.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    -0.286ns
  Clock Net Delay (Source):      0.675ns (routing 0.096ns, distribution 0.579ns)
  Clock Net Delay (Destination): 0.772ns (routing 0.108ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.675     1.559    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X32Y60         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.598 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[79]/Q
                         net (fo=2, routed)           0.044     1.642    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp[79]
    SLICE_X32Y60         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.772     1.280    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X32Y60         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[79]/C
                         clock pessimism              0.286     1.565    
    SLICE_X32Y60         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.611    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/uuid_stamp_reg[79]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout5
Waveform(ns):       { 0.000 6.664 }
Period(ns):         13.328
Sources:            { Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         13.328      12.038     BUFGCE_X0Y32  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
Min Period        n/a     MMCME4_ADV/CLKOUT5  n/a            1.071         13.328      12.257     MMCM_X0Y1     Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.328      12.264     SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.328      12.264     SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.328      12.264     SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.328      12.264     SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.328      12.264     SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.328      12.264     SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.328      12.264     SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.328      12.264     SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         6.664       6.132      SLICE_X32Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        1.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.729ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 0.510ns (11.343%)  route 3.986ns (88.657%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 9.401 - 6.664 ) 
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.171ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.155ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.228     2.315    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X51Y69         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.394 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/Q
                         net (fo=47, routed)          1.087     3.481    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X48Y75         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     3.627 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.636    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_9
    SLICE_X48Y75         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.187     3.823 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[5]
                         net (fo=27, routed)          0.755     4.578    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][10]
    SLICE_X42Y68         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     4.676 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[19]_INST_0/O
                         net (fo=25, routed)          2.135     6.811    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y21         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AD5                                               0.000     6.664 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     6.664    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     7.068 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.108    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.108 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     7.441    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.071 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     8.297    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.321 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.080     9.401    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y21         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.503     8.899    
                         clock uncertainty           -0.056     8.842    
    RAMB36_X2Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.303     8.539    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.539    
                         arrival time                          -6.811    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.510ns (11.479%)  route 3.933ns (88.521%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 9.397 - 6.664 ) 
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.171ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.155ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.228     2.315    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X51Y69         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.394 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/Q
                         net (fo=47, routed)          1.087     3.481    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X48Y75         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     3.627 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.636    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_9
    SLICE_X48Y75         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.187     3.823 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[5]
                         net (fo=27, routed)          0.755     4.578    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][10]
    SLICE_X42Y68         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     4.676 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[19]_INST_0/O
                         net (fo=25, routed)          2.082     6.758    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y20         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AD5                                               0.000     6.664 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     6.664    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     7.068 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.108    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.108 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     7.441    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.071 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     8.297    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.321 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.076     9.397    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.503     8.895    
                         clock uncertainty           -0.056     8.838    
    RAMB36_X2Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.303     8.535    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 0.510ns (11.874%)  route 3.785ns (88.126%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 9.385 - 6.664 ) 
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.171ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.155ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.228     2.315    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X51Y69         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.394 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/Q
                         net (fo=47, routed)          1.087     3.481    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X48Y75         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     3.627 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.636    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_9
    SLICE_X48Y75         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.187     3.823 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[5]
                         net (fo=27, routed)          0.755     4.578    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][10]
    SLICE_X42Y68         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     4.676 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[19]_INST_0/O
                         net (fo=25, routed)          1.934     6.610    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y18         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AD5                                               0.000     6.664 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     6.664    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     7.068 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.108    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.108 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     7.441    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.071 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     8.297    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.321 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.064     9.385    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.503     8.883    
                         clock uncertainty           -0.056     8.826    
    RAMB36_X2Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.284     8.542    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.542    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 0.510ns (12.195%)  route 3.672ns (87.805%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 9.366 - 6.664 ) 
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.171ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.155ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.228     2.315    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X51Y69         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.394 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/Q
                         net (fo=47, routed)          1.087     3.481    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X48Y75         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     3.627 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.636    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_9
    SLICE_X48Y75         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.187     3.823 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[5]
                         net (fo=27, routed)          0.755     4.578    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][10]
    SLICE_X42Y68         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     4.676 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[19]_INST_0/O
                         net (fo=25, routed)          1.821     6.497    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y22         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AD5                                               0.000     6.664 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     6.664    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     7.068 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.108    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.108 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     7.441    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.071 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     8.297    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.321 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.045     9.366    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y22         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.503     8.864    
                         clock uncertainty           -0.056     8.807    
    RAMB36_X1Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.303     8.504    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -6.497    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.017ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.510ns (12.605%)  route 3.536ns (87.395%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.581ns = ( 9.245 - 6.664 ) 
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.171ns, distribution 1.057ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.155ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.228     2.315    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X51Y69         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.394 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/Q
                         net (fo=47, routed)          1.087     3.481    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X48Y75         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     3.627 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.636    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_9
    SLICE_X48Y75         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.187     3.823 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[5]
                         net (fo=27, routed)          0.755     4.578    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][10]
    SLICE_X42Y68         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     4.676 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[19]_INST_0/O
                         net (fo=25, routed)          1.685     6.361    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y17         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AD5                                               0.000     6.664 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     6.664    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     7.068 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.108    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.108 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     7.441    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.071 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     8.297    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.321 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.924     9.245    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.509     8.737    
                         clock uncertainty           -0.056     8.680    
    RAMB36_X0Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.303     8.377    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  2.017    

Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.564ns (14.089%)  route 3.439ns (85.911%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 9.241 - 6.664 ) 
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.171ns, distribution 1.057ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.155ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.228     2.315    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X51Y69         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.394 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/Q
                         net (fo=47, routed)          1.087     3.481    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X48Y75         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     3.627 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.636    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_9
    SLICE_X48Y75         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.790 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.816    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X48Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.063     3.879 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[0]
                         net (fo=19, routed)          0.741     4.620    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][13]
    SLICE_X42Y68         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     4.742 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=17, routed)          1.576     6.318    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X0Y18         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AD5                                               0.000     6.664 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     6.664    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     7.068 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.108    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.108 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     7.441    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.071 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     8.297    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.321 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.920     9.241    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y18         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.509     8.733    
                         clock uncertainty           -0.056     8.676    
    RAMB36_X0Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329     8.347    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  2.030    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.480ns (11.525%)  route 3.685ns (88.475%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 9.359 - 6.664 ) 
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.171ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.155ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.228     2.315    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X51Y69         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.394 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/Q
                         net (fo=47, routed)          1.087     3.481    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X48Y75         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     3.627 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.636    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_9
    SLICE_X48Y75         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[7])
                                                      0.189     3.825 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[7]
                         net (fo=27, routed)          0.692     4.517    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][12]
    SLICE_X42Y68         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     4.583 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/O
                         net (fo=25, routed)          1.897     6.480    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X1Y20         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AD5                                               0.000     6.664 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     6.664    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     7.068 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.108    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.108 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     7.441    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.071 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     8.297    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.321 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.038     9.359    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y20         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.503     8.857    
                         clock uncertainty           -0.056     8.800    
    RAMB36_X1Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290     8.510    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -6.480    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.480ns (11.525%)  route 3.685ns (88.475%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 9.366 - 6.664 ) 
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.171ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.155ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.228     2.315    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X51Y69         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.394 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/Q
                         net (fo=47, routed)          1.087     3.481    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X48Y75         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     3.627 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.636    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_9
    SLICE_X48Y75         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[7])
                                                      0.189     3.825 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[7]
                         net (fo=27, routed)          0.692     4.517    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][12]
    SLICE_X42Y68         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     4.583 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/O
                         net (fo=25, routed)          1.897     6.480    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X1Y22         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AD5                                               0.000     6.664 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     6.664    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     7.068 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.108    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.108 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     7.441    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.071 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     8.297    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.321 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.045     9.366    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y22         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.503     8.864    
                         clock uncertainty           -0.056     8.807    
    RAMB36_X1Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290     8.517    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -6.480    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.061ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.480ns (11.597%)  route 3.659ns (88.403%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.363 - 6.664 ) 
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.171ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.155ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.228     2.315    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X51Y69         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.394 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/Q
                         net (fo=47, routed)          1.087     3.481    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X48Y75         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     3.627 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.636    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_9
    SLICE_X48Y75         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[7])
                                                      0.189     3.825 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[7]
                         net (fo=27, routed)          0.692     4.517    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][12]
    SLICE_X42Y68         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     4.583 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/O
                         net (fo=25, routed)          1.871     6.454    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X1Y21         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AD5                                               0.000     6.664 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     6.664    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     7.068 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.108    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.108 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     7.441    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.071 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     8.297    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.321 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.042     9.363    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y21         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.503     8.861    
                         clock uncertainty           -0.056     8.804    
    RAMB36_X1Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290     8.514    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  2.061    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.664ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 0.564ns (14.235%)  route 3.398ns (85.765%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.581ns = ( 9.245 - 6.664 ) 
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.171ns, distribution 1.057ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.155ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.228     2.315    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X51Y69         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.394 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[21]/Q
                         net (fo=47, routed)          1.087     3.481    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X48Y75         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     3.627 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     3.636    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_9
    SLICE_X48Y75         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.790 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.816    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X48Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.063     3.879 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[0]
                         net (fo=19, routed)          0.741     4.620    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][13]
    SLICE_X42Y68         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     4.742 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=17, routed)          1.535     6.277    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X0Y17         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AD5                                               0.000     6.664 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     6.664    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     7.068 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.108    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.108 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     7.441    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.071 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     8.297    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.321 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.924     9.245    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y17         RAMB36E2                                     r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.509     8.737    
                         clock uncertainty           -0.056     8.680    
    RAMB36_X0Y17         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329     8.351    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  2.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Gen_Bits[13].mem_Rd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.061ns (47.656%)  route 0.067ns (52.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    2.714ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Net Delay (Source):      1.057ns (routing 0.155ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.171ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     1.633    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.657 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.057     2.714    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X51Y70         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.775 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[13]/Q
                         net (fo=2, routed)           0.067     2.842    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Q[10]
    SLICE_X51Y69         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Gen_Bits[13].mem_Rd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.228     2.315    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Clk
    SLICE_X51Y69         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Gen_Bits[13].mem_Rd_reg[13]/C
                         clock pessimism              0.450     2.765    
    SLICE_X51Y69         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.827    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Gen_Bits[13].mem_Rd_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.059ns (41.844%)  route 0.082ns (58.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    2.645ns
    Clock Pessimism Removal (CPR):    -0.452ns
  Clock Net Delay (Source):      0.988ns (routing 0.155ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.171ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     1.633    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.657 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.988     2.645    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X46Y84         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.704 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[22]/Q
                         net (fo=1, routed)           0.082     2.786    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/IO_Read_Data[22]
    SLICE_X46Y82         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.167     2.254    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Clk
    SLICE_X46Y82         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[22]/C
                         clock pessimism              0.452     2.706    
    SLICE_X46Y82         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.766    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.766    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.058ns (36.025%)  route 0.103ns (63.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Net Delay (Source):      1.017ns (routing 0.155ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.171ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     1.633    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.657 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.017     2.674    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Clk
    SLICE_X48Y75         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[14]/Q
                         net (fo=1, routed)           0.103     2.835    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_ub[14]
    SLICE_X47Y75         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.161     2.248    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X47Y75         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[12]/C
                         clock pessimism              0.505     2.752    
    SLICE_X47Y75         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.814    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.814    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.058ns (36.025%)  route 0.103ns (63.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Net Delay (Source):      1.017ns (routing 0.155ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.171ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     1.633    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.657 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.017     2.674    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Clk
    SLICE_X48Y74         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[4]/Q
                         net (fo=1, routed)           0.103     2.835    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_ub[4]
    SLICE_X47Y75         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.161     2.248    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X47Y75         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]/C
                         clock pessimism              0.505     2.752    
    SLICE_X47Y75         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.814    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.814    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_msr_instr_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.059ns (27.830%)  route 0.153ns (72.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Net Delay (Source):      0.997ns (routing 0.155ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.171ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     1.633    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.657 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.997     2.654    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X46Y76         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.713 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i_reg/Q
                         net (fo=1, routed)           0.153     2.866    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i
    SLICE_X47Y76         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_msr_instr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.187     2.274    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X47Y76         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_msr_instr_reg/C
                         clock pessimism              0.505     2.778    
    SLICE_X47Y76         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.840    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_msr_instr_reg
  -------------------------------------------------------------------
                         required time                         -2.840    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/fab_riu_rst_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/fab_riu_rst_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Net Delay (Source):      0.636ns (routing 0.096ns, distribution 0.540ns)
  Clock Net Delay (Destination): 0.731ns (routing 0.108ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.155     0.884    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.636     1.537    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X48Y91         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/fab_riu_rst_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.576 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/fab_riu_rst_pipe_reg[3]/Q
                         net (fo=2, routed)           0.060     1.636    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/fab_riu_rst_pipe[3]
    SLICE_X48Y90         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/fab_riu_rst_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.176     0.507    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.526 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.731     1.257    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X48Y90         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/fab_riu_rst_pipe_reg[4]/C
                         clock pessimism              0.300     1.556    
    SLICE_X48Y90         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.603    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/fab_riu_rst_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.059ns (30.412%)  route 0.135ns (69.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Net Delay (Source):      1.026ns (routing 0.155ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.188ns (routing 0.171ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     1.633    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.657 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.026     2.683    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X49Y86         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.742 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[26]/Q
                         net (fo=1, routed)           0.135     2.877    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/IO_Read_Data[26]
    SLICE_X50Y87         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.059    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        1.188     2.275    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Clk
    SLICE_X50Y87         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[26]/C
                         clock pessimism              0.505     2.780    
    SLICE_X50Y87         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.842    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.842    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Byte_Access_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.108ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.155     0.884    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.676     1.577    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y69         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.616 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access_i_reg/Q
                         net (fo=1, routed)           0.061     1.677    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access
    SLICE_X50Y69         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Byte_Access_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.176     0.507    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.526 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.778     1.304    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y69         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Byte_Access_reg/C
                         clock pessimism              0.291     1.595    
    SLICE_X50Y69         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.641    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Byte_Access_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.072ns (50.350%)  route 0.071ns (49.650%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    -0.332ns
  Clock Net Delay (Source):      0.670ns (routing 0.096ns, distribution 0.574ns)
  Clock Net Delay (Destination): 0.772ns (routing 0.108ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.155     0.884    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.670     1.571    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X52Y75         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.610 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[21]/Q
                         net (fo=1, routed)           0.050     1.660    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_2[21]
    SLICE_X53Y75         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     1.674 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0_i_6/O
                         net (fo=1, routed)           0.014     1.688    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0_i_6_n_0
    SLICE_X53Y75         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.707 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__0/O[2]
                         net (fo=1, routed)           0.007     1.714    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_2_in[11]
    SLICE_X53Y75         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.176     0.507    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.526 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.772     1.298    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X53Y75         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[21]/C
                         clock pessimism              0.332     1.630    
    SLICE_X53Y75         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.676    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.072ns (50.350%)  route 0.071ns (49.650%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.332ns
  Clock Net Delay (Source):      0.669ns (routing 0.096ns, distribution 0.573ns)
  Clock Net Delay (Destination): 0.771ns (routing 0.108ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.155     0.884    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.901 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.669     1.570    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X52Y77         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.609 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[5]/Q
                         net (fo=1, routed)           0.050     1.659    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_2[5]
    SLICE_X53Y77         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     1.673 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__2_i_6/O
                         net (fo=1, routed)           0.014     1.687    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__2_i_6_n_0
    SLICE_X53Y77         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.706 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__2/O[2]
                         net (fo=1, routed)           0.007     1.713    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_2_in[27]
    SLICE_X53Y77         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.176     0.507    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.526 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.771     1.297    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X53Y77         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[5]/C
                         clock pessimism              0.332     1.629    
    SLICE_X53Y77         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.675    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6
Waveform(ns):       { 0.000 3.332 }
Period(ns):         6.664
Sources:            { Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y12  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y13  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y14  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y15  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y8   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y9   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y10  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.664       2.818      BITSLICE_CONTROL_X0Y11  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     RAMB36E2/CLKARDCLK        n/a                       1.355         6.664       5.309      RAMB36_X1Y15            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK        n/a                       1.355         6.664       5.309      RAMB36_X1Y15            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y9   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y12  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y12  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y15  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y9   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y10  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y14  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y8   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y8   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y13  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y13  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y15  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y9   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y11  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y14  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y15  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y8   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y8   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y10  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.332       1.601      BITSLICE_CONTROL_X0Y11  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.858       1.126      BITSLICE_CONTROL_X0Y9   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.854       1.130      BITSLICE_CONTROL_X0Y8   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.851       1.133      BITSLICE_CONTROL_X0Y10  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.849       1.135      BITSLICE_CONTROL_X0Y11  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Slow    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.477       1.507      BITSLICE_CONTROL_X0Y9   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Slow    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.470       1.514      BITSLICE_CONTROL_X0Y8   Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Slow    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.464       1.520      BITSLICE_CONTROL_X0Y10  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Slow    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.984         0.455       1.529      BITSLICE_CONTROL_X0Y11  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  RGMII_RX_CLK
  To Clock:  RGMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.742ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d2_reg/C
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK fall@6.000ns)
  Data Path Delay:        0.966ns  (logic 0.079ns (8.178%)  route 0.887ns (91.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.821ns = ( 11.821 - 10.000 ) 
    Source Clock Delay      (SCD):    2.485ns = ( 8.485 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.236ns (routing 0.412ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.376ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     7.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     7.249 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.236     8.485    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CLK
    SLICE_X9Y142         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.564 r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d2_reg/Q
                         net (fo=1, routed)           0.887     9.451    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d2_reg_n_0
    SLICE_X8Y203         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.118    11.821    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CLK
    SLICE_X8Y203         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/q2_reg/C
                         clock pessimism              0.582    12.403    
                         clock uncertainty           -0.235    12.168    
    SLICE_X8Y203         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    12.193    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/q2_reg
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  2.742    

Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_rxctl/d2_reg/C
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_rxctl/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK fall@6.000ns)
  Data Path Delay:        0.779ns  (logic 0.079ns (10.141%)  route 0.700ns (89.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.822ns = ( 11.822 - 10.000 ) 
    Source Clock Delay      (SCD):    2.492ns = ( 8.492 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.243ns (routing 0.412ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.376ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     7.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     7.249 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.243     8.492    i_gmii2rgmii/i_rgmii_rxctl/CLK
    SLICE_X9Y158         FDRE                                         r  i_gmii2rgmii/i_rgmii_rxctl/d2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y158         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.571 r  i_gmii2rgmii/i_rgmii_rxctl/d2_reg/Q
                         net (fo=1, routed)           0.700     9.271    i_gmii2rgmii/i_rgmii_rxctl/d2
    SLICE_X8Y206         FDRE                                         r  i_gmii2rgmii/i_rgmii_rxctl/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.119    11.822    i_gmii2rgmii/i_rgmii_rxctl/CLK
    SLICE_X8Y206         FDRE                                         r  i_gmii2rgmii/i_rgmii_rxctl/q2_reg/C
                         clock pessimism              0.582    12.404    
                         clock uncertainty           -0.235    12.169    
    SLICE_X8Y206         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    12.194    i_gmii2rgmii/i_rgmii_rxctl/q2_reg
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d2_reg/C
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK fall@6.000ns)
  Data Path Delay:        0.778ns  (logic 0.079ns (10.154%)  route 0.699ns (89.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.821ns = ( 11.821 - 10.000 ) 
    Source Clock Delay      (SCD):    2.479ns = ( 8.479 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.230ns (routing 0.412ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.376ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     7.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     7.249 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.230     8.479    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/CLK
    SLICE_X9Y146         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.558 r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d2_reg/Q
                         net (fo=1, routed)           0.699     9.257    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d2_reg_n_0
    SLICE_X8Y203         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.118    11.821    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/CLK
    SLICE_X8Y203         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/q2_reg/C
                         clock pessimism              0.582    12.403    
                         clock uncertainty           -0.235    12.168    
    SLICE_X8Y203         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    12.193    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/q2_reg
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d2_reg/C
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK fall@6.000ns)
  Data Path Delay:        0.766ns  (logic 0.079ns (10.313%)  route 0.687ns (89.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.821ns = ( 11.821 - 10.000 ) 
    Source Clock Delay      (SCD):    2.481ns = ( 8.481 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.232ns (routing 0.412ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.376ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     7.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     7.249 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.232     8.481    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/CLK
    SLICE_X9Y145         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y145         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     8.560 r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d2_reg/Q
                         net (fo=1, routed)           0.687     9.247    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d2_reg_n_0
    SLICE_X8Y203         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.118    11.821    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/CLK
    SLICE_X8Y203         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/q2_reg/C
                         clock pessimism              0.582    12.403    
                         clock uncertainty           -0.235    12.168    
    SLICE_X8Y203         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    12.193    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/q2_reg
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             3.046ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d2_reg/C
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK fall@6.000ns)
  Data Path Delay:        0.645ns  (logic 0.076ns (11.783%)  route 0.569ns (88.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 11.785 - 10.000 ) 
    Source Clock Delay      (SCD):    2.501ns = ( 8.501 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.252ns (routing 0.412ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.376ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     7.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     7.249 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.252     8.501    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/CLK
    SLICE_X10Y129        FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     8.577 r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d2_reg/Q
                         net (fo=1, routed)           0.569     9.146    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d2_reg_n_0
    SLICE_X8Y158         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.082    11.785    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/CLK
    SLICE_X8Y158         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/q2_reg/C
                         clock pessimism              0.617    12.403    
                         clock uncertainty           -0.235    12.167    
    SLICE_X8Y158         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    12.192    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/q2_reg
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  3.046    

Slack (MET) :             3.163ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.437ns  (logic 0.079ns (18.078%)  route 0.358ns (81.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.806ns = ( 7.806 - 6.000 ) 
    Source Clock Delay      (SCD):    2.518ns = ( 4.518 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.269ns (routing 0.412ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.376ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.269     4.518    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDPE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.597 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.358     4.955    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X6Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     6.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     6.703 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.103     7.806    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.622     8.428    
                         clock uncertainty           -0.235     8.193    
    SLICE_X6Y207         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     8.119    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[0]
  -------------------------------------------------------------------
                         required time                          8.119    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  3.163    

Slack (MET) :             3.163ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.437ns  (logic 0.079ns (18.078%)  route 0.358ns (81.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.806ns = ( 7.806 - 6.000 ) 
    Source Clock Delay      (SCD):    2.518ns = ( 4.518 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.269ns (routing 0.412ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.376ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.269     4.518    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDPE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.597 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.358     4.955    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X6Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     6.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     6.703 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.103     7.806    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.622     8.428    
                         clock uncertainty           -0.235     8.193    
    SLICE_X6Y207         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074     8.119    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[1]
  -------------------------------------------------------------------
                         required time                          8.119    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  3.163    

Slack (MET) :             3.163ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.437ns  (logic 0.079ns (18.078%)  route 0.358ns (81.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.806ns = ( 7.806 - 6.000 ) 
    Source Clock Delay      (SCD):    2.518ns = ( 4.518 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.269ns (routing 0.412ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.376ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.269     4.518    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDPE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.597 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.358     4.955    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X6Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     6.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     6.703 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.103     7.806    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.622     8.428    
                         clock uncertainty           -0.235     8.193    
    SLICE_X6Y207         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     8.119    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[2]
  -------------------------------------------------------------------
                         required time                          8.119    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  3.163    

Slack (MET) :             3.163ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.437ns  (logic 0.079ns (18.078%)  route 0.358ns (81.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.806ns = ( 7.806 - 6.000 ) 
    Source Clock Delay      (SCD):    2.518ns = ( 4.518 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.269ns (routing 0.412ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.376ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.269     4.518    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDPE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.597 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.358     4.955    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X6Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     6.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     6.703 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.103     7.806    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.622     8.428    
                         clock uncertainty           -0.235     8.193    
    SLICE_X6Y207         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074     8.119    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[3]
  -------------------------------------------------------------------
                         required time                          8.119    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  3.163    

Slack (MET) :             3.163ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.437ns  (logic 0.079ns (18.078%)  route 0.358ns (81.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.806ns = ( 7.806 - 6.000 ) 
    Source Clock Delay      (SCD):    2.518ns = ( 4.518 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.269ns (routing 0.412ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.376ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.269     4.518    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y207         FDPE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.597 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/Q
                         net (fo=20, routed)          0.358     4.955    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Q[0]
    SLICE_X6Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     6.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     6.703 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.103     7.806    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y207         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.622     8.428    
                         clock uncertainty           -0.235     8.193    
    SLICE_X6Y207         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     8.119    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_srw.RdAddrGrayWr_I_reg[4]
  -------------------------------------------------------------------
                         required time                          8.119    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  3.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.166ns  (logic 0.059ns (35.542%)  route 0.107ns (64.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 4.539 - 2.000 ) 
    Source Clock Delay      (SCD):    1.805ns = ( 3.805 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Net Delay (Source):      1.102ns (routing 0.376ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.412ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.102     3.805    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y208         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.864 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/Q
                         net (fo=29, routed)          0.107     3.971    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH1
    SLICE_X5Y207         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.290     4.539    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X5Y207         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMA/CLK
                         clock pessimism             -0.672     3.867    
    SLICE_X5Y207         RAMD64E (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.955    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMA
  -------------------------------------------------------------------
                         required time                         -3.955    
                         arrival time                           3.971    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.166ns  (logic 0.059ns (35.542%)  route 0.107ns (64.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 4.539 - 2.000 ) 
    Source Clock Delay      (SCD):    1.805ns = ( 3.805 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Net Delay (Source):      1.102ns (routing 0.376ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.412ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.102     3.805    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y208         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.864 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/Q
                         net (fo=29, routed)          0.107     3.971    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH1
    SLICE_X5Y207         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.290     4.539    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X5Y207         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMB/CLK
                         clock pessimism             -0.672     3.867    
    SLICE_X5Y207         RAMD64E (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.955    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMB
  -------------------------------------------------------------------
                         required time                         -3.955    
                         arrival time                           3.971    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.166ns  (logic 0.059ns (35.542%)  route 0.107ns (64.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 4.539 - 2.000 ) 
    Source Clock Delay      (SCD):    1.805ns = ( 3.805 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Net Delay (Source):      1.102ns (routing 0.376ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.412ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.102     3.805    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y208         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.864 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/Q
                         net (fo=29, routed)          0.107     3.971    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH1
    SLICE_X5Y207         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.290     4.539    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X5Y207         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMC/CLK
                         clock pessimism             -0.672     3.867    
    SLICE_X5Y207         RAMD64E (Hold_C6LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.955    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMC
  -------------------------------------------------------------------
                         required time                         -3.955    
                         arrival time                           3.971    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.166ns  (logic 0.059ns (35.542%)  route 0.107ns (64.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 4.539 - 2.000 ) 
    Source Clock Delay      (SCD):    1.805ns = ( 3.805 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Net Delay (Source):      1.102ns (routing 0.376ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.412ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.102     3.805    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y208         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.864 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/Q
                         net (fo=29, routed)          0.107     3.971    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH1
    SLICE_X5Y207         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.290     4.539    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X5Y207         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMD/CLK
                         clock pessimism             -0.672     3.867    
    SLICE_X5Y207         RAMD64E (Hold_D6LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.955    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMD
  -------------------------------------------------------------------
                         required time                         -3.955    
                         arrival time                           3.971    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAME/WADR1
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.166ns  (logic 0.059ns (35.542%)  route 0.107ns (64.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 4.539 - 2.000 ) 
    Source Clock Delay      (SCD):    1.805ns = ( 3.805 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Net Delay (Source):      1.102ns (routing 0.376ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.412ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.102     3.805    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y208         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.864 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/Q
                         net (fo=29, routed)          0.107     3.971    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH1
    SLICE_X5Y207         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAME/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.290     4.539    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X5Y207         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAME/CLK
                         clock pessimism             -0.672     3.867    
    SLICE_X5Y207         RAMD64E (Hold_E6LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.955    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAME
  -------------------------------------------------------------------
                         required time                         -3.955    
                         arrival time                           3.971    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMF/WADR1
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.166ns  (logic 0.059ns (35.542%)  route 0.107ns (64.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 4.539 - 2.000 ) 
    Source Clock Delay      (SCD):    1.805ns = ( 3.805 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Net Delay (Source):      1.102ns (routing 0.376ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.412ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.102     3.805    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y208         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.864 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/Q
                         net (fo=29, routed)          0.107     3.971    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH1
    SLICE_X5Y207         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMF/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.290     4.539    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X5Y207         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMF/CLK
                         clock pessimism             -0.672     3.867    
    SLICE_X5Y207         RAMD64E (Hold_F6LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.955    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMF
  -------------------------------------------------------------------
                         required time                         -3.955    
                         arrival time                           3.971    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMG/WADR1
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.166ns  (logic 0.059ns (35.542%)  route 0.107ns (64.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 4.539 - 2.000 ) 
    Source Clock Delay      (SCD):    1.805ns = ( 3.805 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Net Delay (Source):      1.102ns (routing 0.376ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.412ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.102     3.805    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y208         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.864 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/Q
                         net (fo=29, routed)          0.107     3.971    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH1
    SLICE_X5Y207         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMG/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.290     4.539    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X5Y207         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMG/CLK
                         clock pessimism             -0.672     3.867    
    SLICE_X5Y207         RAMD64E (Hold_G6LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.955    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMG
  -------------------------------------------------------------------
                         required time                         -3.955    
                         arrival time                           3.971    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.166ns  (logic 0.059ns (35.542%)  route 0.107ns (64.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns = ( 4.539 - 2.000 ) 
    Source Clock Delay      (SCD):    1.805ns = ( 3.805 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Net Delay (Source):      1.102ns (routing 0.376ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.412ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.102     3.805    i_gmii2rgmii/i_rgmii_gmii/i_fifo/CLK
    SLICE_X6Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y208         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.864 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray_reg[1]/Q
                         net (fo=29, routed)          0.107     3.971    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/ADDRH1
    SLICE_X5Y207         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.290     4.539    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/WCLK
    SLICE_X5Y207         RAMD64E                                      r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMH/CLK
                         clock pessimism             -0.672     3.867    
    SLICE_X5Y207         RAMD64E (Hold_H6LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.955    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMH
  -------------------------------------------------------------------
                         required time                         -3.955    
                         arrival time                           3.971    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 3.579 - 2.000 ) 
    Source Clock Delay      (SCD):    1.165ns = ( 3.165 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Net Delay (Source):      0.706ns (routing 0.228ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.808ns (routing 0.252ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     2.442    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.459 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.706     3.165    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/CLK
    SLICE_X8Y203         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y203         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     3.204 r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/q2_reg/Q
                         net (fo=1, routed)           0.063     3.267    i_gmii2rgmii/i_rgmii_gmii/D[7]
    SLICE_X8Y204         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     2.752    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.771 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.808     3.579    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X8Y204         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]/C
                         clock pessimism             -0.391     3.188    
    SLICE_X8Y204         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     3.235    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.235    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.115ns  (logic 0.040ns (34.783%)  route 0.075ns (65.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 3.579 - 2.000 ) 
    Source Clock Delay      (SCD):    1.165ns = ( 3.165 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Net Delay (Source):      0.706ns (routing 0.228ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.808ns (routing 0.252ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     2.442    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.459 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.706     3.165    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/CLK
    SLICE_X8Y203         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y203         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     3.205 r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/q2_reg/Q
                         net (fo=1, routed)           0.075     3.280    i_gmii2rgmii/i_rgmii_gmii/D[6]
    SLICE_X8Y204         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     2.752    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.771 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.808     3.579    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X8Y204         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[6]/C
                         clock pessimism             -0.391     3.188    
    SLICE_X8Y204         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     3.234    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           3.280    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RGMII_RX_CLK
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { ETH1_RXCLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I     n/a            1.290         8.000       6.710      BUFGCE_HDIO_X0Y4  i_gmii2rgmii/i_rgmii_rxclk_buf/I
Min Period        n/a     RAMD64E/CLK  n/a            1.064         8.000       6.936      SLICE_X5Y206      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMA/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         8.000       6.936      SLICE_X5Y206      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMB/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         8.000       6.936      SLICE_X5Y206      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMC/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         8.000       6.936      SLICE_X5Y206      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMD/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         8.000       6.936      SLICE_X5Y206      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAME/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         8.000       6.936      SLICE_X5Y206      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMF/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         8.000       6.936      SLICE_X5Y206      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMG/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         8.000       6.936      SLICE_X5Y206      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMH/CLK
Min Period        n/a     RAMD64E/CLK  n/a            1.064         8.000       6.936      SLICE_X5Y207      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y207      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y207      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y207      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y207      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y207      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAME/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y207      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMF/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y207      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMG/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y207      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y206      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y206      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y207      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y207      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y207      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y207      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y207      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAME/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y207      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMF/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y207      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMG/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y207      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_7_9/RAMH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y206      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            0.532         4.000       3.468      SLICE_X5Y206      i_gmii2rgmii/i_rgmii_gmii/i_fifo/Mem_reg_0_63_0_6/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DEN
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.946ns (52.580%)  route 1.755ns (47.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 12.010 - 10.000 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 1.088ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.986ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.122     2.321    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.157 f  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          0.756     4.913    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/D[7]
    SLICE_X38Y213        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110     5.023 r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon_i_1/O
                         net (fo=1, routed)           0.999     6.022    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/DEN
    SYSMONE4_X0Y0        SYSMONE4                                     r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.850    12.010    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.289    12.299    
                         clock uncertainty           -0.160    12.139    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DEN)
                                                     -1.089    11.050    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DWE
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 1.971ns (53.313%)  route 1.726ns (46.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 12.010 - 10.000 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 1.088ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.986ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.122     2.321    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.157 f  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          0.948     5.105    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/jtaglocked_i
    SLICE_X34Y209        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.135     5.240 r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/inst_sysmon_i_2/O
                         net (fo=1, routed)           0.778     6.018    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/DWE
    SYSMONE4_X0Y0        SYSMONE4                                     r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DWE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.850    12.010    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.289    12.299    
                         clock uncertainty           -0.160    12.139    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DWE)
                                                     -0.985    11.154    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         11.154    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 1.969ns (52.437%)  route 1.786ns (47.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 11.959 - 10.000 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 1.088ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.986ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.122     2.321    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.157 r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.027     5.184    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X33Y209        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     5.317 r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          0.759     6.076    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X47Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.799    11.959    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X47Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[14]/C
                         clock pessimism              0.185    12.144    
                         clock uncertainty           -0.160    11.984    
    SLICE_X47Y214        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    11.910    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         11.910    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 1.969ns (52.437%)  route 1.786ns (47.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 11.959 - 10.000 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 1.088ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.986ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.122     2.321    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.157 r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.027     5.184    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X33Y209        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     5.317 r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          0.759     6.076    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X47Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.799    11.959    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X47Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[15]/C
                         clock pessimism              0.185    12.144    
                         clock uncertainty           -0.160    11.984    
    SLICE_X47Y214        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074    11.910    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         11.910    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 1.969ns (52.437%)  route 1.786ns (47.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 11.959 - 10.000 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 1.088ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.986ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.122     2.321    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.157 r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.027     5.184    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X33Y209        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     5.317 r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          0.759     6.076    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X47Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.799    11.959    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X47Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[4]/C
                         clock pessimism              0.185    12.144    
                         clock uncertainty           -0.160    11.984    
    SLICE_X47Y214        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    11.910    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         11.910    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 1.969ns (52.437%)  route 1.786ns (47.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 11.959 - 10.000 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 1.088ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.986ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.122     2.321    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.157 r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.027     5.184    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X33Y209        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     5.317 r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          0.759     6.076    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X47Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.799    11.959    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X47Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[6]/C
                         clock pessimism              0.185    12.144    
                         clock uncertainty           -0.160    11.984    
    SLICE_X47Y214        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074    11.910    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         11.910    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 1.969ns (52.437%)  route 1.786ns (47.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 11.959 - 10.000 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 1.088ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.986ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.122     2.321    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.157 r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.027     5.184    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X33Y209        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     5.317 r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          0.759     6.076    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X47Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.799    11.959    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X47Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[7]/C
                         clock pessimism              0.185    12.144    
                         clock uncertainty           -0.160    11.984    
    SLICE_X47Y214        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    11.910    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         11.910    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 1.969ns (52.437%)  route 1.786ns (47.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 11.959 - 10.000 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 1.088ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.986ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.122     2.321    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.157 r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.027     5.184    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X33Y209        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     5.317 r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          0.759     6.076    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X47Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.799    11.959    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X47Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[9]/C
                         clock pessimism              0.185    12.144    
                         clock uncertainty           -0.160    11.984    
    SLICE_X47Y214        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074    11.910    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         11.910    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 1.969ns (51.748%)  route 1.836ns (48.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 11.965 - 10.000 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 1.088ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.986ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.122     2.321    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.157 r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.027     5.184    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X33Y209        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     5.317 r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          0.809     6.126    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X48Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.805    11.965    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X48Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[0]/C
                         clock pessimism              0.236    12.201    
                         clock uncertainty           -0.160    12.041    
    SLICE_X48Y214        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074    11.967    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.967    
                         arrival time                          -6.126    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 1.969ns (51.748%)  route 1.836ns (48.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 11.965 - 10.000 ) 
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 1.088ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.986ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.122     2.321    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      1.836     4.157 r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.027     5.184    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X33Y209        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     5.317 r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          0.809     6.126    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X48Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135    10.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.805    11.965    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X48Y214        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[11]/C
                         clock pessimism              0.236    12.201    
                         clock uncertainty           -0.160    12.041    
    SLICE_X48Y214        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.074    11.967    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/do_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         11.967    
                         arrival time                          -6.126    
  -------------------------------------------------------------------
                         slack                                  5.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.080ns (40.201%)  route 0.119ns (59.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.926ns (routing 0.986ns, distribution 0.940ns)
  Clock Net Delay (Destination): 2.192ns (routing 1.088ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.926     2.086    Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/aclk
    SLICE_X10Y189        FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y189        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.144 r  Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.095     2.239    Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X9Y189         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     2.261 r  Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.024     2.285    Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X9Y189         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.192     2.391    Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/aclk
    SLICE_X9Y189         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.187     2.204    
    SLICE_X9Y189         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.264    Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1126]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.080ns (40.000%)  route 0.120ns (60.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.932ns (routing 0.986ns, distribution 0.946ns)
  Clock Net Delay (Destination): 2.193ns (routing 1.088ns, distribution 1.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.932     2.092    Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X4Y187         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y187         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.150 r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1126]/Q
                         net (fo=2, routed)           0.097     2.247    Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[7]_0[1]
    SLICE_X3Y187         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.022     2.269 r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[1]_i_1/O
                         net (fo=1, routed)           0.023     2.292    Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/p_0_in[1]
    SLICE_X3Y187         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.193     2.392    Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X3Y187         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[1]/C
                         clock pessimism             -0.187     2.205    
    SLICE_X3Y187         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     2.265    Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.062ns (50.820%)  route 0.060ns (49.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      1.186ns (routing 0.587ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.659ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.186     1.297    Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X5Y201         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y201         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.336 r  Mercury_XU5_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[118]/Q
                         net (fo=1, routed)           0.052     1.388    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[4]
    SLICE_X7Y201         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.023     1.411 r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1/O
                         net (fo=1, routed)           0.008     1.419    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0
    SLICE_X7Y201         FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.335     1.473    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y201         FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                         clock pessimism             -0.128     1.345    
    SLICE_X7Y201         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.392    Mercury_XU5_i/system_management_wiz/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[1].GEN_POS_EDGE_DETECT.irpt_dly1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[1].GEN_POS_EDGE_DETECT.irpt_dly2_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.132ns (routing 0.587ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.284ns (routing 0.659ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.132     1.243    Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X49Y214        FDSE                                         r  Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[1].GEN_POS_EDGE_DETECT.irpt_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y214        FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.282 r  Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[1].GEN_POS_EDGE_DETECT.irpt_dly1_reg/Q
                         net (fo=2, routed)           0.042     1.324    Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[1].GEN_POS_EDGE_DETECT.irpt_dly1_reg_n_0
    SLICE_X49Y214        FDSE                                         r  Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[1].GEN_POS_EDGE_DETECT.irpt_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.284     1.422    Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X49Y214        FDSE                                         r  Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[1].GEN_POS_EDGE_DETECT.irpt_dly2_reg/C
                         clock pessimism             -0.173     1.249    
    SLICE_X49Y214        FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.295    Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[1].GEN_POS_EDGE_DETECT.irpt_dly2_reg
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[3].GEN_POS_EDGE_DETECT.irpt_dly1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[3].GEN_POS_EDGE_DETECT.irpt_dly2_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.115ns (routing 0.587ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.659ns, distribution 0.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.115     1.226    Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X48Y215        FDSE                                         r  Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[3].GEN_POS_EDGE_DETECT.irpt_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y215        FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.265 r  Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[3].GEN_POS_EDGE_DETECT.irpt_dly1_reg/Q
                         net (fo=2, routed)           0.042     1.307    Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[3].GEN_POS_EDGE_DETECT.irpt_dly1_reg_n_0
    SLICE_X48Y215        FDSE                                         r  Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[3].GEN_POS_EDGE_DETECT.irpt_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.265     1.403    Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X48Y215        FDSE                                         r  Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[3].GEN_POS_EDGE_DETECT.irpt_dly2_reg/C
                         clock pessimism             -0.171     1.232    
    SLICE_X48Y215        FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.278    Mercury_XU5_i/system_management_wiz/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[3].GEN_POS_EDGE_DETECT.irpt_dly2_reg
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.064ns (50.794%)  route 0.062ns (49.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      1.187ns (routing 0.587ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.659ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.187     1.298    Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/aclk
    SLICE_X9Y189         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y189         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.338 r  Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.053     1.391    Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/Q[0]
    SLICE_X10Y189        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     1.415 r  Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[2]_i_1/O
                         net (fo=1, routed)           0.009     1.424    Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int0[2]
    SLICE_X10Y189        FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.335     1.473    Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/aclk
    SLICE_X10Y189        FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism             -0.128     1.345    
    SLICE_X10Y189        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.392    Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1131]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.117ns (55.981%)  route 0.092ns (44.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.932ns (routing 0.986ns, distribution 0.946ns)
  Clock Net Delay (Destination): 2.193ns (routing 1.088ns, distribution 1.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.932     2.092    Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X4Y187         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y187         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.152 r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1131]/Q
                         net (fo=2, routed)           0.068     2.220    Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[7]_0[5]
    SLICE_X3Y187         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.057     2.277 r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[6]_i_1/O
                         net (fo=1, routed)           0.024     2.301    Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/p_0_in[6]
    SLICE_X3Y187         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         2.193     2.392    Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X3Y187         FDRE                                         r  Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[6]/C
                         clock pessimism             -0.187     2.205    
    SLICE_X3Y187         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.265    Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/eos_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/status_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.060ns (66.667%)  route 0.030ns (33.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.106ns (routing 0.587ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.659ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.106     1.217    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X47Y211        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/eos_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y211        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.256 r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/eos_d1_reg/Q
                         net (fo=2, routed)           0.023     1.279    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/eos_d1
    SLICE_X47Y211        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     1.300 r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/status_reg[7]_i_1/O
                         net (fo=1, routed)           0.007     1.307    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/p_5_out[7]
    SLICE_X47Y211        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/status_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.256     1.394    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X47Y211        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/status_reg_reg[7]/C
                         clock pessimism             -0.171     1.223    
    SLICE_X47Y211        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.270    Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/status_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[7].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[8].RST_FLOPS/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.059ns (63.441%)  route 0.034ns (36.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Net Delay (Source):      1.061ns (routing 0.587ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.659ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.061     1.172    Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/s_axi_aclk
    SLICE_X31Y209        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[7].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y209        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.210 r  Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[7].RST_FLOPS/Q
                         net (fo=1, routed)           0.027     1.237    Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/flop_q_chain[8]
    SLICE_X31Y209        LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.021     1.258 r  Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[8].RST_FLOPS_i_1/O
                         net (fo=1, routed)           0.007     1.265    Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[8].RST_FLOPS_i_1_n_0
    SLICE_X31Y209        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[8].RST_FLOPS/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.206     1.344    Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/s_axi_aclk
    SLICE_X31Y209        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[8].RST_FLOPS/C
                         clock pessimism             -0.166     1.178    
    SLICE_X31Y209        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.225    Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[8].RST_FLOPS
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[5].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.060ns (64.516%)  route 0.033ns (35.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Net Delay (Source):      1.061ns (routing 0.587ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.659ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.061     1.172    Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/s_axi_aclk
    SLICE_X31Y209        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[5].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y209        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.210 r  Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[5].RST_FLOPS/Q
                         net (fo=1, routed)           0.025     1.235    Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/flop_q_chain[6]
    SLICE_X31Y209        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.022     1.257 r  Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS_i_1/O
                         net (fo=1, routed)           0.008     1.265    Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS_i_1_n_0
    SLICE_X31Y209        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=885, routed)         1.206     1.344    Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/s_axi_aclk
    SLICE_X31Y209        FDRE                                         r  Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS/C
                         clock pessimism             -0.166     1.178    
    SLICE_X31Y209        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.225    Mercury_XU5_i/system_management_wiz/U0/SOFT_RESET_I/RESET_FLOPS[6].RST_FLOPS
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE4/DCLK    n/a            4.000         10.000      6.000      SYSMONE4_X0Y0  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0       Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.064         10.000      8.936      SLICE_X10Y183  Mercury_XU5_i/ps_sys_rst/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.064         10.000      8.936      SLICE_X8Y185   Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X2Y200   Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1033]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X2Y203   Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1034]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X3Y202   Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1035]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X2Y203   Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1036]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X3Y202   Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1037]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X3Y203   Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1038]/C
Low Pulse Width   Fast    SYSMONE4/DCLK    n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Slow    SYSMONE4/DCLK    n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X10Y183  Mercury_XU5_i/ps_sys_rst/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X10Y183  Mercury_XU5_i/ps_sys_rst/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X8Y185   Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X8Y185   Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X2Y204   Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1041]/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X2Y204   Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1043]/C
High Pulse Width  Slow    SYSMONE4/DCLK    n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    SYSMONE4/DCLK    n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  Mercury_XU5_i/system_management_wiz/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X10Y183  Mercury_XU5_i/ps_sys_rst/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X8Y185   Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X10Y183  Mercury_XU5_i/ps_sys_rst/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X8Y185   Mercury_XU5_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X2Y200   Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1033]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X2Y203   Mercury_XU5_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1034]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack       19.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.088ns  (required time - arrival time)
  Source:                 LedCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.325ns (46.898%)  route 0.368ns (53.102%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.263ns = ( 22.263 - 20.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.300ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.103ns (routing 1.178ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.366     2.565    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.644 r  LedCount_reg[6]/Q
                         net (fo=1, routed)           0.290     2.934    LedCount_reg_n_0_[6]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.049 r  LedCount_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.075    LedCount_reg[0]_i_2_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.090 r  LedCount_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.116    LedCount_reg[8]_i_1_n_0
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.232 r  LedCount_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.026     3.258    LedCount_reg[16]_i_1_n_8
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    20.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.103    22.263    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[23]/C
                         clock pessimism              0.267    22.530    
                         clock uncertainty           -0.209    22.321    
    SLICE_X23Y142        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    22.346    LedCount_reg[23]
  -------------------------------------------------------------------
                         required time                         22.346    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                 19.088    

Slack (MET) :             19.089ns  (required time - arrival time)
  Source:                 LedCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.325ns (46.965%)  route 0.367ns (53.035%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.263ns = ( 22.263 - 20.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.300ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.103ns (routing 1.178ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.366     2.565    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.644 r  LedCount_reg[6]/Q
                         net (fo=1, routed)           0.290     2.934    LedCount_reg_n_0_[6]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.049 r  LedCount_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.075    LedCount_reg[0]_i_2_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.090 r  LedCount_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.116    LedCount_reg[8]_i_1_n_0
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.232 r  LedCount_reg[16]_i_1/O[5]
                         net (fo=1, routed)           0.025     3.257    LedCount_reg[16]_i_1_n_10
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    20.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.103    22.263    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[21]/C
                         clock pessimism              0.267    22.530    
                         clock uncertainty           -0.209    22.321    
    SLICE_X23Y142        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    22.346    LedCount_reg[21]
  -------------------------------------------------------------------
                         required time                         22.346    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                 19.089    

Slack (MET) :             19.101ns  (required time - arrival time)
  Source:                 LedCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.312ns (45.882%)  route 0.368ns (54.118%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.263ns = ( 22.263 - 20.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.300ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.103ns (routing 1.178ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.366     2.565    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.644 r  LedCount_reg[6]/Q
                         net (fo=1, routed)           0.290     2.934    LedCount_reg_n_0_[6]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.049 r  LedCount_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.075    LedCount_reg[0]_i_2_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.090 r  LedCount_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.116    LedCount_reg[8]_i_1_n_0
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     3.219 r  LedCount_reg[16]_i_1/O[6]
                         net (fo=1, routed)           0.026     3.245    LedCount_reg[16]_i_1_n_9
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    20.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.103    22.263    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[22]/C
                         clock pessimism              0.267    22.530    
                         clock uncertainty           -0.209    22.321    
    SLICE_X23Y142        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    22.346    LedCount_reg[22]
  -------------------------------------------------------------------
                         required time                         22.346    
                         arrival time                          -3.245    
  -------------------------------------------------------------------
                         slack                                 19.101    

Slack (MET) :             19.119ns  (required time - arrival time)
  Source:                 LedCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.295ns (44.562%)  route 0.367ns (55.438%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.263ns = ( 22.263 - 20.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.300ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.103ns (routing 1.178ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.366     2.565    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.644 r  LedCount_reg[6]/Q
                         net (fo=1, routed)           0.290     2.934    LedCount_reg_n_0_[6]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.049 r  LedCount_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.075    LedCount_reg[0]_i_2_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.090 r  LedCount_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.116    LedCount_reg[8]_i_1_n_0
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     3.202 r  LedCount_reg[16]_i_1/O[4]
                         net (fo=1, routed)           0.025     3.227    LedCount_reg[16]_i_1_n_11
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    20.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.103    22.263    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[20]/C
                         clock pessimism              0.267    22.530    
                         clock uncertainty           -0.209    22.321    
    SLICE_X23Y142        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    22.346    LedCount_reg[20]
  -------------------------------------------------------------------
                         required time                         22.346    
                         arrival time                          -3.227    
  -------------------------------------------------------------------
                         slack                                 19.119    

Slack (MET) :             19.120ns  (required time - arrival time)
  Source:                 LedCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.291ns (44.158%)  route 0.368ns (55.842%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.261ns = ( 22.261 - 20.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.300ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.101ns (routing 1.178ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.366     2.565    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.644 r  LedCount_reg[6]/Q
                         net (fo=1, routed)           0.290     2.934    LedCount_reg_n_0_[6]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.049 r  LedCount_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.075    LedCount_reg[0]_i_2_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.090 r  LedCount_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.116    LedCount_reg[8]_i_1_n_0
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     3.198 r  LedCount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.026     3.224    LedCount_reg[16]_i_1_n_12
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    20.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.101    22.261    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[19]/C
                         clock pessimism              0.267    22.528    
                         clock uncertainty           -0.209    22.319    
    SLICE_X23Y142        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    22.344    LedCount_reg[19]
  -------------------------------------------------------------------
                         required time                         22.344    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                 19.120    

Slack (MET) :             19.127ns  (required time - arrival time)
  Source:                 LedCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.285ns (43.712%)  route 0.367ns (56.288%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.261ns = ( 22.261 - 20.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.300ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.101ns (routing 1.178ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.366     2.565    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.644 r  LedCount_reg[6]/Q
                         net (fo=1, routed)           0.290     2.934    LedCount_reg_n_0_[6]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.049 r  LedCount_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.075    LedCount_reg[0]_i_2_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.090 r  LedCount_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.116    LedCount_reg[8]_i_1_n_0
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.192 r  LedCount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.025     3.217    LedCount_reg[16]_i_1_n_14
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    20.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.101    22.261    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[17]/C
                         clock pessimism              0.267    22.528    
                         clock uncertainty           -0.209    22.319    
    SLICE_X23Y142        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    22.344    LedCount_reg[17]
  -------------------------------------------------------------------
                         required time                         22.344    
                         arrival time                          -3.217    
  -------------------------------------------------------------------
                         slack                                 19.127    

Slack (MET) :             19.130ns  (required time - arrival time)
  Source:                 LedCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.310ns (47.546%)  route 0.342ns (52.454%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 22.264 - 20.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.300ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.104ns (routing 1.178ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.366     2.565    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.644 r  LedCount_reg[6]/Q
                         net (fo=1, routed)           0.290     2.934    LedCount_reg_n_0_[6]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.049 r  LedCount_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.075    LedCount_reg[0]_i_2_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.191 r  LedCount_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.026     3.217    LedCount_reg[8]_i_1_n_8
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    20.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.104    22.264    Clk50
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[15]/C
                         clock pessimism              0.267    22.531    
                         clock uncertainty           -0.209    22.322    
    SLICE_X23Y141        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    22.347    LedCount_reg[15]
  -------------------------------------------------------------------
                         required time                         22.347    
                         arrival time                          -3.217    
  -------------------------------------------------------------------
                         slack                                 19.130    

Slack (MET) :             19.131ns  (required time - arrival time)
  Source:                 LedCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.310ns (47.619%)  route 0.341ns (52.381%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 22.264 - 20.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.300ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.104ns (routing 1.178ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.366     2.565    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.644 r  LedCount_reg[6]/Q
                         net (fo=1, routed)           0.290     2.934    LedCount_reg_n_0_[6]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.049 r  LedCount_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.075    LedCount_reg[0]_i_2_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.191 r  LedCount_reg[8]_i_1/O[5]
                         net (fo=1, routed)           0.025     3.216    LedCount_reg[8]_i_1_n_10
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    20.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.104    22.264    Clk50
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[13]/C
                         clock pessimism              0.267    22.531    
                         clock uncertainty           -0.209    22.322    
    SLICE_X23Y141        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    22.347    LedCount_reg[13]
  -------------------------------------------------------------------
                         required time                         22.347    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                 19.131    

Slack (MET) :             19.135ns  (required time - arrival time)
  Source:                 LedCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.276ns (42.857%)  route 0.368ns (57.143%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.261ns = ( 22.261 - 20.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.300ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.101ns (routing 1.178ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.366     2.565    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.644 r  LedCount_reg[6]/Q
                         net (fo=1, routed)           0.290     2.934    LedCount_reg_n_0_[6]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.049 r  LedCount_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.075    LedCount_reg[0]_i_2_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.090 r  LedCount_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     3.116    LedCount_reg[8]_i_1_n_0
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.183 r  LedCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.026     3.209    LedCount_reg[16]_i_1_n_13
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    20.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.101    22.261    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[18]/C
                         clock pessimism              0.267    22.528    
                         clock uncertainty           -0.209    22.319    
    SLICE_X23Y142        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    22.344    LedCount_reg[18]
  -------------------------------------------------------------------
                         required time                         22.344    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                 19.135    

Slack (MET) :             19.143ns  (required time - arrival time)
  Source:                 LedCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.297ns (46.479%)  route 0.342ns (53.521%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 22.264 - 20.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.366ns (routing 1.300ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.104ns (routing 1.178ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.366     2.565    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.644 r  LedCount_reg[6]/Q
                         net (fo=1, routed)           0.290     2.934    LedCount_reg_n_0_[6]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.049 r  LedCount_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.075    LedCount_reg[0]_i_2_n_0
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     3.178 r  LedCount_reg[8]_i_1/O[6]
                         net (fo=1, routed)           0.026     3.204    LedCount_reg[8]_i_1_n_9
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    20.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    20.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          2.104    22.264    Clk50
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[14]/C
                         clock pessimism              0.267    22.531    
                         clock uncertainty           -0.209    22.322    
    SLICE_X23Y141        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    22.347    LedCount_reg[14]
  -------------------------------------------------------------------
                         required time                         22.347    
                         arrival time                          -3.204    
  -------------------------------------------------------------------
                         slack                                 19.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 LedCount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.056ns (52.336%)  route 0.051ns (47.664%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.283ns (routing 0.704ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.790ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.283     1.394    Clk50
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y141        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.433 r  LedCount_reg[11]/Q
                         net (fo=1, routed)           0.044     1.477    LedCount_reg_n_0_[11]
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.494 r  LedCount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007     1.501    LedCount_reg[8]_i_1_n_12
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.451     1.589    Clk50
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[11]/C
                         clock pessimism             -0.189     1.400    
    SLICE_X23Y141        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.446    LedCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 LedCount_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.056ns (52.336%)  route 0.051ns (47.664%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.283ns (routing 0.704ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.790ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.283     1.394    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y142        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.433 r  LedCount_reg[19]/Q
                         net (fo=1, routed)           0.044     1.477    LedCount_reg_n_0_[19]
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.494 r  LedCount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.007     1.501    LedCount_reg[16]_i_1_n_12
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.451     1.589    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[19]/C
                         clock pessimism             -0.189     1.400    
    SLICE_X23Y142        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.446    LedCount_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 LedCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.284ns (routing 0.704ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.790ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.284     1.395    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.434 r  LedCount_reg[1]/Q
                         net (fo=1, routed)           0.045     1.479    LedCount_reg_n_0_[1]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.496 r  LedCount_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.007     1.503    LedCount_reg[0]_i_2_n_14
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.452     1.590    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[1]/C
                         clock pessimism             -0.189     1.401    
    SLICE_X23Y140        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.447    LedCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 LedCount_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.283ns (routing 0.704ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.790ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.283     1.394    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y142        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.433 r  LedCount_reg[17]/Q
                         net (fo=1, routed)           0.045     1.478    LedCount_reg_n_0_[17]
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.495 r  LedCount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.502    LedCount_reg[16]_i_1_n_14
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.451     1.589    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[17]/C
                         clock pessimism             -0.189     1.400    
    SLICE_X23Y142        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.446    LedCount_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 LedCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.283ns (routing 0.704ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.790ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.283     1.394    Clk50
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y141        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.433 r  LedCount_reg[9]/Q
                         net (fo=1, routed)           0.045     1.478    LedCount_reg_n_0_[9]
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.495 r  LedCount_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.502    LedCount_reg[8]_i_1_n_14
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.451     1.589    Clk50
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[9]/C
                         clock pessimism             -0.189     1.400    
    SLICE_X23Y141        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.446    LedCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 LedCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.284ns (routing 0.704ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.790ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.284     1.395    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.434 r  LedCount_reg[2]/Q
                         net (fo=1, routed)           0.046     1.480    LedCount_reg_n_0_[2]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.497 r  LedCount_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.007     1.504    LedCount_reg[0]_i_2_n_13
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.452     1.590    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[2]/C
                         clock pessimism             -0.189     1.401    
    SLICE_X23Y140        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.447    LedCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 LedCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.283ns (routing 0.704ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.790ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.283     1.394    Clk50
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y141        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.433 r  LedCount_reg[10]/Q
                         net (fo=1, routed)           0.046     1.479    LedCount_reg_n_0_[10]
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.496 r  LedCount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.503    LedCount_reg[8]_i_1_n_13
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.451     1.589    Clk50
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[10]/C
                         clock pessimism             -0.189     1.400    
    SLICE_X23Y141        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.446    LedCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 LedCount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.283ns (routing 0.704ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.790ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.283     1.394    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y142        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.433 r  LedCount_reg[18]/Q
                         net (fo=1, routed)           0.046     1.479    LedCount_reg_n_0_[18]
    SLICE_X23Y142        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.496 r  LedCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.503    LedCount_reg[16]_i_1_n_13
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.451     1.589    Clk50
    SLICE_X23Y142        FDRE                                         r  LedCount_reg[18]/C
                         clock pessimism             -0.189     1.400    
    SLICE_X23Y142        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.446    LedCount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 LedCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.287ns (routing 0.704ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.456ns (routing 0.790ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.287     1.398    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.437 r  LedCount_reg[7]/Q
                         net (fo=1, routed)           0.046     1.483    LedCount_reg_n_0_[7]
    SLICE_X23Y140        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.500 r  LedCount_reg[0]_i_2/O[7]
                         net (fo=1, routed)           0.007     1.507    LedCount_reg[0]_i_2_n_8
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.456     1.594    Clk50
    SLICE_X23Y140        FDRE                                         r  LedCount_reg[7]/C
                         clock pessimism             -0.190     1.404    
    SLICE_X23Y140        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.450    LedCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 LedCount_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.286ns (routing 0.704ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.790ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.286     1.397    Clk50
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y141        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.436 r  LedCount_reg[15]/Q
                         net (fo=1, routed)           0.046     1.482    LedCount_reg_n_0_[15]
    SLICE_X23Y141        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.499 r  LedCount_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.506    LedCount_reg[8]_i_1_n_8
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=25, routed)          1.455     1.593    Clk50
    SLICE_X23Y141        FDRE                                         r  LedCount_reg[15]/C
                         clock pessimism             -0.190     1.403    
    SLICE_X23Y141        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.449    LedCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         20.000      18.929     MMCM_X0Y0      Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.550         20.000      19.450     SLICE_X23Y140  LedCount_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.550         20.000      19.450     SLICE_X23Y141  LedCount_reg[10]/C
Min Period        n/a     FDRE/C             n/a            0.550         20.000      19.450     SLICE_X23Y141  LedCount_reg[11]/C
Min Period        n/a     FDRE/C             n/a            0.550         20.000      19.450     SLICE_X23Y141  LedCount_reg[12]/C
Min Period        n/a     FDRE/C             n/a            0.550         20.000      19.450     SLICE_X23Y141  LedCount_reg[13]/C
Min Period        n/a     FDRE/C             n/a            0.550         20.000      19.450     SLICE_X23Y141  LedCount_reg[14]/C
Min Period        n/a     FDRE/C             n/a            0.550         20.000      19.450     SLICE_X23Y141  LedCount_reg[15]/C
Min Period        n/a     FDRE/C             n/a            0.550         20.000      19.450     SLICE_X23Y142  LedCount_reg[16]/C
Min Period        n/a     FDRE/C             n/a            0.550         20.000      19.450     SLICE_X23Y142  LedCount_reg[17]/C
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCM_X0Y0      Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            6.000         10.000      4.000      MMCM_X0Y0      Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            6.000         10.000      4.000      MMCM_X0Y0      Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y140  LedCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y140  LedCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y141  LedCount_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y141  LedCount_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y141  LedCount_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y141  LedCount_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y141  LedCount_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y141  LedCount_reg[13]/C
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            6.000         10.000      4.000      MMCM_X0Y0      Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            6.000         10.000      4.000      MMCM_X0Y0      Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y141  LedCount_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y141  LedCount_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y141  LedCount_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y141  LedCount_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y142  LedCount_reg[20]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y142  LedCount_reg[21]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y142  LedCount_reg[22]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         10.000      9.725      SLICE_X23Y142  LedCount_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Mercury_XU5_clk_wiz_0_0
  To Clock:  clk_out1_Mercury_XU5_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 2.862ns (77.899%)  route 0.812ns (22.101%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 12.554 - 8.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.819ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.551     4.076    i_gmii2rgmii/Clk125
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     4.169 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.554    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.126 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.590     8.716    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X5Y212         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     8.861 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2/O
                         net (fo=1, routed)           0.150     9.011    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2_n_0
    SLICE_X5Y211         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     9.156 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1/O
                         net (fo=1, routed)           0.072     9.228    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1_n_0
    SLICE_X5Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.568    12.554    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/C
                         clock pessimism             -0.390    12.164    
                         clock uncertainty           -0.072    12.092    
    SLICE_X5Y211         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.117    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]
  -------------------------------------------------------------------
                         required time                         12.117    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.905ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 2.819ns (77.064%)  route 0.839ns (22.936%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 12.554 - 8.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.819ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.551     4.076    i_gmii2rgmii/Clk125
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     4.169 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.554    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.126 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.590     8.716    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X5Y212         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159     8.875 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3/O
                         net (fo=1, routed)           0.183     9.058    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3_n_0
    SLICE_X5Y211         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     9.146 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1/O
                         net (fo=1, routed)           0.066     9.212    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1_n_0
    SLICE_X5Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.568    12.554    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/C
                         clock pessimism             -0.390    12.164    
                         clock uncertainty           -0.072    12.092    
    SLICE_X5Y211         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    12.117    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]
  -------------------------------------------------------------------
                         required time                         12.117    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  2.905    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 fall@4.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.077ns (11.649%)  route 0.584ns (88.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 8.553 - 4.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.759ns (routing 0.901ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.819ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.759     4.284    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y207         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y207         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.361 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/Q
                         net (fo=62, routed)          0.584     4.945    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[5]_0[0]
    SLICE_X5Y205         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     4.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.160 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     6.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.747 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.986 f  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.567     8.553    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X5Y205         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.288     8.265    
                         clock uncertainty           -0.272     7.993    
    SLICE_X5Y205         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     7.919    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[3]
  -------------------------------------------------------------------
                         required time                          7.919    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 fall@4.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.077ns (11.649%)  route 0.584ns (88.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 8.553 - 4.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.759ns (routing 0.901ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.819ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.759     4.284    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y207         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y207         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.361 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/Q
                         net (fo=62, routed)          0.584     4.945    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[5]_0[0]
    SLICE_X5Y205         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     4.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.160 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     6.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.747 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.986 f  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.567     8.553    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X5Y205         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.288     8.265    
                         clock uncertainty           -0.272     7.993    
    SLICE_X5Y205         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074     7.919    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[4]
  -------------------------------------------------------------------
                         required time                          7.919    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 fall@4.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.077ns (11.738%)  route 0.579ns (88.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 8.549 - 4.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.759ns (routing 0.901ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.819ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.759     4.284    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y207         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y207         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.361 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/Q
                         net (fo=62, routed)          0.579     4.940    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[5]_0[0]
    SLICE_X5Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     4.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.160 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     6.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.747 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.986 f  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.563     8.549    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X5Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.288     8.261    
                         clock uncertainty           -0.272     7.989    
    SLICE_X5Y208         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     7.915    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[0]
  -------------------------------------------------------------------
                         required time                          7.915    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 fall@4.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.077ns (11.738%)  route 0.579ns (88.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 8.549 - 4.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.759ns (routing 0.901ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.819ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.759     4.284    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y207         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y207         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.361 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/Q
                         net (fo=62, routed)          0.579     4.940    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[5]_0[0]
    SLICE_X5Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     4.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.160 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     6.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.747 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.986 f  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.563     8.549    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X5Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.288     8.261    
                         clock uncertainty           -0.272     7.989    
    SLICE_X5Y208         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074     7.915    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[1]
  -------------------------------------------------------------------
                         required time                          7.915    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 fall@4.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.077ns (11.957%)  route 0.567ns (88.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 8.548 - 4.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.759ns (routing 0.901ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.819ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.759     4.284    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y207         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y207         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.361 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/Q
                         net (fo=62, routed)          0.567     4.928    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[5]_0[0]
    SLICE_X6Y206         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     4.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.160 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     6.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.747 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.986 f  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.562     8.548    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X6Y206         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.288     8.260    
                         clock uncertainty           -0.272     7.988    
    SLICE_X6Y206         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     7.914    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[2]
  -------------------------------------------------------------------
                         required time                          7.914    
                         arrival time                          -4.928    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 fall@4.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.077ns (11.957%)  route 0.567ns (88.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 8.548 - 4.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.759ns (routing 0.901ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.819ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.759     4.284    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y207         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y207         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.361 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/Q
                         net (fo=62, routed)          0.567     4.928    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[5]_0[0]
    SLICE_X6Y206         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     4.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.160 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     6.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.747 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.986 f  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.562     8.548    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X6Y206         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.288     8.260    
                         clock uncertainty           -0.272     7.988    
    SLICE_X6Y206         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074     7.914    i_gmii2rgmii/i_rgmii_gmii/i_fifo/if_swr.WrAddrGrayRd_I_reg[5]
  -------------------------------------------------------------------
                         required time                          7.914    
                         arrival time                          -4.928    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.136ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 2.705ns (79.163%)  route 0.712ns (20.837%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.544ns = ( 12.544 - 8.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.819ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.551     4.076    i_gmii2rgmii/Clk125
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     4.169 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.554    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[5])
                                                      2.542     8.096 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[5]
                         net (fo=1, routed)           0.689     8.785    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[5]
    SLICE_X4Y210         LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.163     8.948 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1/O
                         net (fo=1, routed)           0.023     8.971    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1_n_0
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.558    12.544    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/C
                         clock pessimism             -0.390    12.154    
                         clock uncertainty           -0.072    12.082    
    SLICE_X4Y210         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    12.107    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]
  -------------------------------------------------------------------
                         required time                         12.107    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  3.136    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 2.679ns (79.543%)  route 0.689ns (20.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 12.545 - 8.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.819ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.551     4.076    i_gmii2rgmii/Clk125
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     4.169 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.554    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      2.582     8.136 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.659     8.795    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X4Y210         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     8.892 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1/O
                         net (fo=1, routed)           0.030     8.922    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1_n_0
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.559    12.545    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/C
                         clock pessimism             -0.390    12.155    
                         clock uncertainty           -0.072    12.083    
    SLICE_X4Y210         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    12.108    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.108    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  3.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/TxCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/TxCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.054ns (56.842%)  route 0.041ns (43.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    -0.216ns
  Clock Net Delay (Source):      0.981ns (routing 0.495ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.552ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.981     2.675    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/TxCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y210         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.714 r  i_gmii2rgmii/i_rgmii_gmii/TxCnt_reg[1]/Q
                         net (fo=8, routed)           0.026     2.740    i_gmii2rgmii/i_rgmii_gmii/TxCnt_reg[1]
    SLICE_X6Y211         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     2.755 r  i_gmii2rgmii/i_rgmii_gmii/TxCnt[5]_i_2/O
                         net (fo=1, routed)           0.015     2.770    i_gmii2rgmii/i_rgmii_gmii/plusOp__1[5]
    SLICE_X6Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/TxCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.110     2.475    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/TxCnt_reg[5]/C
                         clock pessimism              0.216     2.691    
    SLICE_X6Y211         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.737    i_gmii2rgmii/i_rgmii_gmii/TxCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/EthTxRstChain_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.775%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      0.980ns (routing 0.495ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.552ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.980     2.674    i_gmii2rgmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y205         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.712 r  i_gmii2rgmii/EthTxRstChain_reg[0]/Q
                         net (fo=1, routed)           0.060     2.772    i_gmii2rgmii/EthTxRstChain[0]
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.110     2.475    i_gmii2rgmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[1]/C
                         clock pessimism              0.205     2.680    
    SLICE_X7Y205         FDPE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.727    i_gmii2rgmii/EthTxRstChain_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.727    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.052ns (50.980%)  route 0.050ns (49.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Net Delay (Source):      0.977ns (routing 0.495ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.552ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.977     2.671    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y209         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.709 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/Q
                         net (fo=2, routed)           0.029     2.738    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Gmii_RxEr
    SLICE_X5Y209         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     2.752 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Gmii_RxEr_i_1/O
                         net (fo=1, routed)           0.021     2.773    i_gmii2rgmii/i_rgmii_gmii/i_fifo_n_0
    SLICE_X5Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.108     2.473    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
                         clock pessimism              0.204     2.677    
    SLICE_X5Y209         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.723    i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      0.979ns (routing 0.495ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.552ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.979     2.673    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y205         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.711 r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/Q
                         net (fo=1, routed)           0.065     2.776    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[0]
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.108     2.473    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/C
                         clock pessimism              0.206     2.679    
    SLICE_X7Y205         FDPE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.726    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.726    
                         arrival time                           2.776    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.061ns (59.223%)  route 0.042ns (40.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      0.969ns (routing 0.495ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.552ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.969     2.663    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y213         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.702 r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[5]/Q
                         net (fo=3, routed)           0.026     2.728    i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[5]
    SLICE_X6Y213         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     2.750 r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt[5]_i_3/O
                         net (fo=1, routed)           0.016     2.766    i_gmii2rgmii/i_rgmii_gmii/plusOp__0[5]
    SLICE_X6Y213         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.099     2.464    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y213         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[5]/C
                         clock pessimism              0.205     2.669    
    SLICE_X6Y213         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.715    i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.571%)  route 0.033ns (31.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      0.969ns (routing 0.495ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.552ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.969     2.663    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y213         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.702 r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[1]/Q
                         net (fo=6, routed)           0.027     2.729    i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[1]
    SLICE_X6Y213         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     2.762 r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt[2]_i_1/O
                         net (fo=1, routed)           0.006     2.768    i_gmii2rgmii/i_rgmii_gmii/plusOp__0[2]
    SLICE_X6Y213         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.099     2.464    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y213         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[2]/C
                         clock pessimism              0.205     2.669    
    SLICE_X6Y213         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.716    i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGrayP_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.064ns (43.836%)  route 0.082ns (56.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Net Delay (Source):      0.977ns (routing 0.495ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.552ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.977     2.671    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X7Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGrayP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y208         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.712 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGrayP_reg/Q
                         net (fo=7, routed)           0.061     2.773    i_gmii2rgmii/i_rgmii_gmii/i_fifo/i_RdAddrInc/RdAddrGrayP
    SLICE_X5Y208         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.023     2.796 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/i_RdAddrInc/RdAddrGray[4]_i_1/O
                         net (fo=1, routed)           0.021     2.817    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGrayInc[4]
    SLICE_X5Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.107     2.472    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Clk125
    SLICE_X5Y208         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[4]/C
                         clock pessimism              0.246     2.718    
    SLICE_X5Y208         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.764    i_gmii2rgmii/i_rgmii_gmii/i_fifo/RdAddrGray_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Fifo_Vld_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Fifo_Vld_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.054ns (50.467%)  route 0.053ns (49.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      0.977ns (routing 0.495ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.552ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.977     2.671    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Fifo_Vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y209         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.710 r  i_gmii2rgmii/i_rgmii_gmii/Fifo_Vld_reg/Q
                         net (fo=2, routed)           0.032     2.742    i_gmii2rgmii/i_rgmii_gmii/i_fifo/Fifo_Vld
    SLICE_X4Y209         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.015     2.757 r  i_gmii2rgmii/i_rgmii_gmii/i_fifo/Fifo_Vld_i_1/O
                         net (fo=1, routed)           0.021     2.778    i_gmii2rgmii/i_rgmii_gmii/i_fifo_n_11
    SLICE_X4Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Fifo_Vld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.106     2.471    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Fifo_Vld_reg/C
                         clock pessimism              0.206     2.677    
    SLICE_X4Y209         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.723    i_gmii2rgmii/i_rgmii_gmii/Fifo_Vld_reg
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.053ns (41.406%)  route 0.075ns (58.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    -0.216ns
  Clock Net Delay (Source):      0.976ns (routing 0.495ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.552ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.976     2.670    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.709 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/Q
                         net (fo=2, routed)           0.051     2.760    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg_n_0
    SLICE_X5Y211         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     2.774 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1/O
                         net (fo=1, routed)           0.024     2.798    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1_n_0
    SLICE_X5Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.115     2.480    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/C
                         clock pessimism              0.216     2.696    
    SLICE_X5Y211         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.742    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.053ns (43.443%)  route 0.069ns (56.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    -0.216ns
  Clock Net Delay (Source):      0.969ns (routing 0.495ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.552ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.969     2.663    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y213         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.702 f  i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[3]/Q
                         net (fo=6, routed)           0.053     2.755    i_gmii2rgmii/i_rgmii_gmii/CycleCnt_reg[3]
    SLICE_X6Y212         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     2.769 r  i_gmii2rgmii/i_rgmii_gmii/BitRate[0]_i_1/O
                         net (fo=1, routed)           0.016     2.785    i_gmii2rgmii/i_rgmii_gmii/BitRate[0]_i_1_n_0
    SLICE_X6Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.102     2.467    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
                         clock pessimism              0.216     2.683    
    SLICE_X6Y212         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.729    i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Mercury_XU5_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     OSERDESE3/CLK           n/a            8.000         8.000       0.000      HDIOLOGIC_S_X0Y29  i_gmii2rgmii/i_rgmii_txctl/CLK
Min Period        n/a     OSERDESE3/CLK           n/a            8.000         8.000       0.000      HDIOLOGIC_M_X0Y26  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
Min Period        n/a     OSERDESE3/CLK           n/a            8.000         8.000       0.000      HDIOLOGIC_S_X0Y26  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
Min Period        n/a     OSERDESE3/CLK           n/a            8.000         8.000       0.000      HDIOLOGIC_M_X0Y27  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
Min Period        n/a     OSERDESE3/CLK           n/a            8.000         8.000       0.000      HDIOLOGIC_S_X0Y27  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
Min Period        n/a     PS8/EMIOENET1GMIIRXCLK  n/a            8.000         8.000       0.000      PS8_X0Y0           Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Min Period        n/a     PS8/EMIOENET1GMIITXCLK  n/a            8.000         8.000       0.000      PS8_X0Y0           Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Min Period        n/a     BUFGCE/I                n/a            1.290         8.000       6.710      BUFGCE_X0Y12       Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     BUFGCTRL/I1             n/a            1.290         8.000       6.710      BUFGCTRL_X0Y28     i_gmii2rgmii/i_rgmii_mux0/I1
Min Period        n/a     MMCME4_ADV/CLKOUT0      n/a            1.071         8.000       6.929      MMCM_X0Y0          Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Low Pulse Width   Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y29  i_gmii2rgmii/i_rgmii_txctl/CLK
Low Pulse Width   Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y29  i_gmii2rgmii/i_rgmii_txctl/CLK
Low Pulse Width   Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y26  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
Low Pulse Width   Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y26  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
Low Pulse Width   Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y26  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
Low Pulse Width   Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y26  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
Low Pulse Width   Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y27  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
Low Pulse Width   Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y27  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
Low Pulse Width   Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y27  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
Low Pulse Width   Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y27  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
High Pulse Width  Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y29  i_gmii2rgmii/i_rgmii_txctl/CLK
High Pulse Width  Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y29  i_gmii2rgmii/i_rgmii_txctl/CLK
High Pulse Width  Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y26  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
High Pulse Width  Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y26  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
High Pulse Width  Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y26  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
High Pulse Width  Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y26  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
High Pulse Width  Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y27  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
High Pulse Width  Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y27  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
High Pulse Width  Slow    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y27  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
High Pulse Width  Fast    OSERDESE3/CLK           n/a            4.000         4.000       0.000      HDIOLOGIC_S_X0Y27  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Mercury_XU5_clk_wiz_0_0
  To Clock:  clk_out2_Mercury_XU5_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Mercury_XU5_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     OSERDESE3/CLK       n/a            8.000         8.000       0.000      HDIOLOGIC_M_X0Y29  i_gmii2rgmii/i_rgmii_txclk/CLK
Min Period        n/a     BUFGCE/I            n/a            1.290         8.000       6.710      BUFGCE_X0Y13       Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         8.000       6.929      MMCM_X0Y0          Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Low Pulse Width   Slow    OSERDESE3/CLK       n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y29  i_gmii2rgmii/i_rgmii_txclk/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y29  i_gmii2rgmii/i_rgmii_txclk/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y29  i_gmii2rgmii/i_rgmii_txclk/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a            4.000         4.000       0.000      HDIOLOGIC_M_X0Y29  i_gmii2rgmii/i_rgmii_txclk/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Mercury_XU5_clk_wiz_0_0
  To Clock:  clk_out3_Mercury_XU5_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.836ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.079ns (17.325%)  route 0.377ns (82.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.679ns = ( 45.679 - 40.000 ) 
    Source Clock Delay      (SCD):    5.556ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.404ns (routing 0.633ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.404     5.556    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     5.635 r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/Q
                         net (fo=1, routed)           0.377     6.012    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[6]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230    45.679    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.207    45.472    
                         clock uncertainty           -0.095    45.377    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -2.529    42.848    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.848    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                 36.836    

Slack (MET) :             36.864ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.079ns (16.737%)  route 0.393ns (83.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.679ns = ( 45.679 - 40.000 ) 
    Source Clock Delay      (SCD):    5.556ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.404ns (routing 0.633ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.404     5.556    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     5.635 r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/Q
                         net (fo=1, routed)           0.393     6.028    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[2]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230    45.679    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.207    45.472    
                         clock uncertainty           -0.095    45.377    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -2.485    42.892    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.892    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                 36.864    

Slack (MET) :             36.902ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.076ns (15.323%)  route 0.420ns (84.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.679ns = ( 45.679 - 40.000 ) 
    Source Clock Delay      (SCD):    5.561ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.633ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.409     5.561    i_gmii2rgmii/GMII_tx_clk
    SLICE_X4Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y218         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.637 r  i_gmii2rgmii/Gmii_RxDv_sync_reg/Q
                         net (fo=3, routed)           0.420     6.057    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_dv
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230    45.679    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.207    45.472    
                         clock uncertainty           -0.095    45.377    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                     -2.418    42.959    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.959    
                         arrival time                          -6.057    
  -------------------------------------------------------------------
                         slack                                 36.902    

Slack (MET) :             36.907ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.079ns (18.990%)  route 0.337ns (81.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.679ns = ( 45.679 - 40.000 ) 
    Source Clock Delay      (SCD):    5.562ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.410ns (routing 0.633ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.410     5.562    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y223         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y223         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     5.641 r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/Q
                         net (fo=1, routed)           0.337     5.978    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[5]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230    45.679    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.207    45.472    
                         clock uncertainty           -0.095    45.377    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -2.492    42.885    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.885    
                         arrival time                          -5.978    
  -------------------------------------------------------------------
                         slack                                 36.907    

Slack (MET) :             36.911ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.076ns (18.673%)  route 0.331ns (81.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.679ns = ( 45.679 - 40.000 ) 
    Source Clock Delay      (SCD):    5.562ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.410ns (routing 0.633ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.410     5.562    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y223         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y223         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.638 r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/Q
                         net (fo=1, routed)           0.331     5.969    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[3]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230    45.679    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.207    45.472    
                         clock uncertainty           -0.095    45.377    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                     -2.497    42.880    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.880    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                 36.911    

Slack (MET) :             36.928ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.081ns (19.378%)  route 0.337ns (80.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.679ns = ( 45.679 - 40.000 ) 
    Source Clock Delay      (SCD):    5.556ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.404ns (routing 0.633ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.404     5.556    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     5.637 r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/Q
                         net (fo=1, routed)           0.337     5.974    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[7]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230    45.679    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.207    45.472    
                         clock uncertainty           -0.095    45.377    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -2.475    42.902    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.902    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                 36.928    

Slack (MET) :             36.931ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.081ns (18.970%)  route 0.346ns (81.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.679ns = ( 45.679 - 40.000 ) 
    Source Clock Delay      (SCD):    5.556ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.404ns (routing 0.633ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.404     5.556    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     5.637 r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/Q
                         net (fo=1, routed)           0.346     5.983    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[1]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230    45.679    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.207    45.472    
                         clock uncertainty           -0.095    45.377    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                     -2.463    42.914    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.914    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                 36.931    

Slack (MET) :             36.934ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.081ns (19.194%)  route 0.341ns (80.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.679ns = ( 45.679 - 40.000 ) 
    Source Clock Delay      (SCD):    5.556ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.404ns (routing 0.633ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.404     5.556    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     5.637 r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/Q
                         net (fo=1, routed)           0.341     5.978    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[4]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230    45.679    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.207    45.472    
                         clock uncertainty           -0.095    45.377    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -2.465    42.912    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         42.912    
                         arrival time                          -5.978    
  -------------------------------------------------------------------
                         slack                                 36.934    

Slack (MET) :             37.028ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.079ns (17.100%)  route 0.383ns (82.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.679ns = ( 45.679 - 40.000 ) 
    Source Clock Delay      (SCD):    5.556ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.404ns (routing 0.633ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.404     5.556    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     5.635 r  i_gmii2rgmii/Gmii_RxEr_sync_reg/Q
                         net (fo=1, routed)           0.383     6.018    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_er
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230    45.679    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.207    45.472    
                         clock uncertainty           -0.095    45.377    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -2.331    43.046    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         43.046    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                 37.028    

Slack (MET) :             37.235ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.079ns (18.203%)  route 0.355ns (81.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.679ns = ( 45.679 - 40.000 ) 
    Source Clock Delay      (SCD):    5.556ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.404ns (routing 0.633ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.404     5.556    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.635 r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.355     5.990    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[0]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230    45.679    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.207    45.472    
                         clock uncertainty           -0.095    45.377    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -2.152    43.225    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         43.225    
                         arrival time                          -5.990    
  -------------------------------------------------------------------
                         slack                                 37.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.039ns (17.031%)  route 0.190ns (82.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.780ns (routing 0.346ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.780     3.375    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.414 r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.190     3.604    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[0]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.831     2.196    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.258 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.314    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.244    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.161     3.405    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -0.217     3.188    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.188    
                         arrival time                           3.604    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.039ns (16.116%)  route 0.203ns (83.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.780ns (routing 0.346ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.780     3.375    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.414 r  i_gmii2rgmii/Gmii_RxEr_sync_reg/Q
                         net (fo=1, routed)           0.203     3.617    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_er
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.831     2.196    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.258 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.314    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.244    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.161     3.405    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -0.306     3.099    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           3.617    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.038ns (17.840%)  route 0.175ns (82.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.781ns (routing 0.346ns, distribution 0.435ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.781     3.376    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y223         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y223         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.414 r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/Q
                         net (fo=1, routed)           0.175     3.589    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[3]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.831     2.196    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.258 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.314    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.244    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.161     3.405    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                     -0.399     3.006    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.006    
                         arrival time                           3.589    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.040ns (17.778%)  route 0.185ns (82.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.780ns (routing 0.346ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.780     3.375    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.415 r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/Q
                         net (fo=1, routed)           0.185     3.600    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[1]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.831     2.196    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.258 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.314    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.244    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.161     3.405    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                     -0.395     3.010    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.039ns (17.972%)  route 0.178ns (82.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.781ns (routing 0.346ns, distribution 0.435ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.781     3.376    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y223         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y223         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.415 r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/Q
                         net (fo=1, routed)           0.178     3.593    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[5]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.831     2.196    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.258 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.314    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.244    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.161     3.405    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -0.414     2.991    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.593    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.040ns (18.265%)  route 0.179ns (81.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.780ns (routing 0.346ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.780     3.375    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     3.415 r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/Q
                         net (fo=1, routed)           0.179     3.594    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[7]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.831     2.196    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.258 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.314    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.244    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.161     3.405    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -0.417     2.988    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.988    
                         arrival time                           3.594    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.039ns (15.789%)  route 0.208ns (84.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.780ns (routing 0.346ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.780     3.375    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.414 r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/Q
                         net (fo=1, routed)           0.208     3.622    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[2]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.831     2.196    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.258 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.314    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.244    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.161     3.405    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -0.396     3.009    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           3.622    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.038ns (14.615%)  route 0.222ns (85.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.782ns (routing 0.346ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.782     3.377    i_gmii2rgmii/GMII_tx_clk
    SLICE_X4Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y218         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.415 r  i_gmii2rgmii/Gmii_RxDv_sync_reg/Q
                         net (fo=3, routed)           0.222     3.637    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_dv
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.831     2.196    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.258 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.314    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.244    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.161     3.405    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                     -0.385     3.020    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.020    
                         arrival time                           3.637    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.039ns (16.596%)  route 0.196ns (83.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.780ns (routing 0.346ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.780     3.375    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.414 r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/Q
                         net (fo=1, routed)           0.196     3.610    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[6]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.831     2.196    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.258 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.314    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.244    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.161     3.405    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -0.412     2.993    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.993    
                         arrival time                           3.610    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.040ns (18.100%)  route 0.181ns (81.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.780ns (routing 0.346ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.780     3.375    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     3.415 r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/Q
                         net (fo=1, routed)           0.181     3.596    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[4]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.831     2.196    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.258 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.314    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.244    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.161     3.405    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -0.438     2.967    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.596    
  -------------------------------------------------------------------
                         slack                                  0.629    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_Mercury_XU5_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PS8/EMIOENET1GMIIRXCLK  n/a            8.000         40.000      32.000     PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Min Period        n/a     PS8/EMIOENET1GMIITXCLK  n/a            8.000         40.000      32.000     PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Min Period        n/a     BUFGCE/I                n/a            1.290         40.000      38.710     BUFGCE_X0Y2     Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     BUFGCTRL/I0             n/a            1.290         40.000      38.710     BUFGCTRL_X0Y28  i_gmii2rgmii/i_rgmii_mux0/I0
Min Period        n/a     BUFGCTRL/I1             n/a            1.290         40.000      38.710     BUFGCTRL_X0Y29  i_gmii2rgmii/i_rgmii_mux1/I1
Min Period        n/a     MMCME4_ADV/CLKOUT2      n/a            1.071         40.000      38.929     MMCM_X0Y0       Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C                  n/a            0.550         40.000      39.450     SLICE_X3Y218    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
Min Period        n/a     FDRE/C                  n/a            0.550         40.000      39.450     SLICE_X3Y218    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
Min Period        n/a     FDRE/C                  n/a            0.550         40.000      39.450     SLICE_X3Y218    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
Min Period        n/a     FDRE/C                  n/a            0.550         40.000      39.450     SLICE_X2Y223    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
Low Pulse Width   Fast    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Low Pulse Width   Slow    PS8/EMIOENET1GMIITXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Low Pulse Width   Fast    PS8/EMIOENET1GMIITXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Low Pulse Width   Slow    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Low Pulse Width   Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X2Y223    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X2Y223    i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y218    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y218    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y218    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y218    i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
High Pulse Width  Fast    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
High Pulse Width  Fast    PS8/EMIOENET1GMIITXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
High Pulse Width  Slow    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
High Pulse Width  Slow    PS8/EMIOENET1GMIITXCLK  n/a            4.000         20.000      16.000     PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
High Pulse Width  Slow    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X2Y223    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X2Y223    i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y218    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y218    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y218    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         20.000      19.725     SLICE_X3Y218    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Mercury_XU5_clk_wiz_0_0
  To Clock:  clk_out4_Mercury_XU5_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_Mercury_XU5_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME4_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCM_X0Y0        Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
Min Period  n/a     BUFGCE_DIV/I        n/a            1.071         100.000     98.929     BUFGCE_DIV_X0Y2  i_gmii2rgmii/i_rgmii_Div4/I



---------------------------------------------------------------------------------------------------
From Clock:  Clk2_5
  To Clock:  Clk2_5

Setup :            0  Failing Endpoints,  Worst Slack      396.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      196.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             396.806ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.079ns (17.325%)  route 0.377ns (82.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 405.827 - 400.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.404ns (routing 0.633ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.404     5.725    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     5.804 r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/Q
                         net (fo=1, routed)           0.377     6.181    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[6]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230   405.827    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.186   405.641    
                         clock uncertainty           -0.124   405.516    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -2.529   402.987    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        402.987    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                396.806    

Slack (MET) :             396.834ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.079ns (16.737%)  route 0.393ns (83.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 405.827 - 400.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.404ns (routing 0.633ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.404     5.725    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     5.804 r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/Q
                         net (fo=1, routed)           0.393     6.197    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[2]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230   405.827    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.186   405.641    
                         clock uncertainty           -0.124   405.516    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -2.485   403.031    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.031    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                396.834    

Slack (MET) :             396.872ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.076ns (15.323%)  route 0.420ns (84.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 405.827 - 400.000 ) 
    Source Clock Delay      (SCD):    5.730ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.633ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.409     5.730    i_gmii2rgmii/GMII_tx_clk
    SLICE_X4Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y218         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.806 r  i_gmii2rgmii/Gmii_RxDv_sync_reg/Q
                         net (fo=3, routed)           0.420     6.226    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_dv
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230   405.827    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.186   405.641    
                         clock uncertainty           -0.124   405.516    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                     -2.418   403.098    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.098    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                396.872    

Slack (MET) :             396.877ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.079ns (18.990%)  route 0.337ns (81.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 405.827 - 400.000 ) 
    Source Clock Delay      (SCD):    5.731ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.410ns (routing 0.633ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.410     5.731    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y223         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y223         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     5.810 r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/Q
                         net (fo=1, routed)           0.337     6.147    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[5]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230   405.827    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.186   405.641    
                         clock uncertainty           -0.124   405.516    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -2.492   403.024    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.024    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                396.877    

Slack (MET) :             396.881ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.076ns (18.673%)  route 0.331ns (81.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 405.827 - 400.000 ) 
    Source Clock Delay      (SCD):    5.731ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.410ns (routing 0.633ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.410     5.731    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y223         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y223         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.807 r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/Q
                         net (fo=1, routed)           0.331     6.138    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[3]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230   405.827    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.186   405.641    
                         clock uncertainty           -0.124   405.516    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                     -2.497   403.019    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.019    
                         arrival time                          -6.138    
  -------------------------------------------------------------------
                         slack                                396.881    

Slack (MET) :             396.898ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.081ns (19.378%)  route 0.337ns (80.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 405.827 - 400.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.404ns (routing 0.633ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.404     5.725    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     5.806 r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/Q
                         net (fo=1, routed)           0.337     6.143    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[7]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230   405.827    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.186   405.641    
                         clock uncertainty           -0.124   405.516    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -2.475   403.041    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.041    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                396.898    

Slack (MET) :             396.901ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.081ns (18.970%)  route 0.346ns (81.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 405.827 - 400.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.404ns (routing 0.633ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.404     5.725    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     5.806 r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/Q
                         net (fo=1, routed)           0.346     6.152    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[1]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230   405.827    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.186   405.641    
                         clock uncertainty           -0.124   405.516    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                     -2.463   403.053    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.053    
                         arrival time                          -6.152    
  -------------------------------------------------------------------
                         slack                                396.901    

Slack (MET) :             396.904ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.081ns (19.194%)  route 0.341ns (80.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 405.827 - 400.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.404ns (routing 0.633ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.404     5.725    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     5.806 r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/Q
                         net (fo=1, routed)           0.341     6.147    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[4]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230   405.827    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.186   405.641    
                         clock uncertainty           -0.124   405.516    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -2.465   403.051    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.051    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                396.904    

Slack (MET) :             396.998ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.079ns (17.100%)  route 0.383ns (82.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 405.827 - 400.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.404ns (routing 0.633ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.404     5.725    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     5.804 r  i_gmii2rgmii/Gmii_RxEr_sync_reg/Q
                         net (fo=1, routed)           0.383     6.187    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_er
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230   405.827    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.186   405.641    
                         clock uncertainty           -0.124   405.516    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -2.331   403.185    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.185    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                396.998    

Slack (MET) :             397.205ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400.000ns  (Clk2_5 rise@400.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.079ns (18.203%)  route 0.355ns (81.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.827ns = ( 405.827 - 400.000 ) 
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.404ns (routing 0.633ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.577ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.404     5.725    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.804 r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.355     6.159    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[0]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.230   405.827    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism             -0.186   405.641    
                         clock uncertainty           -0.124   405.516    
    PS8_X0Y0             PS8 (Setup_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -2.152   403.364    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                        403.364    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                397.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.039ns (17.031%)  route 0.190ns (82.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      0.780ns (routing 0.346ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.780     3.475    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.514 r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.190     3.704    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[0]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.352    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.453 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.852     2.305    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.366 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.422    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.483 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.352    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.153     3.505    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[0])
                                                     -0.217     3.288    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           3.704    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.039ns (16.116%)  route 0.203ns (83.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      0.780ns (routing 0.346ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.780     3.475    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.514 r  i_gmii2rgmii/Gmii_RxEr_sync_reg/Q
                         net (fo=1, routed)           0.203     3.717    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_er
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXER
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.352    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.453 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.852     2.305    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.366 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.422    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.483 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.352    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.153     3.505    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXER)
                                                     -0.306     3.199    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.199    
                         arrival time                           3.717    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.038ns (17.840%)  route 0.175ns (82.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.476ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      0.781ns (routing 0.346ns, distribution 0.435ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.781     3.476    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y223         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y223         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.514 r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/Q
                         net (fo=1, routed)           0.175     3.689    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[3]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.352    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.453 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.852     2.305    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.366 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.422    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.483 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.352    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.153     3.505    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[3])
                                                     -0.399     3.106    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.106    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.040ns (17.778%)  route 0.185ns (82.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      0.780ns (routing 0.346ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.780     3.475    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.515 r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/Q
                         net (fo=1, routed)           0.185     3.700    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[1]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.352    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.453 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.852     2.305    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.366 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.422    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.483 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.352    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.153     3.505    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[1])
                                                     -0.395     3.110    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.700    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.039ns (17.972%)  route 0.178ns (82.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.476ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      0.781ns (routing 0.346ns, distribution 0.435ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.781     3.476    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y223         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y223         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.515 r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/Q
                         net (fo=1, routed)           0.178     3.693    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[5]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.352    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.453 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.852     2.305    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.366 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.422    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.483 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.352    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.153     3.505    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[5])
                                                     -0.414     3.091    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.091    
                         arrival time                           3.693    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.040ns (18.265%)  route 0.179ns (81.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      0.780ns (routing 0.346ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.780     3.475    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     3.515 r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/Q
                         net (fo=1, routed)           0.179     3.694    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[7]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.352    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.453 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.852     2.305    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.366 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.422    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.483 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.352    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.153     3.505    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[7])
                                                     -0.417     3.088    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.088    
                         arrival time                           3.694    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.039ns (15.789%)  route 0.208ns (84.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      0.780ns (routing 0.346ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.780     3.475    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.514 r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/Q
                         net (fo=1, routed)           0.208     3.722    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[2]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.352    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.453 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.852     2.305    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.366 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.422    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.483 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.352    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.153     3.505    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[2])
                                                     -0.396     3.109    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.109    
                         arrival time                           3.722    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.038ns (14.615%)  route 0.222ns (85.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.477ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      0.782ns (routing 0.346ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.782     3.477    i_gmii2rgmii/GMII_tx_clk
    SLICE_X4Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y218         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.515 r  i_gmii2rgmii/Gmii_RxDv_sync_reg/Q
                         net (fo=3, routed)           0.222     3.737    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_dv
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.352    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.453 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.852     2.305    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.366 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.422    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.483 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.352    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.153     3.505    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXDV)
                                                     -0.385     3.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.120    
                         arrival time                           3.737    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.039ns (16.596%)  route 0.196ns (83.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      0.780ns (routing 0.346ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.780     3.475    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.514 r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/Q
                         net (fo=1, routed)           0.196     3.710    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[6]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.352    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.453 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.852     2.305    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.366 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.422    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.483 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.352    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.153     3.505    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[6])
                                                     -0.412     3.093    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.093    
                         arrival time                           3.710    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.040ns (18.100%)  route 0.181ns (81.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      0.780ns (routing 0.346ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.383ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.780     3.475    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y218         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     3.515 r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/Q
                         net (fo=1, routed)           0.181     3.696    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rxd[4]
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.352    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.453 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.852     2.305    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.366 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.422    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.483 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.869     3.352    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_rx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
                         clock pessimism              0.153     3.505    
    PS8_X0Y0             PS8 (Hold_PS8_EMIOENET1GMIIRXCLK_EMIOENET1GMIIRXD[4])
                                                     -0.438     3.067    Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.696    
  -------------------------------------------------------------------
                         slack                                  0.629    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk2_5
Waveform(ns):       { 0.000 200.000 }
Period(ns):         400.000
Sources:            { i_gmii2rgmii/i_rgmii_Div4/O }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PS8/EMIOENET1GMIIRXCLK  n/a            8.000         400.000     392.000    PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Min Period        n/a     PS8/EMIOENET1GMIITXCLK  n/a            8.000         400.000     392.000    PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Min Period        n/a     BUFGCTRL/I0             n/a            1.290         400.000     398.710    BUFGCTRL_X0Y28  i_gmii2rgmii/i_rgmii_mux0/I0
Min Period        n/a     BUFGCTRL/I0             n/a            1.290         400.000     398.710    BUFGCTRL_X0Y29  i_gmii2rgmii/i_rgmii_mux1/I0
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X3Y218    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X3Y218    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X3Y218    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X2Y223    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X3Y218    i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
Min Period        n/a     FDRE/C                  n/a            0.550         400.000     399.450    SLICE_X2Y223    i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
Low Pulse Width   Slow    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Low Pulse Width   Slow    PS8/EMIOENET1GMIITXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Low Pulse Width   Fast    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
Low Pulse Width   Fast    PS8/EMIOENET1GMIITXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y218    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y218    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y218    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X2Y223    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y218    i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X2Y223    i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
High Pulse Width  Fast    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
High Pulse Width  Fast    PS8/EMIOENET1GMIITXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
High Pulse Width  Slow    PS8/EMIOENET1GMIIRXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIIRXCLK
High Pulse Width  Slow    PS8/EMIOENET1GMIITXCLK  n/a            4.000         200.000     196.000    PS8_X0Y0        Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
High Pulse Width  Fast    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y218    i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y218    i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y218    i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X2Y223    i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X3Y218    i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.275         200.000     199.725    SLICE_X2Y223    i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.487ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.251ns (11.394%)  route 1.952ns (88.606%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -7.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.167ns (routing 0.171ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.908 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.167     7.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X37Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     7.152 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, routed)           0.708     7.860    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X48Y141        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     7.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.529     8.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X49Y148        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     8.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.715     9.278    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                 15.487    

Slack (MET) :             19.455ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.827ns  (logic 5.489ns (70.129%)  route 2.338ns (29.871%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.591ns = ( 52.591 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.003ns (routing 0.155ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.052    31.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X47Y146        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    31.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.977    32.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X34Y99         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145    32.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.098    32.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X34Y98         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145    32.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.211    32.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X33Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.003    52.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X33Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    52.591    
                         clock uncertainty           -0.235    52.356    
    SLICE_X33Y98         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.282    
                         arrival time                         -32.827    
  -------------------------------------------------------------------
                         slack                                 19.455    

Slack (MET) :             19.455ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.827ns  (logic 5.489ns (70.129%)  route 2.338ns (29.871%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.591ns = ( 52.591 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.003ns (routing 0.155ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.052    31.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X47Y146        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    31.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.977    32.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X34Y99         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145    32.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.098    32.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X34Y98         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145    32.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.211    32.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X33Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.003    52.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X33Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    52.591    
                         clock uncertainty           -0.235    52.356    
    SLICE_X33Y98         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.282    
                         arrival time                         -32.827    
  -------------------------------------------------------------------
                         slack                                 19.455    

Slack (MET) :             19.455ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.827ns  (logic 5.489ns (70.129%)  route 2.338ns (29.871%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.591ns = ( 52.591 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.003ns (routing 0.155ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.052    31.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X47Y146        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    31.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.977    32.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X34Y99         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145    32.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.098    32.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X34Y98         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145    32.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.211    32.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X33Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.003    52.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X33Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    52.591    
                         clock uncertainty           -0.235    52.356    
    SLICE_X33Y98         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.282    
                         arrival time                         -32.827    
  -------------------------------------------------------------------
                         slack                                 19.455    

Slack (MET) :             19.455ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.827ns  (logic 5.489ns (70.129%)  route 2.338ns (29.871%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.591ns = ( 52.591 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.003ns (routing 0.155ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.052    31.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X47Y146        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    31.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.977    32.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X34Y99         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145    32.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.098    32.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X34Y98         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145    32.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.211    32.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X33Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.003    52.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X33Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    52.591    
                         clock uncertainty           -0.235    52.356    
    SLICE_X33Y98         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.282    
                         arrival time                         -32.827    
  -------------------------------------------------------------------
                         slack                                 19.455    

Slack (MET) :             19.455ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.827ns  (logic 5.489ns (70.129%)  route 2.338ns (29.871%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.591ns = ( 52.591 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.003ns (routing 0.155ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.052    31.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X47Y146        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    31.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.977    32.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X34Y99         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145    32.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.098    32.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X34Y98         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145    32.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.211    32.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X33Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.003    52.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X33Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    52.591    
                         clock uncertainty           -0.235    52.356    
    SLICE_X33Y98         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.282    
                         arrival time                         -32.827    
  -------------------------------------------------------------------
                         slack                                 19.455    

Slack (MET) :             19.455ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.827ns  (logic 5.489ns (70.129%)  route 2.338ns (29.871%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.591ns = ( 52.591 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.003ns (routing 0.155ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.052    31.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X47Y146        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    31.251 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.977    32.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X34Y99         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145    32.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.098    32.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X34Y98         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145    32.616 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.211    32.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X33Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.003    52.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X33Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    52.591    
                         clock uncertainty           -0.235    52.356    
    SLICE_X33Y98         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    52.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         52.282    
                         arrival time                         -32.827    
  -------------------------------------------------------------------
                         slack                                 19.455    

Slack (MET) :             19.529ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.773ns  (logic 5.349ns (68.815%)  route 2.424ns (31.185%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        2.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.598ns = ( 52.598 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.010ns (routing 0.155ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.052    31.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X47Y146        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    31.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.717    31.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X35Y118        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150    32.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.655    32.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X34Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.010    52.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000    52.598    
                         clock uncertainty           -0.235    52.363    
    SLICE_X34Y98         FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    52.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         52.302    
                         arrival time                         -32.773    
  -------------------------------------------------------------------
                         slack                                 19.529    

Slack (MET) :             19.529ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.773ns  (logic 5.349ns (68.815%)  route 2.424ns (31.185%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        2.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.598ns = ( 52.598 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.010ns (routing 0.155ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.052    31.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X47Y146        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    31.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.717    31.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X35Y118        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150    32.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.655    32.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X34Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.010    52.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.000    52.598    
                         clock uncertainty           -0.235    52.363    
    SLICE_X34Y98         FDCE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061    52.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         52.302    
                         arrival time                         -32.773    
  -------------------------------------------------------------------
                         slack                                 19.529    

Slack (MET) :             19.530ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.772ns  (logic 5.349ns (68.824%)  route 2.423ns (31.176%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        2.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.598ns = ( 52.598 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.010ns (routing 0.155ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.052    31.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X47Y146        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    31.251 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.717    31.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X35Y118        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150    32.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.654    32.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X34Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.010    52.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000    52.598    
                         clock uncertainty           -0.235    52.363    
    SLICE_X34Y98         FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    52.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         52.302    
                         arrival time                         -32.772    
  -------------------------------------------------------------------
                         slack                                 19.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.059ns (28.230%)  route 0.150ns (71.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.118ns
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    4.390ns
  Clock Net Delay (Source):      1.024ns (routing 0.155ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.171ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.024     2.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X33Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.671 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.150     2.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC0
    SLICE_X34Y53         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.908 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.210     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X34Y53         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism             -4.390     2.728    
    SLICE_X34Y53         RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.078     2.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -2.806    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.167ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    4.189ns
  Clock Net Delay (Source):      0.657ns (routing 0.096ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.108ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.657     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X33Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.033     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[5]
    SLICE_X33Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.753     6.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X33Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism             -4.189     1.978    
    SLICE_X33Y57         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.258ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    4.195ns
  Clock Net Delay (Source):      0.742ns (routing 0.096ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.108ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.742     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]/Q
                         net (fo=2, routed)           0.035     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[17]
    SLICE_X51Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.844     6.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]/C
                         clock pessimism             -4.195     2.063    
    SLICE_X51Y144        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.166ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    4.188ns
  Clock Net Delay (Source):      0.657ns (routing 0.096ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.752ns (routing 0.108ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.657     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X34Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=1, routed)           0.038     2.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[0]
    SLICE_X34Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.752     6.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X34Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism             -4.188     1.978    
    SLICE_X34Y57         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.167ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    4.189ns
  Clock Net Delay (Source):      0.657ns (routing 0.096ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.108ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.657     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X33Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.039     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/fifo_din[1]
    SLICE_X33Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.753     6.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X33Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism             -4.189     1.978    
    SLICE_X33Y54         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.058ns (29.293%)  route 0.140ns (70.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.118ns
    Source Clock Delay      (SCD):    2.615ns
    Clock Pessimism Removal (CPR):    4.390ns
  Clock Net Delay (Source):      1.027ns (routing 0.155ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.171ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.027     2.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X33Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.673 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.140     2.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA1
    SLICE_X34Y53         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.908 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.210     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X34Y53         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism             -4.390     2.728    
    SLICE_X34Y53         RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.058     2.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.786    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.059ns (25.991%)  route 0.168ns (74.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.117ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    4.390ns
  Clock Net Delay (Source):      1.025ns (routing 0.155ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.171ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.025     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.168     2.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X34Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.908 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.209     7.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X34Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism             -4.390     2.727    
    SLICE_X34Y52         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.059ns (25.991%)  route 0.168ns (74.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.117ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    4.390ns
  Clock Net Delay (Source):      1.025ns (routing 0.155ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.171ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.025     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.168     2.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X34Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.908 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.209     7.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X34Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism             -4.390     2.727    
    SLICE_X34Y52         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.059ns (25.991%)  route 0.168ns (74.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.117ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    4.390ns
  Clock Net Delay (Source):      1.025ns (routing 0.155ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.171ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.025     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.168     2.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X34Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.908 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.209     7.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X34Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
                         clock pessimism             -4.390     2.727    
    SLICE_X34Y52         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.059ns (25.991%)  route 0.168ns (74.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.117ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    4.390ns
  Clock Net Delay (Source):      1.025ns (routing 0.155ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.171ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.025     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=33, routed)          0.168     2.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X34Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.908 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.209     7.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X34Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
                         clock pessimism             -4.390     2.727    
    SLICE_X34Y52         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.085     2.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y24  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X34Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X34Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X34Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X34Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X34Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X34Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X34Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X34Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X34Y53  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X34Y52  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X34Y52  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X34Y52  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X34Y52  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X34Y52  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X34Y52  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X34Y52  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X34Y52  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X34Y52  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X34Y52  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X34Y52  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X34Y52  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X34Y52  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X34Y52  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X34Y52  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X34Y52  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X34Y52  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X34Y52  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X34Y52  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X34Y52  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mdio1_mdc_clock
  To Clock:  mdio1_mdc_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mdio1_mdc_clock
Waveform(ns):       { 0.000 240.002 }
Period(ns):         480.004
Sources:            { Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/EMIOENET1MDIOMDC  n/a            400.000       480.004     80.004     PS8_X0Y0  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC
Low Pulse Width   Slow    PS8/EMIOENET1MDIOMDC  n/a            200.000       240.002     40.002     PS8_X0Y0  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC
Low Pulse Width   Fast    PS8/EMIOENET1MDIOMDC  n/a            200.000       240.002     40.002     PS8_X0Y0  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC
High Pulse Width  Slow    PS8/EMIOENET1MDIOMDC  n/a            200.000       240.002     40.002     PS8_X0Y0  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC
High Pulse Width  Fast    PS8/EMIOENET1MDIOMDC  n/a            200.000       240.002     40.002     PS8_X0Y0  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1MDIOMDC



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.472ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.553ns  (logic 0.078ns (14.105%)  route 0.475ns (85.895%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[9]/C
    SLICE_X35Y72         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[9]/Q
                         net (fo=1, routed)           0.475     0.553    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[9]
    SLICE_X33Y74         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X33Y74         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[15].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.479ns  (logic 0.079ns (16.493%)  route 0.400ns (83.507%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[15]/C
    SLICE_X37Y69         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[15]/Q
                         net (fo=1, routed)           0.400     0.479    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[15]
    SLICE_X38Y71         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[15].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X38Y71         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[15].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[13].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.447ns  (logic 0.079ns (17.673%)  route 0.368ns (82.327%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[13]/C
    SLICE_X36Y66         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[13]/Q
                         net (fo=1, routed)           0.368     0.447    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[13]
    SLICE_X38Y71         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[13].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X38Y71         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[13].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[11].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.445ns  (logic 0.076ns (17.079%)  route 0.369ns (82.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[11]/C
    SLICE_X34Y73         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[11]/Q
                         net (fo=1, routed)           0.369     0.445    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[11]
    SLICE_X33Y74         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[11].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X33Y74         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[11].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.584ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.441ns  (logic 0.079ns (17.914%)  route 0.362ns (82.086%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[6]/C
    SLICE_X35Y71         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[6]/Q
                         net (fo=1, routed)           0.362     0.441    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[6]
    SLICE_X33Y72         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X33Y72         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  2.584    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.418ns  (logic 0.079ns (18.900%)  route 0.339ns (81.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[8]/C
    SLICE_X35Y72         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[8]/Q
                         net (fo=1, routed)           0.339     0.418    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[8]
    SLICE_X35Y72         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X35Y72         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.412ns  (logic 0.079ns (19.175%)  route 0.333ns (80.825%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[3]/C
    SLICE_X35Y71         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[3]/Q
                         net (fo=1, routed)           0.333     0.412    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[3]
    SLICE_X35Y71         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X35Y71         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.400ns  (logic 0.079ns (19.750%)  route 0.321ns (80.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[5]/C
    SLICE_X34Y68         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[5]/Q
                         net (fo=1, routed)           0.321     0.400    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[5]
    SLICE_X33Y72         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X33Y72         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[10].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.393ns  (logic 0.079ns (20.102%)  route 0.314ns (79.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[10]/C
    SLICE_X35Y72         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[10]/Q
                         net (fo=1, routed)           0.314     0.393    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[10]
    SLICE_X34Y72         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[10].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X34Y72         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[10].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.380ns  (logic 0.078ns (20.526%)  route 0.302ns (79.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[6]/C
    SLICE_X32Y65         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[6]/Q
                         net (fo=1, routed)           0.302     0.380    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[6]
    SLICE_X33Y66         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X33Y66         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  2.645    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.182ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.843ns  (logic 0.079ns (4.286%)  route 1.764ns (95.714%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/C
    SLICE_X48Y79         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[22]/Q
                         net (fo=41, routed)          1.764     1.843    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[22]
    SLICE_X36Y78         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X36Y78         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[22].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.843    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.625ns  (logic 0.079ns (4.862%)  route 1.546ns (95.138%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/C
    SLICE_X47Y80         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/Q
                         net (fo=41, routed)          1.546     1.625    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[23]
    SLICE_X34Y80         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X34Y80         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.542ns  (logic 0.080ns (5.188%)  route 1.462ns (94.812%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/C
    SLICE_X47Y75         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[9]/Q
                         net (fo=46, routed)          1.462     1.542    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[9]
    SLICE_X40Y77         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X40Y77         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.542    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.507ns  (logic 0.081ns (5.375%)  route 1.426ns (94.625%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
    SLICE_X48Y79         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/Q
                         net (fo=22, routed)          1.426     1.507    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[3]
    SLICE_X38Y79         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X38Y79         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.410ns  (logic 0.079ns (5.603%)  route 1.331ns (94.397%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
    SLICE_X48Y79         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/Q
                         net (fo=32, routed)          1.331     1.410    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[0]
    SLICE_X36Y79         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X36Y79         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.410    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.861ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.164ns  (logic 0.079ns (6.787%)  route 1.085ns (93.213%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
    SLICE_X49Y79         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/Q
                         net (fo=41, routed)          1.085     1.164    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[21]
    SLICE_X36Y79         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X36Y79         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.164    
  -------------------------------------------------------------------
                         slack                                  1.861    

Slack (MET) :             1.866ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.159ns  (logic 0.080ns (6.903%)  route 1.079ns (93.097%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/C
    SLICE_X48Y79         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/Q
                         net (fo=45, routed)          1.079     1.159    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[8]
    SLICE_X38Y80         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X38Y80         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                  1.866    

Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.118ns  (logic 0.079ns (7.066%)  route 1.039ns (92.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/C
    SLICE_X47Y84         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/Q
                         net (fo=9, routed)           1.039     1.118    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/D[0]
    SLICE_X36Y82         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X36Y82         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.118    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.117ns  (logic 0.079ns (7.073%)  route 1.038ns (92.927%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
    SLICE_X48Y79         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/Q
                         net (fo=30, routed)          1.038     1.117    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[7]
    SLICE_X40Y79         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X40Y79         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.104ns  (logic 0.079ns (7.156%)  route 1.025ns (92.844%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
    SLICE_X48Y79         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/Q
                         net (fo=29, routed)          1.025     1.104    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[4]
    SLICE_X37Y79         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X37Y79         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     3.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                  1.921    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.679ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.081ns (4.951%)  route 1.555ns (95.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 5.295 - 3.332 ) 
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      1.041ns (routing 0.171ns, distribution 0.870ns)
  Clock Net Delay (Destination): 0.097ns (routing 0.089ns, distribution 0.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.041     2.111    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_1
    SLICE_X23Y83         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y83         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.192 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/Q
                         net (fo=2, routed)           1.555     3.747    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[0]
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL                             r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      3.332     3.332 f  
    AD5                                               0.000     3.332 f  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11416, routed)       0.753     5.730    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     5.017 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X1Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.097     5.114    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.220 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.295 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.522     4.773    
                         clock uncertainty           -0.157     4.616    
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.158     4.458    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          4.458    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.081ns (5.315%)  route 1.443ns (94.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.968ns = ( 5.300 - 3.332 ) 
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      1.041ns (routing 0.171ns, distribution 0.870ns)
  Clock Net Delay (Destination): 0.102ns (routing 0.089ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.041     2.111    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_1
    SLICE_X23Y83         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y83         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.192 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/Q
                         net (fo=2, routed)           1.443     3.635    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[0]
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL                             r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      3.332     3.332 f  
    AD5                                               0.000     3.332 f  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11416, routed)       0.753     5.730    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     5.017 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X1Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.102     5.119    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.225 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.300 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.522     4.778    
                         clock uncertainty           -0.157     4.621    
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.158     4.463    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          4.463    
                         arrival time                          -3.635    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.080ns (4.805%)  route 1.585ns (95.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.109ns = ( 5.441 - 3.332 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      1.095ns (routing 0.171ns, distribution 0.924ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.095     2.165    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]
    SLICE_X35Y104        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y104        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.245 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[0][10]/Q
                         net (fo=2, routed)           1.585     3.830    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_BA[1]
    BITSLICE_RX_TX_X0Y101
                         RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      3.332     3.332 f  
    AD5                                               0.000     3.332 f  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11416, routed)       0.753     5.730    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     5.017 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.105     5.122    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.228 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.125     5.428 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.013     5.441    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y101
                         RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.522     4.919    
                         clock uncertainty           -0.157     4.762    
    BITSLICE_RX_TX_X0Y101
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.039     4.723    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          4.723    
                         arrival time                          -3.830    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.078ns (4.912%)  route 1.510ns (95.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 5.438 - 3.332 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      1.079ns (routing 0.171ns, distribution 0.908ns)
  Clock Net Delay (Destination): 0.018ns (routing 0.018ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.079     2.149    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]
    SLICE_X32Y88         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.227 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[0][6]/Q
                         net (fo=6, routed)           1.510     3.737    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/clb2phy_wr_dq12[4]
    BITSLICE_RX_TX_X0Y77 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      3.332     3.332 f  
    AD5                                               0.000     3.332 f  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11416, routed)       0.753     5.730    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     5.017 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.097     5.114    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.220 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.295 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT6[26])
                                                      0.125     5.420 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.018     5.438    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT6[26]
    BITSLICE_RX_TX_X0Y77 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.522     4.916    
                         clock uncertainty           -0.157     4.759    
    BITSLICE_RX_TX_X0Y77 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.122     4.637    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          4.637    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BG_dly_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.079ns (4.771%)  route 1.577ns (95.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 5.444 - 3.332 ) 
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      1.062ns (routing 0.171ns, distribution 0.891ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.062     2.132    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]
    SLICE_X33Y104        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BG_dly_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.211 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BG_dly_reg[0][2]/Q
                         net (fo=2, routed)           1.577     3.788    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_BG[2]
    BITSLICE_RX_TX_X0Y102
                         RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      3.332     3.332 f  
    AD5                                               0.000     3.332 f  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11416, routed)       0.753     5.730    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     5.017 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.105     5.122    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.228 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.126     5.429 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.015     5.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y102
                         RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.522     4.922    
                         clock uncertainty           -0.157     4.765    
    BITSLICE_RX_TX_X0Y102
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.060     4.705    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          4.705    
                         arrival time                          -3.788    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BG_dly_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.079ns (4.750%)  route 1.584ns (95.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 5.444 - 3.332 ) 
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      1.062ns (routing 0.171ns, distribution 0.891ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.062     2.132    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]
    SLICE_X33Y104        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BG_dly_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.211 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BG_dly_reg[0][2]/Q
                         net (fo=2, routed)           1.584     3.795    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_BG[1]
    BITSLICE_RX_TX_X0Y102
                         RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      3.332     3.332 f  
    AD5                                               0.000     3.332 f  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11416, routed)       0.753     5.730    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     5.017 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.105     5.122    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.228 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.126     5.429 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.015     5.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y102
                         RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.522     4.922    
                         clock uncertainty           -0.157     4.765    
    BITSLICE_RX_TX_X0Y102
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.043     4.722    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          4.722    
                         arrival time                          -3.795    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.080ns (4.831%)  route 1.576ns (95.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.109ns = ( 5.441 - 3.332 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      1.095ns (routing 0.171ns, distribution 0.924ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.095     2.165    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]
    SLICE_X35Y104        FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y104        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.245 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[0][10]/Q
                         net (fo=2, routed)           1.576     3.821    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_BA[2]
    BITSLICE_RX_TX_X0Y101
                         RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      3.332     3.332 f  
    AD5                                               0.000     3.332 f  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11416, routed)       0.753     5.730    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     5.017 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.105     5.122    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.228 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.125     5.428 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.013     5.441    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y101
                         RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.522     4.919    
                         clock uncertainty           -0.157     4.762    
    BITSLICE_RX_TX_X0Y101
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.013     4.749    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          4.749    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.078ns (4.776%)  route 1.555ns (95.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 5.438 - 3.332 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      1.079ns (routing 0.171ns, distribution 0.908ns)
  Clock Net Delay (Destination): 0.018ns (routing 0.018ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.079     2.149    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]
    SLICE_X32Y88         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.227 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[0][6]/Q
                         net (fo=6, routed)           1.555     3.782    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/clb2phy_wr_dq12[3]
    BITSLICE_RX_TX_X0Y77 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      3.332     3.332 f  
    AD5                                               0.000     3.332 f  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11416, routed)       0.753     5.730    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     5.017 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.097     5.114    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.220 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.295 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT6[26])
                                                      0.125     5.420 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.018     5.438    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT6[26]
    BITSLICE_RX_TX_X0Y77 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.522     4.916    
                         clock uncertainty           -0.157     4.759    
    BITSLICE_RX_TX_X0Y77 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.025     4.734    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          4.734    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][133]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.081ns (4.945%)  route 1.557ns (95.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 5.443 - 3.332 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      1.060ns (routing 0.171ns, distribution 0.889ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.060     2.130    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]
    SLICE_X33Y89         FDSE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.211 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][133]/Q
                         net (fo=1, routed)           1.557     3.768    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[5]
    BITSLICE_RX_TX_X0Y98 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      3.332     3.332 f  
    AD5                                               0.000     3.332 f  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11416, routed)       0.753     5.730    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     5.017 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.105     5.122    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.228 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT1[26])
                                                      0.125     5.428 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.015     5.443    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X0Y98 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.522     4.921    
                         clock uncertainty           -0.157     4.764    
    BITSLICE_RX_TX_X0Y98 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.038     4.726    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          4.726    
                         arrival time                          -3.768    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (pll_clk_DIV rise@3.332ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.076ns (5.036%)  route 1.433ns (94.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 5.328 - 3.332 ) 
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      1.083ns (routing 0.171ns, distribution 0.912ns)
  Clock Net Delay (Destination): 0.103ns (routing 0.089ns, distribution 0.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.083     2.153    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[6][9]_0
    SLICE_X29Y62         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.229 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, routed)           1.433     3.662    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL                             r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      3.332     3.332 f  
    AD5                                               0.000     3.332 f  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     3.736 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.776    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.776 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.109    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.739 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     4.953    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.977 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11416, routed)       0.753     5.730    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     5.017 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X1Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.103     5.120    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.126     5.246 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.082     5.328 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.522     4.806    
                         clock uncertainty           -0.157     4.649    
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                     -0.027     4.622    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          4.622    
                         arrival time                          -3.662    
  -------------------------------------------------------------------
                         slack                                  0.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.058ns (19.016%)  route 0.247ns (80.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      0.904ns (routing 0.155ns, distribution 0.749ns)
  Clock Net Delay (Destination): 0.043ns (routing 0.043ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       0.904     2.549    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/wosp_reg[2]_18
    SLICE_X24Y75         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y75         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.607 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/Q
                         net (fo=1, routed)           0.247     2.854    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[0]
    BITSLICE_RX_TX_X0Y65 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11416, routed)       0.858     1.928    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     0.787 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.143     0.930    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     1.107 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     1.216 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.162     1.378 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.043     1.421    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y65 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.522     1.943    
                         clock uncertainty            0.157     2.100    
    BITSLICE_RX_TX_X0Y65 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.076     2.176    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.060ns (19.169%)  route 0.253ns (80.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      0.890ns (routing 0.155ns, distribution 0.735ns)
  Clock Net Delay (Destination): 0.021ns (routing 0.021ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       0.890     2.535    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X23Y79         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.595 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.253     2.848    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y68 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11416, routed)       0.858     1.928    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     0.787 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.143     0.930    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     1.107 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     1.216 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.187     1.403 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.021     1.424    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y68 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.522     1.946    
                         clock uncertainty            0.157     2.103    
    BITSLICE_RX_TX_X0Y68 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.052     2.155    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.059ns (21.455%)  route 0.216ns (78.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      0.892ns (routing 0.155ns, distribution 0.737ns)
  Clock Net Delay (Destination): 0.138ns (routing 0.115ns, distribution 0.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       0.892     2.537    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rsMask_reg[7][12]_0
    SLICE_X26Y86         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.596 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[1].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, routed)           0.216     2.812    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL                             r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      0.000     0.000 f  
    AD5                                               0.000     0.000 f  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11416, routed)       0.858     1.928    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     0.787 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X1Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.138     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     1.087 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     1.205 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.522     1.727    
                         clock uncertainty            0.157     1.884    
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.227     2.111    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.060ns (19.169%)  route 0.253ns (80.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      0.904ns (routing 0.155ns, distribution 0.749ns)
  Clock Net Delay (Destination): 0.021ns (routing 0.021ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       0.904     2.549    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X23Y64         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.609 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.253     2.862    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y55 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      0.000     0.000 f  
    AD5                                               0.000     0.000 f  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11416, routed)       0.858     1.928    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     0.787 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.147     0.934    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     1.111 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     1.220 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.187     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.021     1.428    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y55 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.522     1.950    
                         clock uncertainty            0.157     2.107    
    BITSLICE_RX_TX_X0Y55 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.052     2.159    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.058ns (18.530%)  route 0.255ns (81.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      0.910ns (routing 0.155ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.018ns (routing 0.018ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       0.910     2.555    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[13]_2
    SLICE_X24Y63         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y63         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.613 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           0.255     2.868    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X0Y54 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      0.000     0.000 f  
    AD5                                               0.000     0.000 f  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11416, routed)       0.858     1.928    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     0.787 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.147     0.934    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     1.111 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     1.220 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.187     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.018     1.425    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y54 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.522     1.947    
                         clock uncertainty            0.157     2.104    
    BITSLICE_RX_TX_X0Y54 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.054     2.158    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.058ns (18.413%)  route 0.257ns (81.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.399ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      0.903ns (routing 0.155ns, distribution 0.748ns)
  Clock Net Delay (Destination): 0.024ns (routing 0.024ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       0.903     2.548    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X23Y74         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y74         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.606 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           0.257     2.863    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X0Y63 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      0.000     0.000 f  
    AD5                                               0.000     0.000 f  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11416, routed)       0.858     1.928    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     0.787 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.146     0.933    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     1.084 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     1.193 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.182     1.375 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.024     1.399    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y63 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.522     1.921    
                         clock uncertainty            0.157     2.078    
    BITSLICE_RX_TX_X0Y63 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.064     2.142    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.059ns (18.323%)  route 0.263ns (81.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.399ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      0.891ns (routing 0.155ns, distribution 0.736ns)
  Clock Net Delay (Destination): 0.024ns (routing 0.024ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       0.891     2.536    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X23Y72         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y72         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.595 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.263     2.858    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y63 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      0.000     0.000 f  
    AD5                                               0.000     0.000 f  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11416, routed)       0.858     1.928    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     0.787 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.146     0.933    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     1.084 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     1.193 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.182     1.375 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.024     1.399    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y63 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.522     1.921    
                         clock uncertainty            0.157     2.078    
    BITSLICE_RX_TX_X0Y63 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.050     2.128    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.058ns (18.239%)  route 0.260ns (81.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.395ns
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      0.907ns (routing 0.155ns, distribution 0.752ns)
  Clock Net Delay (Destination): 0.022ns (routing 0.022ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       0.907     2.552    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[13]_2
    SLICE_X24Y72         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y72         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.610 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           0.260     2.870    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X0Y62 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      0.000     0.000 f  
    AD5                                               0.000     0.000 f  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11416, routed)       0.858     1.928    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     0.787 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.146     0.933    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     1.084 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     1.193 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.180     1.373 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.022     1.395    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y62 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.522     1.917    
                         clock uncertainty            0.157     2.074    
    BITSLICE_RX_TX_X0Y62 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.058     2.132    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.870    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.059ns (17.560%)  route 0.277ns (82.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.395ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      0.903ns (routing 0.155ns, distribution 0.748ns)
  Clock Net Delay (Destination): 0.022ns (routing 0.022ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       0.903     2.548    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[13]_2
    SLICE_X23Y71         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y71         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.607 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           0.277     2.884    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X0Y62 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      0.000     0.000 f  
    AD5                                               0.000     0.000 f  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11416, routed)       0.858     1.928    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     0.787 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.146     0.933    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     1.084 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     1.193 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.180     1.373 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.022     1.395    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y62 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.522     1.917    
                         clock uncertainty            0.157     2.074    
    BITSLICE_RX_TX_X0Y62 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.071     2.145    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk_DIV  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             pll_clk_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.058ns (15.550%)  route 0.315ns (84.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.522ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.109ns
  Clock Net Delay (Source):      0.910ns (routing 0.155ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.024ns (routing 0.024ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.444    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.444 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.777    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.407 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.621    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.645 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       0.910     2.555    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]_0
    SLICE_X24Y64         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y64         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.613 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           0.315     2.928    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X0Y57 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_DIV rise edge)
                                                      0.000     0.000 f  
    AD5                                               0.000     0.000 f  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.798 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.042    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.070 f  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=11416, routed)       0.858     1.928    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     0.787 f  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.147     0.934    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk0
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     1.111 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     1.220 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.192     1.412 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X1Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.024     1.436    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y57 RXTX_BITSLICE                                r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.522     1.958    
                         clock uncertainty            0.157     2.115    
    BITSLICE_RX_TX_X0Y57 RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.073     2.188    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.741    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       11.676ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.676ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.349ns  (logic 0.078ns (22.350%)  route 0.271ns (77.650%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
    SLICE_X29Y60         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/Q
                         net (fo=1, routed)           0.271     0.349    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[1]
    SLICE_X29Y60         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X29Y60         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    12.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                 11.676    

Slack (MET) :             11.676ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.349ns  (logic 0.078ns (22.350%)  route 0.271ns (77.650%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
    SLICE_X31Y61         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/Q
                         net (fo=1, routed)           0.271     0.349    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[2]
    SLICE_X31Y61         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X31Y61         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    12.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                 11.676    

Slack (MET) :             11.676ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.349ns  (logic 0.078ns (22.350%)  route 0.271ns (77.650%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
    SLICE_X29Y61         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/Q
                         net (fo=1, routed)           0.271     0.349    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[3]
    SLICE_X29Y61         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X29Y61         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    12.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                 11.676    

Slack (MET) :             11.697ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.328ns  (logic 0.079ns (24.085%)  route 0.249ns (75.915%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
    SLICE_X29Y60         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/Q
                         net (fo=1, routed)           0.249     0.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[4]
    SLICE_X29Y60         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X29Y60         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    12.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                 11.697    

Slack (MET) :             11.697ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.328ns  (logic 0.079ns (24.085%)  route 0.249ns (75.915%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y61                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
    SLICE_X29Y61         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/Q
                         net (fo=1, routed)           0.249     0.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[8]
    SLICE_X29Y61         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X29Y61         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    12.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                 11.697    

Slack (MET) :             11.714ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.311ns  (logic 0.081ns (26.045%)  route 0.230ns (73.955%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
    SLICE_X30Y60         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/Q
                         net (fo=1, routed)           0.230     0.311    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[5]
    SLICE_X30Y60         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X30Y60         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    12.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                 11.714    

Slack (MET) :             11.720ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.305ns  (logic 0.079ns (25.902%)  route 0.226ns (74.098%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
    SLICE_X31Y61         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/Q
                         net (fo=1, routed)           0.226     0.305    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[7]
    SLICE_X31Y60         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X31Y60         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    12.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                 11.720    

Slack (MET) :             11.724ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.301ns  (logic 0.080ns (26.578%)  route 0.221ns (73.422%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
    SLICE_X30Y60         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/Q
                         net (fo=1, routed)           0.221     0.301    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[0]
    SLICE_X30Y60         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X30Y60         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    12.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                 11.724    

Slack (MET) :             11.733ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.292ns  (logic 0.078ns (26.712%)  route 0.214ns (73.288%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
    SLICE_X31Y62         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/Q
                         net (fo=2, routed)           0.214     0.292    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/D[0]
    SLICE_X30Y61         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X30Y61         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    12.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                 11.733    

Slack (MET) :             11.776ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.249ns  (logic 0.079ns (31.727%)  route 0.170ns (68.273%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
    SLICE_X31Y61         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/Q
                         net (fo=1, routed)           0.170     0.249    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[6]
    SLICE_X31Y60         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X31Y60         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    12.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                 11.776    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       49.604ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.604ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.421ns  (logic 0.080ns (19.002%)  route 0.341ns (80.998%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X30Y56         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.341     0.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X30Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X30Y56         FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                 49.604    

Slack (MET) :             49.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.386ns  (logic 0.078ns (20.207%)  route 0.308ns (79.793%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X35Y50         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.308     0.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X35Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X35Y50         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                 49.639    

Slack (MET) :             49.650ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.375ns  (logic 0.079ns (21.067%)  route 0.296ns (78.933%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X30Y55         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.296     0.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X30Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X30Y55         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                 49.650    

Slack (MET) :             49.660ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.365ns  (logic 0.076ns (20.822%)  route 0.289ns (79.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X29Y56         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.289     0.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X29Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X29Y56         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                 49.660    

Slack (MET) :             49.681ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.344ns  (logic 0.076ns (22.093%)  route 0.268ns (77.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X29Y56         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.268     0.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X29Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X29Y56         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                 49.681    

Slack (MET) :             49.711ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.314ns  (logic 0.078ns (24.841%)  route 0.236ns (75.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X34Y51         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.236     0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X35Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X35Y51         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 49.711    

Slack (MET) :             49.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.285ns  (logic 0.078ns (27.368%)  route 0.207ns (72.632%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X35Y50         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.207     0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X35Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X35Y50         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                 49.740    

Slack (MET) :             49.774ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.251ns  (logic 0.079ns (31.474%)  route 0.172ns (68.526%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X34Y51         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.172     0.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X35Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X35Y51         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                 49.774    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        2.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (mmcm_clkout6 rise@6.664ns - mmcm_clkout0 rise@3.332ns)
  Data Path Delay:        0.948ns  (logic 0.078ns (8.228%)  route 0.870ns (91.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 9.232 - 6.664 ) 
    Source Clock Delay      (SCD):    2.152ns = ( 5.484 - 3.332 ) 
    Clock Pessimism Removal (CPR):    -0.610ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.082ns (routing 0.171ns, distribution 0.911ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.155ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      3.332     3.332 r  
    AD5                                               0.000     3.332 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     3.332    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     3.823 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.873    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.873 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     4.257    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     4.130 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     4.374    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.402 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       1.082     5.484    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]
    SLICE_X37Y68         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     5.562 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, routed)           0.870     6.432    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts
    SLICE_X40Y80         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.664     6.664 r  
    AD5                                               0.000     6.664 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     6.664    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     7.068 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.108    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.108 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     7.441    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.071 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     8.297    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.321 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.911     9.232    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X40Y80         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism             -0.610     8.623    
                         clock uncertainty           -0.176     8.446    
    SLICE_X40Y80         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     8.471    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -6.432    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[30].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.684ns  (logic 0.079ns (11.550%)  route 0.605ns (88.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[30]/C
    SLICE_X48Y83         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[30]/Q
                         net (fo=1, routed)           0.605     0.684    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[30]
    SLICE_X49Y84         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[30].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X49Y84         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[30].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[12].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.558ns  (logic 0.079ns (14.158%)  route 0.479ns (85.842%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[12]/C
    SLICE_X36Y78         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[12]/Q
                         net (fo=1, routed)           0.479     0.558    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[12]
    SLICE_X31Y80         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[12].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X31Y80         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[12].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.558    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.517ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.508ns  (logic 0.078ns (15.354%)  route 0.430ns (84.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[8]/C
    SLICE_X37Y85         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[8]/Q
                         net (fo=1, routed)           0.430     0.508    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[8]
    SLICE_X32Y89         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X32Y89         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     5.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  4.517    

Slack (MET) :             4.529ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[11].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.496ns  (logic 0.079ns (15.927%)  route 0.417ns (84.073%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[11]/C
    SLICE_X36Y79         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[11]/Q
                         net (fo=1, routed)           0.417     0.496    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[11]
    SLICE_X32Y82         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[11].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X32Y82         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[11].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  4.529    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[15].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.463ns  (logic 0.079ns (17.063%)  route 0.384ns (82.937%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[15]/C
    SLICE_X35Y82         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[15]/Q
                         net (fo=1, routed)           0.384     0.463    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[15]
    SLICE_X31Y82         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[15].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X31Y82         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[15].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_ready_lvl_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_ready_lvl_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.440ns  (logic 0.081ns (18.409%)  route 0.359ns (81.591%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_ready_lvl_reg/C
    SLICE_X46Y89         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_ready_lvl_reg/Q
                         net (fo=2, routed)           0.359     0.440    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_ready_lvl_sync/D[0]
    SLICE_X46Y89         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_ready_lvl_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X46Y89         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     5.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_ready_lvl_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.433ns  (logic 0.078ns (18.014%)  route 0.355ns (81.986%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[14]/C
    SLICE_X35Y84         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[14]/Q
                         net (fo=1, routed)           0.355     0.433    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[14]
    SLICE_X31Y86         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X31Y86         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     5.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[14].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.432ns  (logic 0.079ns (18.287%)  route 0.353ns (81.713%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/C
    SLICE_X44Y86         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[31]/Q
                         net (fo=1, routed)           0.353     0.432    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[31]
    SLICE_X44Y86         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X44Y86         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     5.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[17].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.428ns  (logic 0.080ns (18.692%)  route 0.348ns (81.308%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80                                      0.000     0.000 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[17]/C
    SLICE_X42Y80         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[17]/Q
                         net (fo=1, routed)           0.348     0.428    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[17]
    SLICE_X44Y80         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[17].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X44Y80         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[17].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  4.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.332ns period=6.664ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.039ns (8.478%)  route 0.421ns (91.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.399ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.603ns (routing 0.096ns, distribution 0.507ns)
  Clock Net Delay (Destination): 0.674ns (routing 0.108ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.874    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.891 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=11416, routed)       0.603     1.494    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]
    SLICE_X37Y68         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.533 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, routed)           0.421     1.954    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts
    SLICE_X40Y80         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.176     0.507    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.526 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X1Y1 (CLOCK_ROOT)    net (fo=1571, routed)        0.674     1.200    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X40Y80         FDRE                                         r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism              0.399     1.598    
                         clock uncertainty            0.176     1.775    
    SLICE_X40Y80         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.822    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
From Clock:  RGMII_RX_CLK_VIRT
  To Clock:  RGMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 ETH1_RXD[3]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 1.008ns (43.411%)  route 1.314ns (56.589%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.776ns = ( 3.776 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.073ns (routing 0.376ns, distribution 0.697ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    K12                                               0.000     0.500 r  ETH1_RXD[3] (IN)
                         net (fo=0)                   0.000     0.500    ETH1_RXD_IBUF[3]_inst/I
    K12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.008     1.508 r  ETH1_RXD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.508    ETH1_RXD_IBUF[3]_inst/OUT
    K12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.508 r  ETH1_RXD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.314     2.822    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y146         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.073     3.776    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/CLK
    SLICE_X9Y146         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d1_reg/C
                         clock pessimism              0.000     3.776    
                         clock uncertainty           -0.025     3.751    
    SLICE_X9Y146         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     3.776    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d1_reg
  -------------------------------------------------------------------
                         required time                          3.776    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 ETH1_RXD[2]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 1.019ns (43.944%)  route 1.300ns (56.056%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns = ( 3.777 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.074ns (routing 0.376ns, distribution 0.698ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    K13                                               0.000     0.500 r  ETH1_RXD[2] (IN)
                         net (fo=0)                   0.000     0.500    ETH1_RXD_IBUF[2]_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.519 r  ETH1_RXD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.519    ETH1_RXD_IBUF[2]_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.519 r  ETH1_RXD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.300     2.819    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y145         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.074     3.777    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/CLK
    SLICE_X9Y145         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d1_reg/C
                         clock pessimism              0.000     3.777    
                         clock uncertainty           -0.025     3.752    
    SLICE_X9Y145         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     3.777    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d1_reg
  -------------------------------------------------------------------
                         required time                          3.777    
                         arrival time                          -2.819    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 ETH1_RXD[0]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 1.011ns (44.304%)  route 1.271ns (55.696%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 3.781 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.078ns (routing 0.376ns, distribution 0.702ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    J11                                               0.000     0.500 r  ETH1_RXD[0] (IN)
                         net (fo=0)                   0.000     0.500    ETH1_RXD_IBUF[0]_inst/I
    J11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.011     1.511 r  ETH1_RXD_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.511    ETH1_RXD_IBUF[0]_inst/OUT
    J11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.511 r  ETH1_RXD_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.271     2.782    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y142         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.078     3.781    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CLK
    SLICE_X9Y142         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d1_reg/C
                         clock pessimism              0.000     3.781    
                         clock uncertainty           -0.025     3.756    
    SLICE_X9Y142         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     3.781    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d1_reg
  -------------------------------------------------------------------
                         required time                          3.781    
                         arrival time                          -2.782    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 ETH1_RXD[0]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d2_reg/D
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        2.228ns  (logic 1.011ns (45.378%)  route 1.217ns (54.622%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 7.783 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.080ns (routing 0.376ns, distribution 0.704ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                  0.500     4.500    
    J11                                               0.000     4.500 r  ETH1_RXD[0] (IN)
                         net (fo=0)                   0.000     4.500    ETH1_RXD_IBUF[0]_inst/I
    J11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.011     5.511 r  ETH1_RXD_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.511    ETH1_RXD_IBUF[0]_inst/OUT
    J11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     5.511 r  ETH1_RXD_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.217     6.728    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y142         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     6.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     6.703 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.080     7.783    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CLK
    SLICE_X9Y142         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d2_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.783    
                         clock uncertainty           -0.025     7.758    
    SLICE_X9Y142         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.783    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d2_reg
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -6.728    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 ETH1_RXD[1]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 1.020ns (45.804%)  route 1.207ns (54.196%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.799ns = ( 3.799 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.096ns (routing 0.376ns, distribution 0.720ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    J10                                               0.000     0.500 r  ETH1_RXD[1] (IN)
                         net (fo=0)                   0.000     0.500    ETH1_RXD_IBUF[1]_inst/I
    J10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.020     1.520 r  ETH1_RXD_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.520    ETH1_RXD_IBUF[1]_inst/OUT
    J10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.520 r  ETH1_RXD_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.207     2.727    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X10Y129        FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.096     3.799    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/CLK
    SLICE_X10Y129        FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d1_reg/C
                         clock pessimism              0.000     3.799    
                         clock uncertainty           -0.025     3.774    
    SLICE_X10Y129        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     3.799    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d1_reg
  -------------------------------------------------------------------
                         required time                          3.799    
                         arrival time                          -2.727    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 ETH1_RXD[3]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d2_reg/D
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        2.197ns  (logic 1.008ns (45.881%)  route 1.189ns (54.119%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 7.778 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.075ns (routing 0.376ns, distribution 0.699ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                  0.500     4.500    
    K12                                               0.000     4.500 r  ETH1_RXD[3] (IN)
                         net (fo=0)                   0.000     4.500    ETH1_RXD_IBUF[3]_inst/I
    K12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.008     5.508 r  ETH1_RXD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.508    ETH1_RXD_IBUF[3]_inst/OUT
    K12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     5.508 r  ETH1_RXD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.189     6.697    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y146         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     6.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     6.703 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.075     7.778    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/CLK
    SLICE_X9Y146         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d2_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.778    
                         clock uncertainty           -0.025     7.753    
    SLICE_X9Y146         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.778    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d2_reg
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 ETH1_RXCTL
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_rxctl/d2_reg/D
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        2.200ns  (logic 1.018ns (46.263%)  route 1.182ns (53.737%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 7.784 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.081ns (routing 0.376ns, distribution 0.705ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                  0.500     4.500    
    F10                                               0.000     4.500 r  ETH1_RXCTL (IN)
                         net (fo=0)                   0.000     4.500    ETH1_RXCTL_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.018     5.518 r  ETH1_RXCTL_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.518    ETH1_RXCTL_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     5.518 r  ETH1_RXCTL_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.182     6.700    i_gmii2rgmii/i_rgmii_rxctl/RGMII_rxctl
    SLICE_X9Y158         FDRE                                         r  i_gmii2rgmii/i_rgmii_rxctl/d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     6.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     6.703 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.081     7.784    i_gmii2rgmii/i_rgmii_rxctl/CLK
    SLICE_X9Y158         FDRE                                         r  i_gmii2rgmii/i_rgmii_rxctl/d2_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.784    
                         clock uncertainty           -0.025     7.759    
    SLICE_X9Y158         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.784    i_gmii2rgmii/i_rgmii_rxctl/d2_reg
  -------------------------------------------------------------------
                         required time                          7.784    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 ETH1_RXD[2]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d2_reg/D
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        2.194ns  (logic 1.019ns (46.448%)  route 1.175ns (53.552%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 7.779 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.076ns (routing 0.376ns, distribution 0.700ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                  0.500     4.500    
    K13                                               0.000     4.500 r  ETH1_RXD[2] (IN)
                         net (fo=0)                   0.000     4.500    ETH1_RXD_IBUF[2]_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     5.519 r  ETH1_RXD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.519    ETH1_RXD_IBUF[2]_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     5.519 r  ETH1_RXD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.175     6.694    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y145         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     6.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     6.703 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.076     7.779    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/CLK
    SLICE_X9Y145         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d2_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.779    
                         clock uncertainty           -0.025     7.754    
    SLICE_X9Y145         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.779    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d2_reg
  -------------------------------------------------------------------
                         required time                          7.779    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 ETH1_RXD[1]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d2_reg/D
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        2.191ns  (logic 1.020ns (46.556%)  route 1.171ns (53.444%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.798ns = ( 7.798 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.095ns (routing 0.376ns, distribution 0.719ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                  0.500     4.500    
    J10                                               0.000     4.500 r  ETH1_RXD[1] (IN)
                         net (fo=0)                   0.000     4.500    ETH1_RXD_IBUF[1]_inst/I
    J10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.020     5.520 r  ETH1_RXD_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.520    ETH1_RXD_IBUF[1]_inst/OUT
    J10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     5.520 r  ETH1_RXD_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.171     6.691    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X10Y129        FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     6.510 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     6.510 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     6.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     6.703 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.095     7.798    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/CLK
    SLICE_X10Y129        FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d2_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.798    
                         clock uncertainty           -0.025     7.773    
    SLICE_X10Y129        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     7.798    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d2_reg
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 ETH1_RXCTL
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_rxctl/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 1.018ns (46.903%)  route 1.152ns (53.097%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns = ( 3.782 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.079ns (routing 0.376ns, distribution 0.703ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.500     0.500    
    F10                                               0.000     0.500 r  ETH1_RXCTL (IN)
                         net (fo=0)                   0.000     0.500    ETH1_RXCTL_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.018     1.518 r  ETH1_RXCTL_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.518    ETH1_RXCTL_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.518 r  ETH1_RXCTL_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.152     2.670    i_gmii2rgmii/i_rgmii_rxctl/RGMII_rxctl
    SLICE_X9Y158         FDRE                                         r  i_gmii2rgmii/i_rgmii_rxctl/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510     2.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     2.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.079     3.782    i_gmii2rgmii/i_rgmii_rxctl/CLK
    SLICE_X9Y158         FDRE                                         r  i_gmii2rgmii/i_rgmii_rxctl/d1_reg/C
                         clock pessimism              0.000     3.782    
                         clock uncertainty           -0.025     3.757    
    SLICE_X9Y158         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     3.782    i_gmii2rgmii/i_rgmii_rxctl/d1_reg
  -------------------------------------------------------------------
                         required time                          3.782    
                         arrival time                          -2.670    
  -------------------------------------------------------------------
                         slack                                  1.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ETH1_RXD[1]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d2_reg/D
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT rise@8.000ns)
  Data Path Delay:        1.249ns  (logic 0.513ns (41.075%)  route 0.736ns (58.925%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns = ( 8.501 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.252ns (routing 0.412ns, distribution 0.840ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         input delay                 -0.500     7.500    
    J10                                               0.000     7.500 r  ETH1_RXD[1] (IN)
                         net (fo=0)                   0.000     7.500    ETH1_RXD_IBUF[1]_inst/I
    J10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.513     8.013 r  ETH1_RXD_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.013    ETH1_RXD_IBUF[1]_inst/OUT
    J10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     8.013 r  ETH1_RXD_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.736     8.749    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X10Y129        FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     7.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     7.249 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.252     8.501    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/CLK
    SLICE_X10Y129        FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d2_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     8.501    
                         clock uncertainty            0.025     8.526    
    SLICE_X10Y129        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     8.586    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d2_reg
  -------------------------------------------------------------------
                         required time                         -8.586    
                         arrival time                           8.749    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ETH1_RXCTL
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_rxctl/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        1.258ns  (logic 0.511ns (40.601%)  route 0.747ns (59.399%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns = ( 4.487 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.238ns (routing 0.412ns, distribution 0.826ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -0.500     3.500    
    F10                                               0.000     3.500 r  ETH1_RXCTL (IN)
                         net (fo=0)                   0.000     3.500    ETH1_RXCTL_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.511     4.011 r  ETH1_RXCTL_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.011    ETH1_RXCTL_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     4.011 r  ETH1_RXCTL_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.747     4.758    i_gmii2rgmii/i_rgmii_rxctl/RGMII_rxctl
    SLICE_X9Y158         FDRE                                         r  i_gmii2rgmii/i_rgmii_rxctl/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.238     4.487    i_gmii2rgmii/i_rgmii_rxctl/CLK
    SLICE_X9Y158         FDRE                                         r  i_gmii2rgmii/i_rgmii_rxctl/d1_reg/C
                         clock pessimism              0.000     4.487    
                         clock uncertainty            0.025     4.512    
    SLICE_X9Y158         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     4.572    i_gmii2rgmii/i_rgmii_rxctl/d1_reg
  -------------------------------------------------------------------
                         required time                         -4.572    
                         arrival time                           4.758    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ETH1_RXCTL
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_rxctl/d2_reg/D
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT rise@8.000ns)
  Data Path Delay:        1.272ns  (logic 0.511ns (40.154%)  route 0.761ns (59.846%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns = ( 8.492 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.243ns (routing 0.412ns, distribution 0.831ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         input delay                 -0.500     7.500    
    F10                                               0.000     7.500 r  ETH1_RXCTL (IN)
                         net (fo=0)                   0.000     7.500    ETH1_RXCTL_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.511     8.011 r  ETH1_RXCTL_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.011    ETH1_RXCTL_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     8.011 r  ETH1_RXCTL_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.761     8.772    i_gmii2rgmii/i_rgmii_rxctl/RGMII_rxctl
    SLICE_X9Y158         FDRE                                         r  i_gmii2rgmii/i_rgmii_rxctl/d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     7.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     7.249 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.243     8.492    i_gmii2rgmii/i_rgmii_rxctl/CLK
    SLICE_X9Y158         FDRE                                         r  i_gmii2rgmii/i_rgmii_rxctl/d2_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     8.492    
                         clock uncertainty            0.025     8.517    
    SLICE_X9Y158         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     8.577    i_gmii2rgmii/i_rgmii_rxctl/d2_reg
  -------------------------------------------------------------------
                         required time                         -8.577    
                         arrival time                           8.772    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ETH1_RXD[3]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d2_reg/D
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT rise@8.000ns)
  Data Path Delay:        1.268ns  (logic 0.501ns (39.516%)  route 0.767ns (60.484%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns = ( 8.479 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.230ns (routing 0.412ns, distribution 0.818ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         input delay                 -0.500     7.500    
    K12                                               0.000     7.500 r  ETH1_RXD[3] (IN)
                         net (fo=0)                   0.000     7.500    ETH1_RXD_IBUF[3]_inst/I
    K12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.501     8.001 r  ETH1_RXD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.001    ETH1_RXD_IBUF[3]_inst/OUT
    K12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     8.001 r  ETH1_RXD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.767     8.768    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y146         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     7.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     7.249 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.230     8.479    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/CLK
    SLICE_X9Y146         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d2_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     8.479    
                         clock uncertainty            0.025     8.504    
    SLICE_X9Y146         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     8.564    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d2_reg
  -------------------------------------------------------------------
                         required time                         -8.564    
                         arrival time                           8.768    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ETH1_RXD[1]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        1.300ns  (logic 0.513ns (39.464%)  route 0.787ns (60.536%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns = ( 4.503 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.254ns (routing 0.412ns, distribution 0.842ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -0.500     3.500    
    J10                                               0.000     3.500 r  ETH1_RXD[1] (IN)
                         net (fo=0)                   0.000     3.500    ETH1_RXD_IBUF[1]_inst/I
    J10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.513     4.013 r  ETH1_RXD_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.013    ETH1_RXD_IBUF[1]_inst/OUT
    J10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     4.013 r  ETH1_RXD_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.787     4.800    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X10Y129        FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.254     4.503    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/CLK
    SLICE_X10Y129        FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d1_reg/C
                         clock pessimism              0.000     4.503    
                         clock uncertainty            0.025     4.528    
    SLICE_X10Y129        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     4.588    i_gmii2rgmii/rgmii_rxd_gen[1].i_rgmii_rxd/d1_reg
  -------------------------------------------------------------------
                         required time                         -4.588    
                         arrival time                           4.800    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ETH1_RXD[2]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d2_reg/D
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT rise@8.000ns)
  Data Path Delay:        1.284ns  (logic 0.512ns (39.880%)  route 0.772ns (60.120%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 8.481 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.232ns (routing 0.412ns, distribution 0.820ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         input delay                 -0.500     7.500    
    K13                                               0.000     7.500 r  ETH1_RXD[2] (IN)
                         net (fo=0)                   0.000     7.500    ETH1_RXD_IBUF[2]_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.512     8.012 r  ETH1_RXD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.012    ETH1_RXD_IBUF[2]_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.012 r  ETH1_RXD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.772     8.784    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y145         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     7.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     7.249 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.232     8.481    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/CLK
    SLICE_X9Y145         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d2_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     8.481    
                         clock uncertainty            0.025     8.506    
    SLICE_X9Y145         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     8.566    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d2_reg
  -------------------------------------------------------------------
                         required time                         -8.566    
                         arrival time                           8.784    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ETH1_RXD[0]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d2_reg/D
                            (falling edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK fall@6.000ns - RGMII_RX_CLK_VIRT rise@8.000ns)
  Data Path Delay:        1.302ns  (logic 0.504ns (38.714%)  route 0.798ns (61.286%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns = ( 8.485 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.236ns (routing 0.412ns, distribution 0.824ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         input delay                 -0.500     7.500    
    J11                                               0.000     7.500 r  ETH1_RXD[0] (IN)
                         net (fo=0)                   0.000     7.500    ETH1_RXD_IBUF[0]_inst/I
    J11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.504     8.004 r  ETH1_RXD_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.004    ETH1_RXD_IBUF[0]_inst/OUT
    J11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.004 r  ETH1_RXD_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.798     8.802    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y142         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK fall edge)
                                                      6.000     6.000 f  
    G11                                               0.000     6.000 f  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     6.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     7.017 f  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.017 f  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     7.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     7.249 f  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.236     8.485    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CLK
    SLICE_X9Y142         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d2_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     8.485    
                         clock uncertainty            0.025     8.510    
    SLICE_X9Y142         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     8.570    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d2_reg
  -------------------------------------------------------------------
                         required time                         -8.570    
                         arrival time                           8.802    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 ETH1_RXD[0]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        1.349ns  (logic 0.504ns (37.365%)  route 0.845ns (62.635%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns = ( 4.480 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.231ns (routing 0.412ns, distribution 0.819ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -0.500     3.500    
    J11                                               0.000     3.500 r  ETH1_RXD[0] (IN)
                         net (fo=0)                   0.000     3.500    ETH1_RXD_IBUF[0]_inst/I
    J11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.504     4.004 r  ETH1_RXD_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.004    ETH1_RXD_IBUF[0]_inst/OUT
    J11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.004 r  ETH1_RXD_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.845     4.849    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y142         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.231     4.480    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/CLK
    SLICE_X9Y142         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d1_reg/C
                         clock pessimism              0.000     4.480    
                         clock uncertainty            0.025     4.505    
    SLICE_X9Y142         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     4.565    i_gmii2rgmii/rgmii_rxd_gen[0].i_rgmii_rxd/d1_reg
  -------------------------------------------------------------------
                         required time                         -4.565    
                         arrival time                           4.849    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 ETH1_RXD[3]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        1.346ns  (logic 0.501ns (37.226%)  route 0.845ns (62.774%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 4.474 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.225ns (routing 0.412ns, distribution 0.813ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -0.500     3.500    
    K12                                               0.000     3.500 r  ETH1_RXD[3] (IN)
                         net (fo=0)                   0.000     3.500    ETH1_RXD_IBUF[3]_inst/I
    K12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.501     4.001 r  ETH1_RXD_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.001    ETH1_RXD_IBUF[3]_inst/OUT
    K12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     4.001 r  ETH1_RXD_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.845     4.846    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y146         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.225     4.474    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/CLK
    SLICE_X9Y146         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d1_reg/C
                         clock pessimism              0.000     4.474    
                         clock uncertainty            0.025     4.499    
    SLICE_X9Y146         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     4.559    i_gmii2rgmii/rgmii_rxd_gen[3].i_rgmii_rxd/d1_reg
  -------------------------------------------------------------------
                         required time                         -4.559    
                         arrival time                           4.846    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ETH1_RXD[2]
                            (input port clocked by RGMII_RX_CLK_VIRT  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             RGMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK_VIRT fall@4.000ns)
  Data Path Delay:        1.362ns  (logic 0.512ns (37.596%)  route 0.850ns (62.404%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 4.476 - 2.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.227ns (routing 0.412ns, distribution 0.815ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK_VIRT fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -0.500     3.500    
    K13                                               0.000     3.500 r  ETH1_RXD[2] (IN)
                         net (fo=0)                   0.000     3.500    ETH1_RXD_IBUF[2]_inst/I
    K13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.512     4.012 r  ETH1_RXD_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.012    ETH1_RXD_IBUF[2]_inst/OUT
    K13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.012 r  ETH1_RXD_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.850     4.862    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/RGMII_rxd[0]
    SLICE_X9Y145         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.227     4.476    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/CLK
    SLICE_X9Y145         FDRE                                         r  i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d1_reg/C
                         clock pessimism              0.000     4.476    
                         clock uncertainty            0.025     4.501    
    SLICE_X9Y145         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     4.561    i_gmii2rgmii/rgmii_rxd_gen[2].i_rgmii_rxd/d1_reg
  -------------------------------------------------------------------
                         required time                         -4.561    
                         arrival time                           4.862    
  -------------------------------------------------------------------
                         slack                                  0.301    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Mercury_XU5_clk_wiz_0_0
  To Clock:  clk_out1_Mercury_XU5_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.784ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 2.862ns (77.899%)  route 0.812ns (22.101%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 12.554 - 8.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.819ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.537    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.109 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.590     8.699    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X5Y212         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     8.844 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2/O
                         net (fo=1, routed)           0.150     8.994    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2_n_0
    SLICE_X5Y211         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     9.139 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1/O
                         net (fo=1, routed)           0.072     9.211    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1_n_0
    SLICE_X5Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.568    12.554    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/C
                         clock pessimism             -0.495    12.059    
                         clock uncertainty           -0.209    11.850    
    SLICE_X5Y211         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.875    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]
  -------------------------------------------------------------------
                         required time                         11.875    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  2.664    

Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 2.819ns (77.064%)  route 0.839ns (22.936%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 12.554 - 8.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.819ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.537    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.109 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.590     8.699    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X5Y212         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159     8.858 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3/O
                         net (fo=1, routed)           0.183     9.041    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3_n_0
    SLICE_X5Y211         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     9.129 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1/O
                         net (fo=1, routed)           0.066     9.195    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1_n_0
    SLICE_X5Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.568    12.554    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/C
                         clock pessimism             -0.495    12.059    
                         clock uncertainty           -0.209    11.850    
    SLICE_X5Y211         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.875    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]
  -------------------------------------------------------------------
                         required time                         11.875    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  2.680    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 2.705ns (79.163%)  route 0.712ns (20.837%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.544ns = ( 12.544 - 8.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.819ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.537    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[5])
                                                      2.542     8.079 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[5]
                         net (fo=1, routed)           0.689     8.768    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[5]
    SLICE_X4Y210         LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.163     8.931 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1/O
                         net (fo=1, routed)           0.023     8.954    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1_n_0
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.558    12.544    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/C
                         clock pessimism             -0.495    12.049    
                         clock uncertainty           -0.209    11.840    
    SLICE_X4Y210         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    11.865    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]
  -------------------------------------------------------------------
                         required time                         11.865    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 2.679ns (79.543%)  route 0.689ns (20.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 12.545 - 8.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.819ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.537    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      2.582     8.119 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.659     8.778    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X4Y210         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     8.875 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1/O
                         net (fo=1, routed)           0.030     8.905    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1_n_0
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.559    12.545    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/C
                         clock pessimism             -0.495    12.050    
                         clock uncertainty           -0.209    11.841    
    SLICE_X4Y210         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    11.866    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.866    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  2.961    

Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 2.722ns (81.205%)  route 0.630ns (18.795%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 12.546 - 8.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.819ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.537    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      2.577     8.114 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.564     8.678    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X4Y211         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     8.823 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1/O
                         net (fo=1, routed)           0.066     8.889    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1_n_0
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.560    12.546    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/C
                         clock pessimism             -0.495    12.051    
                         clock uncertainty           -0.209    11.842    
    SLICE_X4Y211         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.867    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]
  -------------------------------------------------------------------
                         required time                         11.867    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 2.705ns (81.280%)  route 0.623ns (18.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.544ns = ( 12.544 - 8.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.819ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.537    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      2.582     8.119 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.564     8.683    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X4Y210         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     8.806 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1/O
                         net (fo=1, routed)           0.059     8.865    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1_n_0
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.558    12.544    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/C
                         clock pessimism             -0.495    12.049    
                         clock uncertainty           -0.209    11.840    
    SLICE_X4Y210         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    11.865    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]
  -------------------------------------------------------------------
                         required time                         11.865    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  3.000    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 2.602ns (78.515%)  route 0.712ns (21.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.544ns = ( 12.544 - 8.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.819ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.537    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      2.450     7.987 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[0]
                         net (fo=2, routed)           0.654     8.641    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[0]
    SLICE_X4Y210         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     8.793 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[0]_i_1/O
                         net (fo=1, routed)           0.058     8.851    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[0]_i_1_n_0
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.558    12.544    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/C
                         clock pessimism             -0.495    12.049    
                         clock uncertainty           -0.209    11.840    
    SLICE_X4Y210         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.865    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]
  -------------------------------------------------------------------
                         required time                         11.865    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.022ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 2.660ns (80.411%)  route 0.648ns (19.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 12.546 - 8.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.819ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.537    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.109 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.576     8.685    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X5Y212         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     8.773 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_i_1/O
                         net (fo=1, routed)           0.072     8.845    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.560    12.546    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/C
                         clock pessimism             -0.495    12.051    
                         clock uncertainty           -0.209    11.842    
    SLICE_X5Y212         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.867    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg
  -------------------------------------------------------------------
                         required time                         11.867    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  3.022    

Slack (MET) :             3.038ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 2.673ns (81.222%)  route 0.618ns (18.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 12.545 - 8.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.819ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.537    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      2.577     8.114 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.600     8.714    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X4Y211         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     8.810 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2/O
                         net (fo=1, routed)           0.018     8.828    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2_n_0
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.559    12.545    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/C
                         clock pessimism             -0.495    12.050    
                         clock uncertainty           -0.209    11.841    
    SLICE_X4Y211         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    11.866    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.866    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  3.038    

Slack (MET) :             3.067ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 2.542ns (77.904%)  route 0.721ns (22.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 12.546 - 8.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.819ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.537    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[2])
                                                      2.491     8.028 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[2]
                         net (fo=2, routed)           0.649     8.677    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[2]
    SLICE_X4Y211         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.728 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[2]_i_1/O
                         net (fo=1, routed)           0.072     8.800    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[2]_i_1_n_0
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.560    12.546    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]/C
                         clock pessimism             -0.495    12.051    
                         clock uncertainty           -0.209    11.842    
    SLICE_X4Y211         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.867    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]
  -------------------------------------------------------------------
                         required time                         11.867    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  3.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.784ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 1.207ns (80.790%)  route 0.287ns (19.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.552ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.365    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[4])
                                                      1.186     4.551 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[4]
                         net (fo=1, routed)           0.281     4.832    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[4]
    SLICE_X4Y210         LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.021     4.853 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1/O
                         net (fo=1, routed)           0.006     4.859    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1_n_0
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.103     2.468    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/C
                         clock pessimism              0.351     2.819    
                         clock uncertainty            0.209     3.028    
    SLICE_X4Y210         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.075    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           4.859    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.815ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 1.216ns (79.529%)  route 0.313ns (20.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.552ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.365    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXER)
                                                      1.174     4.539 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXER
                         net (fo=2, routed)           0.304     4.843    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_er
    SLICE_X5Y212         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.042     4.885 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1/O
                         net (fo=1, routed)           0.009     4.894    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1_n_0
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.107     2.472    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/C
                         clock pessimism              0.351     2.823    
                         clock uncertainty            0.209     3.032    
    SLICE_X5Y212         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.079    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg
  -------------------------------------------------------------------
                         required time                         -3.079    
                         arrival time                           4.894    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.826ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 1.234ns (80.182%)  route 0.305ns (19.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.552ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.365    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[6])
                                                      1.173     4.538 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[6]
                         net (fo=1, routed)           0.296     4.834    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[6]
    SLICE_X4Y211         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.061     4.895 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[6]_i_1/O
                         net (fo=1, routed)           0.009     4.904    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[6]_i_1_n_0
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.106     2.471    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/C
                         clock pessimism              0.351     2.822    
                         clock uncertainty            0.209     3.031    
    SLICE_X4Y211         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.078    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.078    
                         arrival time                           4.904    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.833ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 1.247ns (80.660%)  route 0.299ns (19.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.552ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.365    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[7])
                                                      1.211     4.576 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[7]
                         net (fo=1, routed)           0.291     4.867    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[7]
    SLICE_X4Y211         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.036     4.903 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[7]_i_1/O
                         net (fo=1, routed)           0.008     4.911    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[7]_i_1_n_0
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.106     2.471    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/C
                         clock pessimism              0.351     2.822    
                         clock uncertainty            0.209     3.031    
    SLICE_X4Y211         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     3.078    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.078    
                         arrival time                           4.911    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.835ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 1.233ns (79.754%)  route 0.313ns (20.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.552ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.365    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      1.200     4.565 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.307     4.872    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X4Y211         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.033     4.905 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2/O
                         net (fo=1, routed)           0.006     4.911    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2_n_0
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.104     2.469    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/C
                         clock pessimism              0.351     2.820    
                         clock uncertainty            0.209     3.029    
    SLICE_X4Y211         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.076    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           4.911    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.849ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 1.220ns (78.205%)  route 0.340ns (21.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.552ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.365    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      1.179     4.544 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[0]
                         net (fo=2, routed)           0.314     4.858    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[0]
    SLICE_X4Y210         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.041     4.899 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[0]_i_1/O
                         net (fo=1, routed)           0.026     4.925    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[0]_i_1_n_0
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.105     2.470    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/C
                         clock pessimism              0.351     2.821    
                         clock uncertainty            0.209     3.030    
    SLICE_X4Y210         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     3.076    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           4.925    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.863ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 1.259ns (79.937%)  route 0.316ns (20.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.552ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.365    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      1.200     4.565 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.292     4.857    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X4Y211         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.059     4.916 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1/O
                         net (fo=1, routed)           0.024     4.940    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1_n_0
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.106     2.471    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/C
                         clock pessimism              0.351     2.822    
                         clock uncertainty            0.209     3.031    
    SLICE_X4Y211         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     3.077    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           4.940    
  -------------------------------------------------------------------
                         slack                                  1.863    

Slack (MET) :             1.865ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 1.261ns (80.114%)  route 0.313ns (19.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.552ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.365    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      1.211     4.576 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.292     4.868    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X4Y210         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.050     4.918 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1/O
                         net (fo=1, routed)           0.021     4.939    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1_n_0
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.103     2.468    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/C
                         clock pessimism              0.351     2.819    
                         clock uncertainty            0.209     3.028    
    SLICE_X4Y210         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     3.074    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.074    
                         arrival time                           4.939    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.877ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 1.254ns (79.017%)  route 0.333ns (20.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.552ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.365    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[2])
                                                      1.213     4.578 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[2]
                         net (fo=2, routed)           0.312     4.890    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[2]
    SLICE_X4Y211         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     4.931 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[2]_i_1/O
                         net (fo=1, routed)           0.021     4.952    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[2]_i_1_n_0
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.104     2.469    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/C
                         clock pessimism              0.351     2.820    
                         clock uncertainty            0.209     3.029    
    SLICE_X4Y211         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     3.075    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           4.952    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.877ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 1.248ns (78.540%)  route 0.341ns (21.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    3.365ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.552ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.747     2.441    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.053     2.494 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.543    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.595 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.365    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      1.211     4.576 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.332     4.908    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X4Y210         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.037     4.945 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1/O
                         net (fo=1, routed)           0.009     4.954    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1_n_0
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.105     2.470    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/C
                         clock pessimism              0.351     2.821    
                         clock uncertainty            0.209     3.030    
    SLICE_X4Y210         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.077    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           4.954    
  -------------------------------------------------------------------
                         slack                                  1.877    





---------------------------------------------------------------------------------------------------
From Clock:  Clk2_5
  To Clock:  clk_out1_Mercury_XU5_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.871ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 2.862ns (77.899%)  route 0.812ns (22.101%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 12.554 - 8.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.819ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.706    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.278 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.590     8.868    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X5Y212         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     9.013 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2/O
                         net (fo=1, routed)           0.150     9.163    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_2_n_0
    SLICE_X5Y211         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     9.308 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1/O
                         net (fo=1, routed)           0.072     9.380    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[0]_i_1_n_0
    SLICE_X5Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.568    12.554    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]/C
                         clock pessimism             -0.495    12.059    
                         clock uncertainty           -0.222    11.837    
    SLICE_X5Y211         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.862    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[0]
  -------------------------------------------------------------------
                         required time                         11.862    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  2.482    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 2.819ns (77.064%)  route 0.839ns (22.936%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 12.554 - 8.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.819ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.706    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.278 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.590     8.868    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X5Y212         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159     9.027 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3/O
                         net (fo=1, routed)           0.183     9.210    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_3_n_0
    SLICE_X5Y211         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     9.298 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1/O
                         net (fo=1, routed)           0.066     9.364    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl[1]_i_1_n_0
    SLICE_X5Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.568    12.554    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]/C
                         clock pessimism             -0.495    12.059    
                         clock uncertainty           -0.222    11.837    
    SLICE_X5Y211         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.862    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxCtl_reg[1]
  -------------------------------------------------------------------
                         required time                         11.862    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 2.705ns (79.163%)  route 0.712ns (20.837%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.544ns = ( 12.544 - 8.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.819ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.706    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[5])
                                                      2.542     8.248 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[5]
                         net (fo=1, routed)           0.689     8.937    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[5]
    SLICE_X4Y210         LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.163     9.100 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1/O
                         net (fo=1, routed)           0.023     9.123    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[5]_i_1_n_0
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.558    12.544    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]/C
                         clock pessimism             -0.495    12.049    
                         clock uncertainty           -0.222    11.827    
    SLICE_X4Y210         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    11.852    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[5]
  -------------------------------------------------------------------
                         required time                         11.852    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             2.779ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 2.679ns (79.543%)  route 0.689ns (20.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 12.545 - 8.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.819ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.706    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      2.582     8.288 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.659     8.947    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X4Y210         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     9.044 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1/O
                         net (fo=1, routed)           0.030     9.074    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1_n_0
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.559    12.545    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/C
                         clock pessimism             -0.495    12.050    
                         clock uncertainty           -0.222    11.828    
    SLICE_X4Y210         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    11.853    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.853    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  2.779    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 2.722ns (81.205%)  route 0.630ns (18.795%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 12.546 - 8.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.819ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.706    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      2.577     8.283 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.564     8.847    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X4Y211         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     8.992 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1/O
                         net (fo=1, routed)           0.066     9.058    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1_n_0
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.560    12.546    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/C
                         clock pessimism             -0.495    12.051    
                         clock uncertainty           -0.222    11.829    
    SLICE_X4Y211         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.854    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]
  -------------------------------------------------------------------
                         required time                         11.854    
                         arrival time                          -9.058    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 2.705ns (81.280%)  route 0.623ns (18.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.544ns = ( 12.544 - 8.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.819ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.706    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      2.582     8.288 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.564     8.852    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X4Y210         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     8.975 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1/O
                         net (fo=1, routed)           0.059     9.034    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1_n_0
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.558    12.544    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/C
                         clock pessimism             -0.495    12.049    
                         clock uncertainty           -0.222    11.827    
    SLICE_X4Y210         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    11.852    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]
  -------------------------------------------------------------------
                         required time                         11.852    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             2.832ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 2.602ns (78.515%)  route 0.712ns (21.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.544ns = ( 12.544 - 8.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.819ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.706    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      2.450     8.156 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[0]
                         net (fo=2, routed)           0.654     8.810    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[0]
    SLICE_X4Y210         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     8.962 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[0]_i_1/O
                         net (fo=1, routed)           0.058     9.020    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[0]_i_1_n_0
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.558    12.544    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]/C
                         clock pessimism             -0.495    12.049    
                         clock uncertainty           -0.222    11.827    
    SLICE_X4Y210         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.852    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[0]
  -------------------------------------------------------------------
                         required time                         11.852    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 2.660ns (80.411%)  route 0.648ns (19.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 12.546 - 8.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.819ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.706    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXEN)
                                                      2.572     8.278 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXEN
                         net (fo=5, routed)           0.576     8.854    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_en
    SLICE_X5Y212         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     8.942 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_i_1/O
                         net (fo=1, routed)           0.072     9.014    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.560    12.546    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg/C
                         clock pessimism             -0.495    12.051    
                         clock uncertainty           -0.222    11.829    
    SLICE_X5Y212         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.854    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEn_Reg_reg
  -------------------------------------------------------------------
                         required time                         11.854    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 2.673ns (81.222%)  route 0.618ns (18.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 12.545 - 8.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.819ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.706    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      2.577     8.283 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.600     8.883    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X4Y211         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     8.979 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2/O
                         net (fo=1, routed)           0.018     8.997    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2_n_0
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.559    12.545    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/C
                         clock pessimism             -0.495    12.050    
                         clock uncertainty           -0.222    11.828    
    SLICE_X4Y211         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    11.853    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.853    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.885ns  (required time - arrival time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 2.542ns (77.904%)  route 0.721ns (22.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 12.546 - 8.000 ) 
    Source Clock Delay      (SCD):    5.706ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.385ns (routing 0.633ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.819ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.385     5.706    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[2])
                                                      2.491     8.197 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[2]
                         net (fo=2, routed)           0.649     8.846    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[2]
    SLICE_X4Y211         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     8.897 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[2]_i_1/O
                         net (fo=1, routed)           0.072     8.969    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[2]_i_1_n_0
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.560    12.546    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]/C
                         clock pessimism             -0.495    12.051    
                         clock uncertainty           -0.222    11.829    
    SLICE_X4Y211         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.854    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[2]
  -------------------------------------------------------------------
                         required time                         11.854    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  2.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.871ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 1.207ns (80.790%)  route 0.287ns (19.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    3.465ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.552ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.465    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[4])
                                                      1.186     4.651 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[4]
                         net (fo=1, routed)           0.281     4.932    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[4]
    SLICE_X4Y210         LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.021     4.953 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1/O
                         net (fo=1, routed)           0.006     4.959    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[4]_i_1_n_0
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.103     2.468    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]/C
                         clock pessimism              0.351     2.819    
                         clock uncertainty            0.222     3.041    
    SLICE_X4Y210         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.088    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.088    
                         arrival time                           4.959    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.902ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 1.216ns (79.529%)  route 0.313ns (20.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    3.465ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.552ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.465    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXER)
                                                      1.174     4.639 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXER
                         net (fo=2, routed)           0.304     4.943    i_gmii2rgmii/i_rgmii_gmii/GMII_tx_er
    SLICE_X5Y212         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.042     4.985 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1/O
                         net (fo=1, routed)           0.009     4.994    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_i_1_n_0
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.107     2.472    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg/C
                         clock pessimism              0.351     2.823    
                         clock uncertainty            0.222     3.045    
    SLICE_X5Y212         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.092    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxEr_Reg_reg
  -------------------------------------------------------------------
                         required time                         -3.092    
                         arrival time                           4.994    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.913ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 1.234ns (80.182%)  route 0.305ns (19.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    3.465ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.552ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.465    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[6])
                                                      1.173     4.638 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[6]
                         net (fo=1, routed)           0.296     4.934    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[6]
    SLICE_X4Y211         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.061     4.995 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[6]_i_1/O
                         net (fo=1, routed)           0.009     5.004    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[6]_i_1_n_0
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.106     2.471    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]/C
                         clock pessimism              0.351     2.822    
                         clock uncertainty            0.222     3.044    
    SLICE_X4Y211         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.091    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.091    
                         arrival time                           5.004    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.920ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 1.247ns (80.660%)  route 0.299ns (19.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    3.465ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.552ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.465    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[7])
                                                      1.211     4.676 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[7]
                         net (fo=1, routed)           0.291     4.967    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[7]
    SLICE_X4Y211         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.036     5.003 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[7]_i_1/O
                         net (fo=1, routed)           0.008     5.011    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[7]_i_1_n_0
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.106     2.471    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]/C
                         clock pessimism              0.351     2.822    
                         clock uncertainty            0.222     3.044    
    SLICE_X4Y211         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     3.091    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.091    
                         arrival time                           5.011    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             1.922ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 1.233ns (79.754%)  route 0.313ns (20.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    3.465ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.552ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.465    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      1.200     4.665 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.307     4.972    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X4Y211         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.033     5.005 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2/O
                         net (fo=1, routed)           0.006     5.011    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_2_n_0
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.104     2.469    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]/C
                         clock pessimism              0.351     2.820    
                         clock uncertainty            0.222     3.042    
    SLICE_X4Y211         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.089    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.089    
                         arrival time                           5.011    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.936ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 1.220ns (78.205%)  route 0.340ns (21.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    3.465ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.552ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.465    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      1.179     4.644 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[0]
                         net (fo=2, routed)           0.314     4.958    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[0]
    SLICE_X4Y210         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.041     4.999 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[0]_i_1/O
                         net (fo=1, routed)           0.026     5.025    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[0]_i_1_n_0
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.105     2.470    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]/C
                         clock pessimism              0.351     2.821    
                         clock uncertainty            0.222     3.043    
    SLICE_X4Y210         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     3.089    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.089    
                         arrival time                           5.025    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             1.950ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 1.259ns (79.937%)  route 0.316ns (20.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    3.465ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.552ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.465    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[3])
                                                      1.200     4.665 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[3]
                         net (fo=2, routed)           0.292     4.957    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[3]
    SLICE_X4Y211         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.059     5.016 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1/O
                         net (fo=1, routed)           0.024     5.040    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[3]_i_1_n_0
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.106     2.471    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]/C
                         clock pessimism              0.351     2.822    
                         clock uncertainty            0.222     3.044    
    SLICE_X4Y211         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     3.090    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.090    
                         arrival time                           5.040    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.952ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 1.261ns (80.114%)  route 0.313ns (19.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    3.465ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.552ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.465    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      1.211     4.676 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.292     4.968    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X4Y210         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.050     5.018 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1/O
                         net (fo=1, routed)           0.021     5.039    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD[1]_i_1_n_0
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.103     2.468    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]/C
                         clock pessimism              0.351     2.819    
                         clock uncertainty            0.222     3.041    
    SLICE_X4Y210         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     3.087    i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxD_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.087    
                         arrival time                           5.039    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             1.964ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 1.254ns (79.017%)  route 0.333ns (20.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    3.465ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.552ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.465    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[2])
                                                      1.213     4.678 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[2]
                         net (fo=2, routed)           0.312     4.990    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[2]
    SLICE_X4Y211         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     5.031 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[2]_i_1/O
                         net (fo=1, routed)           0.021     5.052    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[2]_i_1_n_0
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.104     2.469    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]/C
                         clock pessimism              0.351     2.820    
                         clock uncertainty            0.222     3.042    
    SLICE_X4Y211         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     3.088    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.088    
                         arrival time                           5.052    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.964ns  (arrival time - required time)
  Source:                 Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS8 clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - Clk2_5 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 1.248ns (78.540%)  route 0.341ns (21.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    3.465ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.770ns (routing 0.346ns, distribution 0.424ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.552ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152     1.683    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.772 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.770     2.542    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.594 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.049     2.643    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     2.695 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.770     3.465    Mercury_XU5_i/zynq_ultra_ps_e/U0/emio_enet1_gmii_tx_clk
    PS8_X0Y0             PS8                                          r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[1])
                                                      1.211     4.676 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/EMIOENET1GMIITXD[1]
                         net (fo=2, routed)           0.332     5.008    i_gmii2rgmii/i_rgmii_gmii/GMII_txd[1]
    SLICE_X4Y210         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.037     5.045 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1/O
                         net (fo=1, routed)           0.009     5.054    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[1]_i_1_n_0
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.105     2.470    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X4Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]/C
                         clock pessimism              0.351     2.821    
                         clock uncertainty            0.222     3.043    
    SLICE_X4Y210         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.090    i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.090    
                         arrival time                           5.054    
  -------------------------------------------------------------------
                         slack                                  1.964    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Mercury_XU5_clk_wiz_0_0
  To Clock:  clk_out2_Mercury_XU5_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_txclk/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 0.079ns (1.398%)  route 5.570ns (98.602%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    2.000ns
  Clock Path Skew:        1.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.510ns = ( 14.510 - 8.000 ) 
    Source Clock Delay      (SCD):    4.278ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.753ns (routing 0.901ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.813ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.753     4.278    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y209         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     4.357 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/Q
                         net (fo=1, routed)           5.570     9.927    i_gmii2rgmii/D1
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    12.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    12.967    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.991 r  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.519    14.510    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/CLK
                         clock pessimism             -0.495    14.015    
                         clock uncertainty           -0.191    13.824    
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Setup_OPTFF_HDIOLOGIC_M_CLK_D[0])
                                                     -0.208    13.616    i_gmii2rgmii/i_rgmii_txclk
  -------------------------------------------------------------------
                         required time                         13.616    
                         arrival time                          -9.927    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             4.229ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_txclk/D[4]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 0.076ns (1.483%)  route 5.048ns (98.517%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    2.000ns
  Clock Path Skew:        1.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.510ns = ( 14.510 - 8.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.724ns (routing 0.901ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.813ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.724     4.249    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y176         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.325 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/Q
                         net (fo=1, routed)           5.048     9.373    i_gmii2rgmii/D2
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    12.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    12.967    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.991 r  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.519    14.510    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/CLK
                         clock pessimism             -0.495    14.015    
                         clock uncertainty           -0.191    13.824    
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Setup_OPTFF_HDIOLOGIC_M_CLK_D[4])
                                                     -0.222    13.602    i_gmii2rgmii/i_rgmii_txclk
  -------------------------------------------------------------------
                         required time                         13.602    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  4.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_txclk/D[4]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 0.038ns (1.464%)  route 2.557ns (98.536%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    2.000ns
  Clock Path Skew:        2.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.472ns
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.955ns (routing 0.495ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.546ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.955     2.649    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X8Y176         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.687 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[1]/Q
                         net (fo=1, routed)           2.557     5.244    i_gmii2rgmii/D2
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.705     3.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     3.350    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.369 r  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.103     4.472    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/CLK
                         clock pessimism              0.351     4.823    
                         clock uncertainty            0.191     5.014    
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Hold_OPTFF_HDIOLOGIC_M_CLK_D[4])
                                                     -0.038     4.976    i_gmii2rgmii/i_rgmii_txclk
  -------------------------------------------------------------------
                         required time                         -4.976    
                         arrival time                           5.244    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_txclk/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.040ns (1.386%)  route 2.845ns (98.614%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Destination Clock:    2.000ns
  Clock Path Skew:        2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.472ns
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.972ns (routing 0.495ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.546ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.972     2.666    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y209         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     2.706 r  i_gmii2rgmii/i_rgmii_gmii/Rgmii_TxClk_reg[0]/Q
                         net (fo=1, routed)           2.845     5.551    i_gmii2rgmii/D1
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.705     3.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     3.350    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.369 r  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.103     4.472    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txclk/CLK
                         clock pessimism              0.351     4.823    
                         clock uncertainty            0.191     5.014    
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Hold_OPTFF_HDIOLOGIC_M_CLK_D[0])
                                                     -0.042     4.972    i_gmii2rgmii/i_rgmii_txclk
  -------------------------------------------------------------------
                         required time                         -4.972    
                         arrival time                           5.551    
  -------------------------------------------------------------------
                         slack                                  0.579    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Mercury_XU5_clk_wiz_0_0
  To Clock:  RGMII_TX_CLK_90

Setup :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[1]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (RGMII_TX_CLK_90 fall@12.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 fall@12.000ns)
  Data Path Delay:        2.728ns  (logic 2.725ns (99.890%)  route 0.003ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        4.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.330ns = ( 20.330 - 12.000 ) 
    Source Clock Delay      (SCD):    4.263ns = ( 8.263 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.738ns (routing 0.901ns, distribution 0.837ns)
  Timing Exception:       MultiCycle Path   Setup -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 fall edge)
                                                     12.000    12.000 f  
    PS8_X0Y0             PS8                          0.000    12.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    12.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    12.199 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    14.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    14.252 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    14.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    14.525 f  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.738    16.263    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y26    OSERDESE3                                    f  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y26    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.819    17.082 r  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.003    17.085    ETH1_TXD_OBUF[1]
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.906    18.991 r  ETH1_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.991    ETH1_TXD[1]
    G10                                                               r  ETH1_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                     12.000    12.000 r  
    PS8_X0Y0             PS8                          0.000    12.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    12.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    12.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    14.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    16.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    16.967    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.991 r  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.519    18.510    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    18.772 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.002    18.774    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.556    20.330 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    20.330    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism              0.262    20.592    
                         clock uncertainty           -0.191    20.400    
                         output delay                -1.000    19.400    
  -------------------------------------------------------------------
                         required time                         19.400    
                         arrival time                         -18.991    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[0]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (RGMII_TX_CLK_90 fall@12.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 fall@12.000ns)
  Data Path Delay:        2.723ns  (logic 2.720ns (99.890%)  route 0.003ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        4.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.330ns = ( 20.330 - 12.000 ) 
    Source Clock Delay      (SCD):    4.264ns = ( 8.264 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.739ns (routing 0.901ns, distribution 0.838ns)
  Timing Exception:       MultiCycle Path   Setup -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 fall edge)
                                                     12.000    12.000 f  
    PS8_X0Y0             PS8                          0.000    12.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    12.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    12.199 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    14.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    14.252 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    14.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    14.525 f  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.739    16.264    i_gmii2rgmii/Clk125
    HDIOLOGIC_M_X0Y26    OSERDESE3                                    f  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y26    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    17.082 r  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.003    17.085    ETH1_TXD_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.902    18.987 r  ETH1_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.987    ETH1_TXD[0]
    H11                                                               r  ETH1_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                     12.000    12.000 r  
    PS8_X0Y0             PS8                          0.000    12.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    12.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    12.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    14.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    16.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    16.967    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.991 r  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.519    18.510    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    18.772 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.002    18.774    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.556    20.330 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    20.330    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism              0.262    20.592    
                         clock uncertainty           -0.191    20.400    
                         output delay                -1.000    19.400    
  -------------------------------------------------------------------
                         required time                         19.400    
                         arrival time                         -18.987    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[2]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (RGMII_TX_CLK_90 fall@12.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 fall@12.000ns)
  Data Path Delay:        2.724ns  (logic 2.721ns (99.890%)  route 0.003ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        4.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.330ns = ( 20.330 - 12.000 ) 
    Source Clock Delay      (SCD):    4.261ns = ( 8.261 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.736ns (routing 0.901ns, distribution 0.835ns)
  Timing Exception:       MultiCycle Path   Setup -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 fall edge)
                                                     12.000    12.000 f  
    PS8_X0Y0             PS8                          0.000    12.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    12.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    12.199 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    14.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    14.252 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    14.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    14.525 f  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.736    16.261    i_gmii2rgmii/Clk125
    HDIOLOGIC_M_X0Y27    OSERDESE3                                    f  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y27    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    17.079 r  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.003    17.082    ETH1_TXD_OBUF[2]
    J12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.903    18.985 r  ETH1_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.985    ETH1_TXD[2]
    J12                                                               r  ETH1_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                     12.000    12.000 r  
    PS8_X0Y0             PS8                          0.000    12.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    12.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    12.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    14.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    16.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    16.967    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.991 r  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.519    18.510    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    18.772 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.002    18.774    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.556    20.330 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    20.330    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism              0.262    20.592    
                         clock uncertainty           -0.191    20.400    
                         output delay                -1.000    19.400    
  -------------------------------------------------------------------
                         required time                         19.400    
                         arrival time                         -18.985    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[3]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (RGMII_TX_CLK_90 fall@12.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 fall@12.000ns)
  Data Path Delay:        2.720ns  (logic 2.717ns (99.890%)  route 0.003ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        4.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.330ns = ( 20.330 - 12.000 ) 
    Source Clock Delay      (SCD):    4.259ns = ( 8.259 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.734ns (routing 0.901ns, distribution 0.833ns)
  Timing Exception:       MultiCycle Path   Setup -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 fall edge)
                                                     12.000    12.000 f  
    PS8_X0Y0             PS8                          0.000    12.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    12.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    12.199 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    14.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    14.252 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    14.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    14.525 f  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.734    16.259    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y27    OSERDESE3                                    f  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y27    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.819    17.078 r  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.003    17.081    ETH1_TXD_OBUF[3]
    H12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.898    18.979 r  ETH1_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.979    ETH1_TXD[3]
    H12                                                               r  ETH1_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                     12.000    12.000 r  
    PS8_X0Y0             PS8                          0.000    12.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    12.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    12.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    14.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    16.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    16.967    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.991 r  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.519    18.510    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    18.772 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.002    18.774    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.556    20.330 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    20.330    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism              0.262    20.592    
                         clock uncertainty           -0.191    20.400    
                         output delay                -1.000    19.400    
  -------------------------------------------------------------------
                         required time                         19.400    
                         arrival time                         -18.979    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_txctl/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXCTL
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (RGMII_TX_CLK_90 fall@12.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 fall@12.000ns)
  Data Path Delay:        2.729ns  (logic 2.726ns (99.890%)  route 0.003ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        4.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.330ns = ( 20.330 - 12.000 ) 
    Source Clock Delay      (SCD):    4.247ns = ( 8.247 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.722ns (routing 0.901ns, distribution 0.821ns)
  Timing Exception:       MultiCycle Path   Setup -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 fall edge)
                                                     12.000    12.000 f  
    PS8_X0Y0             PS8                          0.000    12.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    12.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    12.199 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    14.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    14.252 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    14.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    14.525 f  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.722    16.247    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y29    OSERDESE3                                    f  i_gmii2rgmii/i_rgmii_txctl/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.819    17.066 r  i_gmii2rgmii/i_rgmii_txctl/OQ
                         net (fo=1, routed)           0.003    17.069    ETH1_TXCTL_OBUF
    F11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.907    18.976 r  ETH1_TXCTL_OBUF_inst/O
                         net (fo=0)                   0.000    18.976    ETH1_TXCTL
    F11                                                               r  ETH1_TXCTL (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                     12.000    12.000 r  
    PS8_X0Y0             PS8                          0.000    12.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    12.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    12.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    14.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      2.630    16.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    16.967    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.991 r  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.519    18.510    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    18.772 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.002    18.774    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.556    20.330 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    20.330    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism              0.262    20.592    
                         clock uncertainty           -0.191    20.400    
                         output delay                -1.000    19.400    
  -------------------------------------------------------------------
                         required time                         19.400    
                         arrival time                         -18.976    
  -------------------------------------------------------------------
                         slack                                  0.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_txctl/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXCTL
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (RGMII_TX_CLK_90 fall@4.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        1.811ns  (logic 1.809ns (99.890%)  route 0.002ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        4.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.999ns = ( 12.999 - 4.000 ) 
    Source Clock Delay      (SCD):    4.501ns = ( 12.501 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.515ns (routing 0.819ns, distribution 0.696ns)
  Timing Exception:       MultiCycle Path   Hold  -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.515    12.501    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y29    OSERDESE3                                    r  i_gmii2rgmii/i_rgmii_txctl/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.253    12.754 r  i_gmii2rgmii/i_rgmii_txctl/OQ
                         net (fo=1, routed)           0.002    12.756    ETH1_TXCTL_OBUF
    F11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.556    14.312 r  ETH1_TXCTL_OBUF_inst/O
                         net (fo=0)                   0.000    14.312    ETH1_TXCTL
    F11                                                               r  ETH1_TXCTL (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     6.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.873     8.252 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.503    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.531 f  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.740    10.271    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    11.089 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.003    11.092    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.907    12.999 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.999    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism             -0.262    12.737    
                         clock uncertainty            0.191    12.928    
                         output delay                 1.000    13.928    
  -------------------------------------------------------------------
                         required time                        -13.928    
                         arrival time                          14.312    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[3]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (RGMII_TX_CLK_90 fall@4.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        1.802ns  (logic 1.800ns (99.889%)  route 0.002ns (0.111%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        4.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.999ns = ( 12.999 - 4.000 ) 
    Source Clock Delay      (SCD):    4.513ns = ( 12.513 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.527ns (routing 0.819ns, distribution 0.708ns)
  Timing Exception:       MultiCycle Path   Hold  -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.527    12.513    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y27    OSERDESE3                                    r  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y27    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.253    12.766 r  i_gmii2rgmii/rgmii_txd_gen[3].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.002    12.768    ETH1_TXD_OBUF[3]
    H12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.547    14.315 r  ETH1_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.315    ETH1_TXD[3]
    H12                                                               r  ETH1_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     6.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.873     8.252 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.503    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.531 f  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.740    10.271    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    11.089 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.003    11.092    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.907    12.999 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.999    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism             -0.262    12.737    
                         clock uncertainty            0.191    12.928    
                         output delay                 1.000    13.928    
  -------------------------------------------------------------------
                         required time                        -13.928    
                         arrival time                          14.315    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[1]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (RGMII_TX_CLK_90 fall@4.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        1.810ns  (logic 1.808ns (99.890%)  route 0.002ns (0.111%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        4.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.999ns = ( 12.999 - 4.000 ) 
    Source Clock Delay      (SCD):    4.516ns = ( 12.516 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.530ns (routing 0.819ns, distribution 0.711ns)
  Timing Exception:       MultiCycle Path   Hold  -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.530    12.516    i_gmii2rgmii/Clk125
    HDIOLOGIC_S_X0Y26    OSERDESE3                                    r  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_S_X0Y26    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_S_CLK_OQ)
                                                      0.253    12.769 r  i_gmii2rgmii/rgmii_txd_gen[1].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.002    12.771    ETH1_TXD_OBUF[1]
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.555    14.326 r  ETH1_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.326    ETH1_TXD[1]
    G10                                                               r  ETH1_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     6.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.873     8.252 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.503    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.531 f  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.740    10.271    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    11.089 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.003    11.092    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.907    12.999 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.999    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism             -0.262    12.737    
                         clock uncertainty            0.191    12.928    
                         output delay                 1.000    13.928    
  -------------------------------------------------------------------
                         required time                        -13.928    
                         arrival time                          14.326    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[2]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (RGMII_TX_CLK_90 fall@4.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        1.816ns  (logic 1.814ns (99.890%)  route 0.002ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        4.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.999ns = ( 12.999 - 4.000 ) 
    Source Clock Delay      (SCD):    4.515ns = ( 12.515 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.529ns (routing 0.819ns, distribution 0.710ns)
  Timing Exception:       MultiCycle Path   Hold  -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.529    12.515    i_gmii2rgmii/Clk125
    HDIOLOGIC_M_X0Y27    OSERDESE3                                    r  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y27    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    12.777 r  i_gmii2rgmii/rgmii_txd_gen[2].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.002    12.779    ETH1_TXD_OBUF[2]
    J12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.552    14.331 r  ETH1_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.331    ETH1_TXD[2]
    J12                                                               r  ETH1_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     6.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.873     8.252 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.503    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.531 f  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.740    10.271    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    11.089 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.003    11.092    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.907    12.999 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.999    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism             -0.262    12.737    
                         clock uncertainty            0.191    12.928    
                         output delay                 1.000    13.928    
  -------------------------------------------------------------------
                         required time                        -13.928    
                         arrival time                          14.331    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH1_TXD[0]
                            (output port clocked by RGMII_TX_CLK_90  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_TX_CLK_90
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (RGMII_TX_CLK_90 fall@4.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        1.815ns  (logic 1.813ns (99.890%)  route 0.002ns (0.110%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        4.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.999ns = ( 12.999 - 4.000 ) 
    Source Clock Delay      (SCD):    4.517ns = ( 12.517 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.531ns (routing 0.819ns, distribution 0.712ns)
  Timing Exception:       MultiCycle Path   Hold  -start 0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.531    12.517    i_gmii2rgmii/Clk125
    HDIOLOGIC_M_X0Y26    OSERDESE3                                    r  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/CLK
  -------------------------------------------------------------------    -------------------
    HDIOLOGIC_M_X0Y26    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.262    12.779 r  i_gmii2rgmii/rgmii_txd_gen[0].i_rgmii_txd/OQ
                         net (fo=1, routed)           0.002    12.781    ETH1_TXD_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.551    14.332 r  ETH1_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.332    ETH1_TXD[0]
    H11                                                               r  ETH1_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_TX_CLK_90 fall edge)
                                                      4.000     4.000 f  
    PS8_X0Y0             PS8                          0.000     4.000 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     4.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     4.199 f  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     6.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      1.873     8.252 f  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.503    Mercury_XU5_i/clk_wiz_0/inst/clk_out2_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y13         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.531 f  Mercury_XU5_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.740    10.271    i_gmii2rgmii/Clk125_90
    HDIOLOGIC_M_X0Y29    OSERDESE3 (Prop_OPTFF_HDIOLOGIC_M_CLK_OQ)
                                                      0.818    11.089 f  i_gmii2rgmii/i_rgmii_txclk/OQ
                         net (fo=1, routed)           0.003    11.092    ETH1_TXCLK_OBUF
    F12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.907    12.999 f  ETH1_TXCLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.999    ETH1_TXCLK
    F12                                                               f  ETH1_TXCLK (OUT)
                         clock pessimism             -0.262    12.737    
                         clock uncertainty            0.191    12.928    
                         output delay                 1.000    13.928    
  -------------------------------------------------------------------
                         required time                        -13.928    
                         arrival time                          14.332    
  -------------------------------------------------------------------
                         slack                                  0.404    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Mercury_XU5_clk_wiz_0_0
  To Clock:  clk_out3_Mercury_XU5_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        3.638ns  (logic 0.078ns (2.144%)  route 3.560ns (97.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.694ns = ( 45.694 - 40.000 ) 
    Source Clock Delay      (SCD):    4.309ns = ( 36.309 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.784ns (routing 0.901ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.577ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    34.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.784    36.309    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    36.387 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/Q
                         net (fo=1, routed)           3.560    39.947    i_gmii2rgmii/Gmii_RxD[5]
    SLICE_X2Y223         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.245    45.694    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y223         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                         clock pessimism             -0.495    45.199    
                         clock uncertainty           -0.209    44.990    
    SLICE_X2Y223         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    45.015    i_gmii2rgmii/Gmii_RxD_sync_reg[5]
  -------------------------------------------------------------------
                         required time                         45.015    
                         arrival time                         -39.947    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        3.523ns  (logic 0.078ns (2.214%)  route 3.445ns (97.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.694ns = ( 45.694 - 40.000 ) 
    Source Clock Delay      (SCD):    4.309ns = ( 36.309 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.784ns (routing 0.901ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.577ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    34.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.784    36.309    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y211         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    36.387 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/Q
                         net (fo=1, routed)           3.445    39.832    i_gmii2rgmii/Gmii_RxD[3]
    SLICE_X2Y223         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.245    45.694    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y223         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                         clock pessimism             -0.495    45.199    
                         clock uncertainty           -0.209    44.990    
    SLICE_X2Y223         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    45.015    i_gmii2rgmii/Gmii_RxD_sync_reg[3]
  -------------------------------------------------------------------
                         required time                         45.015    
                         arrival time                         -39.832    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        3.465ns  (logic 0.080ns (2.309%)  route 3.385ns (97.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.688ns = ( 45.688 - 40.000 ) 
    Source Clock Delay      (SCD):    4.309ns = ( 36.309 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.784ns (routing 0.901ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.577ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    34.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.784    36.309    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    36.389 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/Q
                         net (fo=1, routed)           3.385    39.774    i_gmii2rgmii/Gmii_RxD[4]
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.239    45.688    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                         clock pessimism             -0.495    45.193    
                         clock uncertainty           -0.209    44.984    
    SLICE_X3Y218         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    45.009    i_gmii2rgmii/Gmii_RxD_sync_reg[4]
  -------------------------------------------------------------------
                         required time                         45.009    
                         arrival time                         -39.774    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        3.374ns  (logic 0.079ns (2.341%)  route 3.295ns (97.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.688ns = ( 45.688 - 40.000 ) 
    Source Clock Delay      (SCD):    4.309ns = ( 36.309 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.784ns (routing 0.901ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.577ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    34.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.784    36.309    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y211         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079    36.388 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/Q
                         net (fo=1, routed)           3.295    39.683    i_gmii2rgmii/Gmii_RxD[2]
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.239    45.688    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                         clock pessimism             -0.495    45.193    
                         clock uncertainty           -0.209    44.984    
    SLICE_X3Y218         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    45.009    i_gmii2rgmii/Gmii_RxD_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         45.009    
                         arrival time                         -39.683    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        3.100ns  (logic 0.078ns (2.516%)  route 3.022ns (97.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.688ns = ( 45.688 - 40.000 ) 
    Source Clock Delay      (SCD):    4.309ns = ( 36.309 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.784ns (routing 0.901ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.577ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    34.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.784    36.309    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    36.387 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/Q
                         net (fo=1, routed)           3.022    39.409    i_gmii2rgmii/Gmii_RxD[0]
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.239    45.688    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                         clock pessimism             -0.495    45.193    
                         clock uncertainty           -0.209    44.984    
    SLICE_X3Y218         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    45.009    i_gmii2rgmii/Gmii_RxD_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         45.009    
                         arrival time                         -39.409    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        3.029ns  (logic 0.077ns (2.542%)  route 2.952ns (97.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.688ns = ( 45.688 - 40.000 ) 
    Source Clock Delay      (SCD):    4.309ns = ( 36.309 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.784ns (routing 0.901ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.577ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    34.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.784    36.309    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077    36.386 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/Q
                         net (fo=1, routed)           2.952    39.338    i_gmii2rgmii/Gmii_RxD[6]
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.239    45.688    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                         clock pessimism             -0.495    45.193    
                         clock uncertainty           -0.209    44.984    
    SLICE_X3Y218         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    45.009    i_gmii2rgmii/Gmii_RxD_sync_reg[6]
  -------------------------------------------------------------------
                         required time                         45.009    
                         arrival time                         -39.338    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxDv_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        3.003ns  (logic 0.080ns (2.664%)  route 2.923ns (97.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.694ns = ( 45.694 - 40.000 ) 
    Source Clock Delay      (SCD):    4.309ns = ( 36.309 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.784ns (routing 0.901ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.577ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    34.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.784    36.309    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080    36.389 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/Q
                         net (fo=1, routed)           2.923    39.312    i_gmii2rgmii/Gmii_RxDv
    SLICE_X4Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.245    45.694    i_gmii2rgmii/GMII_tx_clk
    SLICE_X4Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                         clock pessimism             -0.495    45.199    
                         clock uncertainty           -0.209    44.990    
    SLICE_X4Y218         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    45.015    i_gmii2rgmii/Gmii_RxDv_sync_reg
  -------------------------------------------------------------------
                         required time                         45.015    
                         arrival time                         -39.312    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxEr_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.991ns  (logic 0.078ns (2.608%)  route 2.913ns (97.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.688ns = ( 45.688 - 40.000 ) 
    Source Clock Delay      (SCD):    4.292ns = ( 36.292 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.767ns (routing 0.901ns, distribution 0.866ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.577ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    34.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.767    36.292    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y209         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078    36.370 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/Q
                         net (fo=2, routed)           2.913    39.283    i_gmii2rgmii/Gmii_RxEr
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.239    45.688    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                         clock pessimism             -0.495    45.193    
                         clock uncertainty           -0.209    44.984    
    SLICE_X3Y218         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    45.009    i_gmii2rgmii/Gmii_RxEr_sync_reg
  -------------------------------------------------------------------
                         required time                         45.009    
                         arrival time                         -39.283    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_mux1/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        1.494ns  (logic 0.177ns (11.847%)  route 1.317ns (88.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.218ns = ( 44.218 - 40.000 ) 
    Source Clock Delay      (SCD):    4.289ns = ( 36.289 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.764ns (routing 0.901ns, distribution 0.863ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.001ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    34.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.764    36.289    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y212         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    36.369 r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/Q
                         net (fo=41, routed)          0.234    36.603    i_gmii2rgmii/i_rgmii_gmii/BitRate_reg_n_0_[1]
    SLICE_X7Y209         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097    36.700 r  i_gmii2rgmii/i_rgmii_gmii/Speed100En_INST_0/O
                         net (fo=2, routed)           1.083    37.783    i_gmii2rgmii/Speed100En
    BUFGCTRL_X0Y29       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux1/CE1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux1/I1
                         clock pessimism             -0.495    43.723    
                         clock uncertainty           -0.209    43.514    
    BUFGCTRL_X0Y29       BUFGCTRL (Setup_BUFGCTRL_I1_CE1)
                                                      0.005    43.519    i_gmii2rgmii/i_rgmii_mux1
  -------------------------------------------------------------------
                         required time                         43.519    
                         arrival time                         -37.783    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@40.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@32.000ns)
  Data Path Delay:        2.961ns  (logic 0.078ns (2.634%)  route 2.883ns (97.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.688ns = ( 45.688 - 40.000 ) 
    Source Clock Delay      (SCD):    4.309ns = ( 36.309 - 32.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.784ns (routing 0.901ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.577ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    PS8_X0Y0             PS8                          0.000    32.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171    32.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    32.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180    34.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    34.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    34.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    34.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.784    36.309    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078    36.387 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/Q
                         net (fo=1, routed)           2.883    39.270    i_gmii2rgmii/Gmii_RxD[7]
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135    40.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    42.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    42.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    42.963    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.987 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.231    44.218    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.080    44.298 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072    44.370    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079    44.449 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.239    45.688    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                         clock pessimism             -0.495    45.193    
                         clock uncertainty           -0.209    44.984    
    SLICE_X3Y218         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    45.009    i_gmii2rgmii/Gmii_RxD_sync_reg[7]
  -------------------------------------------------------------------
                         required time                         45.009    
                         arrival time                         -39.270    
  -------------------------------------------------------------------
                         slack                                  5.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.058ns (2.938%)  route 1.916ns (97.062%))
  Logic Levels:           0  
  Clock Path Skew:        1.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.556ns
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.567ns (routing 0.819ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.633ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.567     4.553    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y211         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     4.611 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/Q
                         net (fo=1, routed)           1.916     6.527    i_gmii2rgmii/Gmii_RxD[1]
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.404     5.556    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                         clock pessimism              0.495     6.051    
                         clock uncertainty            0.209     6.260    
    SLICE_X3Y218         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     6.322    i_gmii2rgmii/Gmii_RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.322    
                         arrival time                           6.527    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.058ns (2.883%)  route 1.954ns (97.117%))
  Logic Levels:           0  
  Clock Path Skew:        1.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.556ns
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.567ns (routing 0.819ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.633ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.567     4.553    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     4.611 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/Q
                         net (fo=1, routed)           1.954     6.565    i_gmii2rgmii/Gmii_RxD[7]
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.404     5.556    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                         clock pessimism              0.495     6.051    
                         clock uncertainty            0.209     6.260    
    SLICE_X3Y218         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     6.322    i_gmii2rgmii/Gmii_RxD_sync_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.322    
                         arrival time                           6.565    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxDv_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.060ns (2.900%)  route 2.009ns (97.100%))
  Logic Levels:           0  
  Clock Path Skew:        1.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.561ns
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.567ns (routing 0.819ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.633ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.567     4.553    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     4.613 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/Q
                         net (fo=1, routed)           2.009     6.622    i_gmii2rgmii/Gmii_RxDv
    SLICE_X4Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.409     5.561    i_gmii2rgmii/GMII_tx_clk
    SLICE_X4Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                         clock pessimism              0.495     6.056    
                         clock uncertainty            0.209     6.265    
    SLICE_X4Y218         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     6.325    i_gmii2rgmii/Gmii_RxDv_sync_reg
  -------------------------------------------------------------------
                         required time                         -6.325    
                         arrival time                           6.622    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.059ns (2.853%)  route 2.009ns (97.147%))
  Logic Levels:           0  
  Clock Path Skew:        1.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.556ns
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.567ns (routing 0.819ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.633ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.567     4.553    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     4.612 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/Q
                         net (fo=1, routed)           2.009     6.621    i_gmii2rgmii/Gmii_RxD[6]
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.404     5.556    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                         clock pessimism              0.495     6.051    
                         clock uncertainty            0.209     6.260    
    SLICE_X3Y218         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     6.320    i_gmii2rgmii/Gmii_RxD_sync_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.320    
                         arrival time                           6.621    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxEr_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.058ns (2.795%)  route 2.017ns (97.205%))
  Logic Levels:           0  
  Clock Path Skew:        1.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.556ns
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.561ns (routing 0.819ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.633ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.561     4.547    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y209         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     4.605 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/Q
                         net (fo=2, routed)           2.017     6.622    i_gmii2rgmii/Gmii_RxEr
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.404     5.556    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                         clock pessimism              0.495     6.051    
                         clock uncertainty            0.209     6.260    
    SLICE_X3Y218         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     6.320    i_gmii2rgmii/Gmii_RxEr_sync_reg
  -------------------------------------------------------------------
                         required time                         -6.320    
                         arrival time                           6.622    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.058ns (2.737%)  route 2.061ns (97.263%))
  Logic Levels:           0  
  Clock Path Skew:        1.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.556ns
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.567ns (routing 0.819ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.633ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.567     4.553    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.611 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/Q
                         net (fo=1, routed)           2.061     6.672    i_gmii2rgmii/Gmii_RxD[0]
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     2.499    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.527 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.356     3.883    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.093     3.976 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.060    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.152 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.404     5.556    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                         clock pessimism              0.495     6.051    
                         clock uncertainty            0.209     6.260    
    SLICE_X3Y218         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     6.320    i_gmii2rgmii/Gmii_RxD_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.320    
                         arrival time                           6.672    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_mux0/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.061ns (8.311%)  route 0.673ns (91.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.973ns (routing 0.495ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.056ns (routing 0.004ns, distribution 0.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.973     2.667    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.706 f  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/Q
                         net (fo=41, routed)          0.117     2.823    i_gmii2rgmii/i_rgmii_gmii/BitRate_reg_n_0_[0]
    SLICE_X5Y211         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.022     2.845 f  i_gmii2rgmii/i_rgmii_gmii/Speed1000En_INST_0/O
                         net (fo=3, routed)           0.556     3.401    i_gmii2rgmii/Speed1000En
    BUFGCTRL_X0Y28       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux0/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.831     2.196    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.258 r  i_gmii2rgmii/i_rgmii_mux1/O
    X1Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.056     2.314    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux0/I0
                         clock pessimism              0.351     2.665    
                         clock uncertainty            0.209     2.874    
    BUFGCTRL_X0Y28       BUFGCTRL (Hold_BUFGCTRL_I0_CE0)
                                                      0.135     3.009    i_gmii2rgmii/i_rgmii_mux0
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           3.401    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_mux1/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.063ns (8.344%)  route 0.692ns (91.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.973ns (routing 0.495ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.831ns (routing 0.001ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.973     2.667    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.706 f  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/Q
                         net (fo=41, routed)          0.134     2.840    i_gmii2rgmii/i_rgmii_gmii/BitRate_reg_n_0_[0]
    SLICE_X7Y209         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.024     2.864 r  i_gmii2rgmii/i_rgmii_gmii/Speed100En_INST_0/O
                         net (fo=2, routed)           0.558     3.422    i_gmii2rgmii/Speed100En
    BUFGCTRL_X0Y29       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux1/CE1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.831     2.196    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux1/I1
                         clock pessimism              0.351     2.547    
                         clock uncertainty            0.209     2.756    
    BUFGCTRL_X0Y29       BUFGCTRL (Hold_BUFGCTRL_I1_CE1)
                                                      0.136     2.892    i_gmii2rgmii/i_rgmii_mux1
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.039ns (2.252%)  route 1.693ns (97.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.981ns (routing 0.495ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.885ns (routing 0.383ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.981     2.675    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y211         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.714 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/Q
                         net (fo=1, routed)           1.693     4.407    i_gmii2rgmii/Gmii_RxD[2]
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.831     2.196    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.258 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.314    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.885     3.260    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                         clock pessimism              0.351     3.611    
                         clock uncertainty            0.209     3.820    
    SLICE_X3Y218         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     3.866    i_gmii2rgmii/Gmii_RxD_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.866    
                         arrival time                           4.407    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_Mercury_XU5_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.041ns (2.324%)  route 1.723ns (97.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.981ns (routing 0.495ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.885ns (routing 0.383ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.981     2.675    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.716 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/Q
                         net (fo=1, routed)           1.723     4.439    i_gmii2rgmii/Gmii_RxD[4]
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out3_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.831     2.196    i_gmii2rgmii/Clk25
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I1_O)
                                                      0.062     2.258 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.314    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.375 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.885     3.260    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                         clock pessimism              0.351     3.611    
                         clock uncertainty            0.209     3.820    
    SLICE_X3Y218         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     3.867    i_gmii2rgmii/Gmii_RxD_sync_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.867    
                         arrival time                           4.439    
  -------------------------------------------------------------------
                         slack                                  0.572    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Mercury_XU5_clk_wiz_0_0
  To Clock:  Clk2_5

Setup :            0  Failing Endpoints,  Worst Slack        5.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        3.638ns  (logic 0.078ns (2.144%)  route 3.560ns (97.856%))
  Logic Levels:           0  
  Clock Path Skew:        1.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 405.842 - 400.000 ) 
    Source Clock Delay      (SCD):    4.309ns = ( 396.309 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.784ns (routing 0.901ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.577ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180   394.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.784   396.309    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078   396.387 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[5]/Q
                         net (fo=1, routed)           3.560   399.947    i_gmii2rgmii/Gmii_RxD[5]
    SLICE_X2Y223         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.245   405.842    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y223         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[5]/C
                         clock pessimism             -0.495   405.347    
                         clock uncertainty           -0.222   405.125    
    SLICE_X2Y223         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025   405.150    i_gmii2rgmii/Gmii_RxD_sync_reg[5]
  -------------------------------------------------------------------
                         required time                        405.150    
                         arrival time                        -399.947    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        3.523ns  (logic 0.078ns (2.214%)  route 3.445ns (97.786%))
  Logic Levels:           0  
  Clock Path Skew:        1.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 405.842 - 400.000 ) 
    Source Clock Delay      (SCD):    4.309ns = ( 396.309 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.784ns (routing 0.901ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.577ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180   394.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.784   396.309    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y211         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078   396.387 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[3]/Q
                         net (fo=1, routed)           3.445   399.832    i_gmii2rgmii/Gmii_RxD[3]
    SLICE_X2Y223         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.245   405.842    i_gmii2rgmii/GMII_tx_clk
    SLICE_X2Y223         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[3]/C
                         clock pessimism             -0.495   405.347    
                         clock uncertainty           -0.222   405.125    
    SLICE_X2Y223         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025   405.150    i_gmii2rgmii/Gmii_RxD_sync_reg[3]
  -------------------------------------------------------------------
                         required time                        405.150    
                         arrival time                        -399.832    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        3.465ns  (logic 0.080ns (2.309%)  route 3.385ns (97.691%))
  Logic Levels:           0  
  Clock Path Skew:        1.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 405.836 - 400.000 ) 
    Source Clock Delay      (SCD):    4.309ns = ( 396.309 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.784ns (routing 0.901ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.577ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180   394.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.784   396.309    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   396.389 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/Q
                         net (fo=1, routed)           3.385   399.774    i_gmii2rgmii/Gmii_RxD[4]
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.239   405.836    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                         clock pessimism             -0.495   405.341    
                         clock uncertainty           -0.222   405.119    
    SLICE_X3Y218         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025   405.144    i_gmii2rgmii/Gmii_RxD_sync_reg[4]
  -------------------------------------------------------------------
                         required time                        405.144    
                         arrival time                        -399.774    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        3.374ns  (logic 0.079ns (2.341%)  route 3.295ns (97.659%))
  Logic Levels:           0  
  Clock Path Skew:        1.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 405.836 - 400.000 ) 
    Source Clock Delay      (SCD):    4.309ns = ( 396.309 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.784ns (routing 0.901ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.577ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180   394.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.784   396.309    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y211         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079   396.388 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/Q
                         net (fo=1, routed)           3.295   399.683    i_gmii2rgmii/Gmii_RxD[2]
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.239   405.836    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                         clock pessimism             -0.495   405.341    
                         clock uncertainty           -0.222   405.119    
    SLICE_X3Y218         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025   405.144    i_gmii2rgmii/Gmii_RxD_sync_reg[2]
  -------------------------------------------------------------------
                         required time                        405.144    
                         arrival time                        -399.683    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        3.100ns  (logic 0.078ns (2.516%)  route 3.022ns (97.484%))
  Logic Levels:           0  
  Clock Path Skew:        1.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 405.836 - 400.000 ) 
    Source Clock Delay      (SCD):    4.309ns = ( 396.309 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.784ns (routing 0.901ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.577ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180   394.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.784   396.309    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078   396.387 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/Q
                         net (fo=1, routed)           3.022   399.409    i_gmii2rgmii/Gmii_RxD[0]
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.239   405.836    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                         clock pessimism             -0.495   405.341    
                         clock uncertainty           -0.222   405.119    
    SLICE_X3Y218         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025   405.144    i_gmii2rgmii/Gmii_RxD_sync_reg[0]
  -------------------------------------------------------------------
                         required time                        405.144    
                         arrival time                        -399.409    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        3.029ns  (logic 0.077ns (2.542%)  route 2.952ns (97.458%))
  Logic Levels:           0  
  Clock Path Skew:        1.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 405.836 - 400.000 ) 
    Source Clock Delay      (SCD):    4.309ns = ( 396.309 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.784ns (routing 0.901ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.577ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180   394.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.784   396.309    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077   396.386 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/Q
                         net (fo=1, routed)           2.952   399.338    i_gmii2rgmii/Gmii_RxD[6]
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.239   405.836    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                         clock pessimism             -0.495   405.341    
                         clock uncertainty           -0.222   405.119    
    SLICE_X3Y218         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025   405.144    i_gmii2rgmii/Gmii_RxD_sync_reg[6]
  -------------------------------------------------------------------
                         required time                        405.144    
                         arrival time                        -399.338    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_mux1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        1.535ns  (logic 0.177ns (11.531%)  route 1.358ns (88.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 404.367 - 400.000 ) 
    Source Clock Delay      (SCD):    4.289ns = ( 396.289 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.764ns (routing 0.901ns, distribution 0.863ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.009ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180   394.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.764   396.289    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y212         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080   396.369 f  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[1]/Q
                         net (fo=41, routed)          0.234   396.603    i_gmii2rgmii/i_rgmii_gmii/BitRate_reg_n_0_[1]
    SLICE_X7Y209         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097   396.700 f  i_gmii2rgmii/i_rgmii_gmii/Speed100En_INST_0/O
                         net (fo=2, routed)           1.124   397.824    i_gmii2rgmii/Speed100En
    BUFGCTRL_X0Y29       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux1/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
    X1Y0 (CLOCK_ROOT)    net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux1/I0
                         clock pessimism             -0.495   403.872    
                         clock uncertainty           -0.222   403.650    
    BUFGCTRL_X0Y29       BUFGCTRL (Setup_BUFGCTRL_I0_CE0)
                                                      0.005   403.655    i_gmii2rgmii/i_rgmii_mux1
  -------------------------------------------------------------------
                         required time                        403.655    
                         arrival time                        -397.824    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxDv_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        3.003ns  (logic 0.080ns (2.664%)  route 2.923ns (97.336%))
  Logic Levels:           0  
  Clock Path Skew:        1.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 405.842 - 400.000 ) 
    Source Clock Delay      (SCD):    4.309ns = ( 396.309 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.784ns (routing 0.901ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.577ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180   394.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.784   396.309    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080   396.389 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/Q
                         net (fo=1, routed)           2.923   399.312    i_gmii2rgmii/Gmii_RxDv
    SLICE_X4Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.245   405.842    i_gmii2rgmii/GMII_tx_clk
    SLICE_X4Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                         clock pessimism             -0.495   405.347    
                         clock uncertainty           -0.222   405.125    
    SLICE_X4Y218         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025   405.150    i_gmii2rgmii/Gmii_RxDv_sync_reg
  -------------------------------------------------------------------
                         required time                        405.150    
                         arrival time                        -399.312    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxEr_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        2.991ns  (logic 0.078ns (2.608%)  route 2.913ns (97.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 405.836 - 400.000 ) 
    Source Clock Delay      (SCD):    4.292ns = ( 396.292 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.767ns (routing 0.901ns, distribution 0.866ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.577ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180   394.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.767   396.292    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y209         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078   396.370 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/Q
                         net (fo=2, routed)           2.913   399.283    i_gmii2rgmii/Gmii_RxEr
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.239   405.836    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                         clock pessimism             -0.495   405.341    
                         clock uncertainty           -0.222   405.119    
    SLICE_X3Y218         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025   405.144    i_gmii2rgmii/Gmii_RxEr_sync_reg
  -------------------------------------------------------------------
                         required time                        405.144    
                         arrival time                        -399.283    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Clk2_5 rise@400.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@392.000ns)
  Data Path Delay:        2.961ns  (logic 0.078ns (2.634%)  route 2.883ns (97.366%))
  Logic Levels:           0  
  Clock Path Skew:        1.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 405.836 - 400.000 ) 
    Source Clock Delay      (SCD):    4.309ns = ( 396.309 - 392.000 ) 
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.784ns (routing 0.901ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.577ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                    392.000   392.000 r  
    PS8_X0Y0             PS8                          0.000   392.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171   392.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028   392.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180   394.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   394.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   394.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   394.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.784   396.309    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078   396.387 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/Q
                         net (fo=1, routed)           2.883   399.270    i_gmii2rgmii/Gmii_RxD[7]
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)   400.000   400.000 r  
    PS8_X0Y0             PS8                          0.000   400.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135   400.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025   400.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957   402.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630   402.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.224   402.971    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132   403.103 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.264   404.367    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.446 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.072   404.518    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   404.597 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.239   405.836    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                         clock pessimism             -0.495   405.341    
                         clock uncertainty           -0.222   405.119    
    SLICE_X3Y218         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025   405.144    i_gmii2rgmii/Gmii_RxD_sync_reg[7]
  -------------------------------------------------------------------
                         required time                        405.144    
                         arrival time                        -399.270    
  -------------------------------------------------------------------
                         slack                                  5.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.058ns (2.938%)  route 1.916ns (97.062%))
  Logic Levels:           0  
  Clock Path Skew:        1.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.725ns
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.567ns (routing 0.819ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.633ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.567     4.553    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y211         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     4.611 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[1]/Q
                         net (fo=1, routed)           1.916     6.527    i_gmii2rgmii/Gmii_RxD[1]
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.404     5.725    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[1]/C
                         clock pessimism              0.495     6.220    
                         clock uncertainty            0.222     6.442    
    SLICE_X3Y218         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     6.504    i_gmii2rgmii/Gmii_RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.504    
                         arrival time                           6.527    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.058ns (2.883%)  route 1.954ns (97.117%))
  Logic Levels:           0  
  Clock Path Skew:        1.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.725ns
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.567ns (routing 0.819ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.633ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.567     4.553    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     4.611 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[7]/Q
                         net (fo=1, routed)           1.954     6.565    i_gmii2rgmii/Gmii_RxD[7]
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.404     5.725    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[7]/C
                         clock pessimism              0.495     6.220    
                         clock uncertainty            0.222     6.442    
    SLICE_X3Y218         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     6.504    i_gmii2rgmii/Gmii_RxD_sync_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.504    
                         arrival time                           6.565    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxDv_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.060ns (2.900%)  route 2.009ns (97.100%))
  Logic Levels:           0  
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.730ns
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.567ns (routing 0.819ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.633ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.567     4.553    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     4.613 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxDv_reg/Q
                         net (fo=1, routed)           2.009     6.622    i_gmii2rgmii/Gmii_RxDv
    SLICE_X4Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.409     5.730    i_gmii2rgmii/GMII_tx_clk
    SLICE_X4Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxDv_sync_reg/C
                         clock pessimism              0.495     6.225    
                         clock uncertainty            0.222     6.447    
    SLICE_X4Y218         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     6.507    i_gmii2rgmii/Gmii_RxDv_sync_reg
  -------------------------------------------------------------------
                         required time                         -6.507    
                         arrival time                           6.622    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.059ns (2.853%)  route 2.009ns (97.147%))
  Logic Levels:           0  
  Clock Path Skew:        1.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.725ns
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.567ns (routing 0.819ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.633ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.567     4.553    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     4.612 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[6]/Q
                         net (fo=1, routed)           2.009     6.621    i_gmii2rgmii/Gmii_RxD[6]
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.404     5.725    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[6]/C
                         clock pessimism              0.495     6.220    
                         clock uncertainty            0.222     6.442    
    SLICE_X3Y218         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     6.502    i_gmii2rgmii/Gmii_RxD_sync_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.502    
                         arrival time                           6.621    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxEr_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.058ns (2.795%)  route 2.017ns (97.205%))
  Logic Levels:           0  
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.725ns
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.561ns (routing 0.819ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.633ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.561     4.547    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y209         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y209         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     4.605 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxEr_reg/Q
                         net (fo=2, routed)           2.017     6.622    i_gmii2rgmii/Gmii_RxEr
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.404     5.725    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxEr_sync_reg/C
                         clock pessimism              0.495     6.220    
                         clock uncertainty            0.222     6.442    
    SLICE_X3Y218         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     6.502    i_gmii2rgmii/Gmii_RxEr_sync_reg
  -------------------------------------------------------------------
                         required time                         -6.502    
                         arrival time                           6.622    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.058ns (2.737%)  route 2.061ns (97.263%))
  Logic Levels:           0  
  Clock Path Skew:        1.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.725ns
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.567ns (routing 0.819ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.633ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     0.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957     2.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     2.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.567     4.553    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.611 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[0]/Q
                         net (fo=1, routed)           2.061     6.672    i_gmii2rgmii/Gmii_RxD[0]
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.255     2.507    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     2.659 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           1.394     4.053    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.145 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.084     4.229    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092     4.321 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          1.404     5.725    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[0]/C
                         clock pessimism              0.495     6.220    
                         clock uncertainty            0.222     6.442    
    SLICE_X3Y218         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     6.502    i_gmii2rgmii/Gmii_RxD_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.502    
                         arrival time                           6.672    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_mux0/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.061ns (8.311%)  route 0.673ns (91.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.973ns (routing 0.495ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.056ns (routing 0.004ns, distribution 0.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.973     2.667    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.706 f  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/Q
                         net (fo=41, routed)          0.117     2.823    i_gmii2rgmii/i_rgmii_gmii/BitRate_reg_n_0_[0]
    SLICE_X5Y211         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.022     2.845 f  i_gmii2rgmii/i_rgmii_gmii/Speed1000En_INST_0/O
                         net (fo=3, routed)           0.556     3.401    i_gmii2rgmii/Speed1000En
    BUFGCTRL_X0Y28       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux0/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.352    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.453 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.852     2.305    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.366 r  i_gmii2rgmii/i_rgmii_mux1/O
    X1Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.056     2.422    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux0/I0
                         clock pessimism              0.351     2.773    
                         clock uncertainty            0.222     2.995    
    BUFGCTRL_X0Y28       BUFGCTRL (Hold_BUFGCTRL_I0_CE0)
                                                      0.135     3.130    i_gmii2rgmii/i_rgmii_mux0
  -------------------------------------------------------------------
                         required time                         -3.130    
                         arrival time                           3.401    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.039ns (2.252%)  route 1.693ns (97.748%))
  Logic Levels:           0  
  Clock Path Skew:        1.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.981ns (routing 0.495ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.885ns (routing 0.383ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.981     2.675    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y211         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y211         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.714 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[2]/Q
                         net (fo=1, routed)           1.693     4.407    i_gmii2rgmii/Gmii_RxD[2]
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.352    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.453 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.852     2.305    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.366 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.422    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.483 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.885     3.368    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[2]/C
                         clock pessimism              0.351     3.719    
                         clock uncertainty            0.222     3.941    
    SLICE_X3Y218         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     3.987    i_gmii2rgmii/Gmii_RxD_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.987    
                         arrival time                           4.407    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_mux1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.063ns (8.161%)  route 0.709ns (91.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.973ns (routing 0.495ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.852ns (routing 0.007ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.973     2.667    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X6Y212         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y212         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.706 r  i_gmii2rgmii/i_rgmii_gmii/BitRate_reg[0]/Q
                         net (fo=41, routed)          0.134     2.840    i_gmii2rgmii/i_rgmii_gmii/BitRate_reg_n_0_[0]
    SLICE_X7Y209         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.024     2.864 f  i_gmii2rgmii/i_rgmii_gmii/Speed100En_INST_0/O
                         net (fo=2, routed)           0.575     3.439    i_gmii2rgmii/Speed100En
    BUFGCTRL_X0Y29       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux1/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.352    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.453 r  i_gmii2rgmii/i_rgmii_Div4/O
    X1Y0 (CLOCK_ROOT)    net (fo=1, routed)           0.852     2.305    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL                                     r  i_gmii2rgmii/i_rgmii_mux1/I0
                         clock pessimism              0.351     2.656    
                         clock uncertainty            0.222     2.878    
    BUFGCTRL_X0Y29       BUFGCTRL (Hold_BUFGCTRL_I0_CE0)
                                                      0.135     3.013    i_gmii2rgmii/i_rgmii_mux1
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.439    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk2_5  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             Clk2_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk2_5 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.041ns (2.324%)  route 1.723ns (97.676%))
  Logic Levels:           0  
  Clock Path Skew:        1.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.981ns (routing 0.495ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.885ns (routing 0.383ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.981     2.675    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y210         FDRE                                         r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.716 r  i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD_reg[4]/Q
                         net (fo=1, routed)           1.723     4.439    i_gmii2rgmii/Gmii_RxD[4]
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk2_5 rise edge)     0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.172     1.352    i_gmii2rgmii/lopt
    BUFGCE_DIV_X0Y2      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.453 r  i_gmii2rgmii/i_rgmii_Div4/O
                         net (fo=1, routed)           0.852     2.305    i_gmii2rgmii/Clk2_5
    BUFGCTRL_X0Y29       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.366 r  i_gmii2rgmii/i_rgmii_mux1/O
                         net (fo=1, routed)           0.056     2.422    i_gmii2rgmii/Clk_mux0
    BUFGCTRL_X0Y28       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     2.483 r  i_gmii2rgmii/i_rgmii_mux0/O
    X0Y3 (CLOCK_ROOT)    net (fo=12, routed)          0.885     3.368    i_gmii2rgmii/GMII_tx_clk
    SLICE_X3Y218         FDRE                                         r  i_gmii2rgmii/Gmii_RxD_sync_reg[4]/C
                         clock pessimism              0.351     3.719    
                         clock uncertainty            0.222     3.941    
    SLICE_X3Y218         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     3.988    i_gmii2rgmii/Gmii_RxD_sync_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.988    
                         arrival time                           4.439    
  -------------------------------------------------------------------
                         slack                                  0.451    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.887ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.887ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.466ns  (logic 0.076ns (16.309%)  route 0.390ns (83.691%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X35Y50         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.390     0.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X35Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.328    13.328    
    SLICE_X35Y50         FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    13.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                 12.887    

Slack (MET) :             13.001ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.352ns  (logic 0.076ns (21.591%)  route 0.276ns (78.409%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X35Y51         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.276     0.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X35Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.328    13.328    
    SLICE_X35Y49         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    13.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                 13.001    

Slack (MET) :             13.052ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.301ns  (logic 0.076ns (25.249%)  route 0.225ns (74.751%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X35Y50         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.225     0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X35Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.328    13.328    
    SLICE_X35Y50         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    13.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                 13.052    

Slack (MET) :             13.061ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.292ns  (logic 0.079ns (27.055%)  route 0.213ns (72.945%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X30Y56         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.213     0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X30Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.328    13.328    
    SLICE_X30Y56         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    13.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                 13.061    

Slack (MET) :             13.071ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.282ns  (logic 0.077ns (27.305%)  route 0.205ns (72.695%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X29Y56         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.205     0.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X29Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.328    13.328    
    SLICE_X29Y56         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    13.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                 13.071    

Slack (MET) :             13.073ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.280ns  (logic 0.079ns (28.214%)  route 0.201ns (71.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X30Y56         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.201     0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X30Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.328    13.328    
    SLICE_X30Y56         FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    13.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                 13.073    

Slack (MET) :             13.106ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.247ns  (logic 0.080ns (32.389%)  route 0.167ns (67.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X35Y51         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.167     0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X35Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.328    13.328    
    SLICE_X35Y49         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    13.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                 13.106    

Slack (MET) :             13.109ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.328ns  (MaxDelay Path 13.328ns)
  Data Path Delay:        0.244ns  (logic 0.080ns (32.787%)  route 0.164ns (67.213%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.328ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X30Y56         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.164     0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X30Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.328    13.328    
    SLICE_X30Y55         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    13.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                 13.109    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RGMII_RX_CLK
  To Clock:  RGMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        7.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.149ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.656ns  (logic 0.178ns (27.134%)  route 0.478ns (72.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 11.814 - 10.000 ) 
    Source Clock Delay      (SCD):    2.529ns = ( 4.529 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.280ns (routing 0.412ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.376ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.280     4.529    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X8Y204         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y204         FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     4.608 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.225     4.833    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X7Y207         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     4.932 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.253     5.185    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X7Y207         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.111    11.814    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/C
                         clock pessimism              0.621    12.436    
                         clock uncertainty           -0.035    12.400    
    SLICE_X7Y207         FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    12.334    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                          -5.185    
  -------------------------------------------------------------------
                         slack                                  7.149    

Slack (MET) :             7.149ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.656ns  (logic 0.178ns (27.134%)  route 0.478ns (72.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 11.814 - 10.000 ) 
    Source Clock Delay      (SCD):    2.529ns = ( 4.529 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.280ns (routing 0.412ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.376ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.280     4.529    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X8Y204         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y204         FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     4.608 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.225     4.833    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X7Y207         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     4.932 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.253     5.185    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X7Y207         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.111    11.814    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/C
                         clock pessimism              0.621    12.436    
                         clock uncertainty           -0.035    12.400    
    SLICE_X7Y207         FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.066    12.334    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                          -5.185    
  -------------------------------------------------------------------
                         slack                                  7.149    

Slack (MET) :             7.149ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.656ns  (logic 0.178ns (27.134%)  route 0.478ns (72.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 11.814 - 10.000 ) 
    Source Clock Delay      (SCD):    2.529ns = ( 4.529 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.280ns (routing 0.412ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.376ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.280     4.529    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X8Y204         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y204         FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     4.608 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.225     4.833    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X7Y207         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     4.932 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.253     5.185    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X7Y207         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.111    11.814    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/C
                         clock pessimism              0.621    12.436    
                         clock uncertainty           -0.035    12.400    
    SLICE_X7Y207         FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.066    12.334    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                          -5.185    
  -------------------------------------------------------------------
                         slack                                  7.149    

Slack (MET) :             7.149ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.656ns  (logic 0.178ns (27.134%)  route 0.478ns (72.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 11.814 - 10.000 ) 
    Source Clock Delay      (SCD):    2.529ns = ( 4.529 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.280ns (routing 0.412ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.376ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.280     4.529    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X8Y204         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y204         FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     4.608 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.225     4.833    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X7Y207         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     4.932 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.253     5.185    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X7Y207         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.111    11.814    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/C
                         clock pessimism              0.621    12.436    
                         clock uncertainty           -0.035    12.400    
    SLICE_X7Y207         FDPE (Recov_FFF2_SLICEM_C_PRE)
                                                     -0.066    12.334    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                          -5.185    
  -------------------------------------------------------------------
                         slack                                  7.149    

Slack (MET) :             7.149ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.656ns  (logic 0.178ns (27.134%)  route 0.478ns (72.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 11.814 - 10.000 ) 
    Source Clock Delay      (SCD):    2.529ns = ( 4.529 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.280ns (routing 0.412ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.376ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.280     4.529    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X8Y204         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y204         FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     4.608 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.225     4.833    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X7Y207         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     4.932 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.253     5.185    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X7Y207         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.111    11.814    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/C
                         clock pessimism              0.621    12.436    
                         clock uncertainty           -0.035    12.400    
    SLICE_X7Y207         FDPE (Recov_GFF_SLICEM_C_PRE)
                                                     -0.066    12.334    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                          -5.185    
  -------------------------------------------------------------------
                         slack                                  7.149    

Slack (MET) :             7.149ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/PRE
                            (recovery check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RX_CLK rise@10.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.656ns  (logic 0.178ns (27.134%)  route 0.478ns (72.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.814ns = ( 11.814 - 10.000 ) 
    Source Clock Delay      (SCD):    2.529ns = ( 4.529 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.280ns (routing 0.412ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.376ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.017     3.017 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.017    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.017 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     3.221    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.249 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.280     4.529    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X8Y204         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y204         FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     4.608 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.225     4.833    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X7Y207         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     4.932 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.253     5.185    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X7Y207         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                     10.000    10.000 r  
    G11                                               0.000    10.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000    10.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.510    10.510 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.510    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    10.510 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169    10.679    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    10.703 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          1.111    11.814    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                         clock pessimism              0.621    12.436    
                         clock uncertainty           -0.035    12.400    
    SLICE_X7Y207         FDPE (Recov_GFF2_SLICEM_C_PRE)
                                                     -0.066    12.334    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                          -5.185    
  -------------------------------------------------------------------
                         slack                                  7.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.310ns  (logic 0.076ns (24.516%)  route 0.234ns (75.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 3.572 - 2.000 ) 
    Source Clock Delay      (SCD):    1.168ns = ( 3.168 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      0.709ns (routing 0.228ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.252ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     2.442    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.459 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.709     3.168    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X8Y204         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y204         FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     3.208 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.122     3.330    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X7Y207         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.036     3.366 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.112     3.478    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X7Y207         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     2.752    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.771 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.801     3.572    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]/C
                         clock pessimism             -0.361     3.211    
    SLICE_X7Y207         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     3.191    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.191    
                         arrival time                           3.478    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.310ns  (logic 0.076ns (24.516%)  route 0.234ns (75.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 3.572 - 2.000 ) 
    Source Clock Delay      (SCD):    1.168ns = ( 3.168 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      0.709ns (routing 0.228ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.252ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     2.442    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.459 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.709     3.168    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X8Y204         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y204         FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     3.208 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.122     3.330    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X7Y207         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.036     3.366 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.112     3.478    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X7Y207         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     2.752    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.771 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.801     3.572    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]/C
                         clock pessimism             -0.361     3.211    
    SLICE_X7Y207         FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     3.191    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.191    
                         arrival time                           3.478    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.310ns  (logic 0.076ns (24.516%)  route 0.234ns (75.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 3.572 - 2.000 ) 
    Source Clock Delay      (SCD):    1.168ns = ( 3.168 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      0.709ns (routing 0.228ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.252ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     2.442    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.459 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.709     3.168    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X8Y204         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y204         FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     3.208 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.122     3.330    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X7Y207         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.036     3.366 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.112     3.478    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X7Y207         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     2.752    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.771 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.801     3.572    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]/C
                         clock pessimism             -0.361     3.211    
    SLICE_X7Y207         FDPE (Remov_FFF_SLICEM_C_PRE)
                                                     -0.020     3.191    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.191    
                         arrival time                           3.478    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.310ns  (logic 0.076ns (24.516%)  route 0.234ns (75.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 3.572 - 2.000 ) 
    Source Clock Delay      (SCD):    1.168ns = ( 3.168 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      0.709ns (routing 0.228ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.252ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     2.442    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.459 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.709     3.168    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X8Y204         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y204         FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     3.208 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.122     3.330    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X7Y207         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.036     3.366 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.112     3.478    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X7Y207         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     2.752    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.771 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.801     3.572    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]/C
                         clock pessimism             -0.361     3.211    
    SLICE_X7Y207         FDPE (Remov_FFF2_SLICEM_C_PRE)
                                                     -0.020     3.191    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.191    
                         arrival time                           3.478    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.310ns  (logic 0.076ns (24.516%)  route 0.234ns (75.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 3.572 - 2.000 ) 
    Source Clock Delay      (SCD):    1.168ns = ( 3.168 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      0.709ns (routing 0.228ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.252ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     2.442    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.459 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.709     3.168    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X8Y204         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y204         FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     3.208 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.122     3.330    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X7Y207         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.036     3.366 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.112     3.478    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X7Y207         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     2.752    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.771 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.801     3.572    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]/C
                         clock pessimism             -0.361     3.211    
    SLICE_X7Y207         FDPE (Remov_GFF_SLICEM_C_PRE)
                                                     -0.020     3.191    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.191    
                         arrival time                           3.478    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthRxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/PRE
                            (removal check against rising-edge clock RGMII_RX_CLK  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RX_CLK rise@2.000ns - RGMII_RX_CLK rise@2.000ns)
  Data Path Delay:        0.310ns  (logic 0.076ns (24.516%)  route 0.234ns (75.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 3.572 - 2.000 ) 
    Source Clock Delay      (SCD):    1.168ns = ( 3.168 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      0.709ns (routing 0.228ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.252ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.351     2.351 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.351    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.351 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     2.442    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     2.459 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.709     3.168    i_gmii2rgmii/RGMII_rxclk_buf
    SLICE_X8Y204         FDPE                                         r  i_gmii2rgmii/EthRxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y204         FDPE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     3.208 f  i_gmii2rgmii/EthRxRstChain_reg[3]/Q
                         net (fo=17, routed)          0.122     3.330    i_gmii2rgmii/i_rgmii_gmii/Rgmii_RxD_Reg_reg[7]_0[0]
    SLICE_X7Y207         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.036     3.366 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.112     3.478    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0
    SLICE_X7Y207         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RX_CLK rise edge)
                                                      2.000     2.000 r  
    G11                                               0.000     2.000 r  ETH1_RXCLK (IN)
                         net (fo=0)                   0.000     2.000    ETH1_RXCLK_IBUF_inst/I
    G11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.639     2.639 r  ETH1_RXCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.639    ETH1_RXCLK_IBUF_inst/OUT
    G11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.639 r  ETH1_RXCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     2.752    i_gmii2rgmii/RGMII_rxclk
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.771 r  i_gmii2rgmii/i_rgmii_rxclk_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=82, routed)          0.801     3.572    i_gmii2rgmii/i_rgmii_gmii/CLK
    SLICE_X7Y207         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]/C
                         clock pessimism             -0.361     3.211    
    SLICE_X7Y207         FDPE (Remov_GFF2_SLICEM_C_PRE)
                                                     -0.020     3.191    i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.191    
                         arrival time                           3.478    
  -------------------------------------------------------------------
                         slack                                  0.287    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_Mercury_XU5_clk_wiz_0_0
  To Clock:  clk_out1_Mercury_XU5_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.203ns (27.067%)  route 0.547ns (72.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.545ns = ( 12.545 - 8.000 ) 
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.772ns (routing 0.901ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.819ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.772     4.297    i_gmii2rgmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y205         FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.377 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.111     4.488    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X7Y207         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     4.611 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.436     5.047    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X5Y207         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.559    12.545    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y207         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                         clock pessimism             -0.340    12.205    
                         clock uncertainty           -0.072    12.133    
    SLICE_X5Y207         FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.066    12.067    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.203ns (29.722%)  route 0.480ns (70.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 12.551 - 8.000 ) 
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.772ns (routing 0.901ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.819ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.772     4.297    i_gmii2rgmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y205         FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.377 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.111     4.488    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X7Y207         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     4.611 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.369     4.980    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X7Y205         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.565    12.551    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/C
                         clock pessimism             -0.279    12.272    
                         clock uncertainty           -0.072    12.199    
    SLICE_X7Y205         FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    12.133    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.133    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.203ns (29.722%)  route 0.480ns (70.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 12.551 - 8.000 ) 
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.772ns (routing 0.901ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.819ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.772     4.297    i_gmii2rgmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y205         FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.377 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.111     4.488    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X7Y207         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     4.611 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.369     4.980    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X7Y205         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.565    12.551    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/C
                         clock pessimism             -0.279    12.272    
                         clock uncertainty           -0.072    12.199    
    SLICE_X7Y205         FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.066    12.133    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.133    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.203ns (29.722%)  route 0.480ns (70.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 12.551 - 8.000 ) 
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.772ns (routing 0.901ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.819ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.772     4.297    i_gmii2rgmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y205         FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.377 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.111     4.488    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X7Y207         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     4.611 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.369     4.980    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X7Y205         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.565    12.551    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/C
                         clock pessimism             -0.279    12.272    
                         clock uncertainty           -0.072    12.199    
    SLICE_X7Y205         FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.066    12.133    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.133    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.203ns (29.722%)  route 0.480ns (70.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 12.551 - 8.000 ) 
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.772ns (routing 0.901ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.819ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.772     4.297    i_gmii2rgmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y205         FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.377 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.111     4.488    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X7Y207         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     4.611 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.369     4.980    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X7Y205         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.565    12.551    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/C
                         clock pessimism             -0.279    12.272    
                         clock uncertainty           -0.072    12.199    
    SLICE_X7Y205         FDPE (Recov_FFF2_SLICEM_C_PRE)
                                                     -0.066    12.133    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.133    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@8.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.203ns (29.722%)  route 0.480ns (70.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 12.551 - 8.000 ) 
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.772ns (routing 0.901ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.819ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.171     0.171    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.199 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          2.180     2.379    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.252 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.497    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.525 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.772     4.297    i_gmii2rgmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y205         FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     4.377 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.111     4.488    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X7Y207         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     4.611 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.369     4.980    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X7Y205         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    PS8_X0Y0             PS8                          0.000     8.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.135     8.135    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     8.160 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.957    10.117    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    10.747 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    10.962    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.986 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.565    12.551    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/C
                         clock pessimism             -0.279    12.272    
                         clock uncertainty           -0.072    12.199    
    SLICE_X7Y205         FDPE (Recov_GFF_SLICEM_C_PRE)
                                                     -0.066    12.133    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.133    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                  7.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.090ns (28.754%)  route 0.223ns (71.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      0.980ns (routing 0.495ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.552ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.980     2.674    i_gmii2rgmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y205         FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.714 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.057     2.771    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X7Y207         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.050     2.821 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.166     2.987    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X7Y205         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.108     2.473    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]/C
                         clock pessimism              0.212     2.685    
    SLICE_X7Y205         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     2.665    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.090ns (28.754%)  route 0.223ns (71.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      0.980ns (routing 0.495ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.552ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.980     2.674    i_gmii2rgmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y205         FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.714 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.057     2.771    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X7Y207         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.050     2.821 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.166     2.987    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X7Y205         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.108     2.473    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]/C
                         clock pessimism              0.212     2.685    
    SLICE_X7Y205         FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     2.665    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.090ns (28.754%)  route 0.223ns (71.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      0.980ns (routing 0.495ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.552ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.980     2.674    i_gmii2rgmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y205         FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.714 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.057     2.771    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X7Y207         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.050     2.821 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.166     2.987    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X7Y205         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.108     2.473    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]/C
                         clock pessimism              0.212     2.685    
    SLICE_X7Y205         FDPE (Remov_FFF_SLICEM_C_PRE)
                                                     -0.020     2.665    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.090ns (28.754%)  route 0.223ns (71.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      0.980ns (routing 0.495ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.552ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.980     2.674    i_gmii2rgmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y205         FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.714 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.057     2.771    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X7Y207         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.050     2.821 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.166     2.987    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X7Y205         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.108     2.473    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]/C
                         clock pessimism              0.212     2.685    
    SLICE_X7Y205         FDPE (Remov_FFF2_SLICEM_C_PRE)
                                                     -0.020     2.665    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.090ns (28.754%)  route 0.223ns (71.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      0.980ns (routing 0.495ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.552ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.980     2.674    i_gmii2rgmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y205         FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.714 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.057     2.771    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X7Y207         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.050     2.821 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.166     2.987    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X7Y205         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.108     2.473    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]/C
                         clock pessimism              0.212     2.685    
    SLICE_X7Y205         FDPE (Remov_GFF_SLICEM_C_PRE)
                                                     -0.020     2.665    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 i_gmii2rgmii/EthTxRstChain_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/PRE
                            (removal check against rising-edge clock clk_out1_Mercury_XU5_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns - clk_out1_Mercury_XU5_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.090ns (25.714%)  route 0.260ns (74.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.471ns
    Source Clock Delay      (SCD):    2.674ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Net Delay (Source):      0.980ns (routing 0.495ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.552ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.190     1.301    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.531 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.677    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.694 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         0.980     2.674    i_gmii2rgmii/Clk125
    SLICE_X7Y205         FDPE                                         r  i_gmii2rgmii/EthTxRstChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y205         FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.714 f  i_gmii2rgmii/EthTxRstChain_reg[3]/Q
                         net (fo=40, routed)          0.057     2.771    i_gmii2rgmii/i_rgmii_gmii/Q[0]
    SLICE_X7Y207         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.050     2.821 f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg[5]_i_1/O
                         net (fo=6, routed)           0.203     3.024    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0
    SLICE_X5Y207         FDPE                                         f  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Mercury_XU5_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    Mercury_XU5_i/zynq_ultra_ps_e/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y94        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  Mercury_XU5_i/zynq_ultra_ps_e/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=25, routed)          1.337     1.475    Mercury_XU5_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.180 r  Mercury_XU5_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.346    Mercury_XU5_i/clk_wiz_0/inst/clk_out1_Mercury_XU5_clk_wiz_0_0
    BUFGCE_X0Y12         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.365 r  Mercury_XU5_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=127, routed)         1.106     2.471    i_gmii2rgmii/i_rgmii_gmii/Clk125
    SLICE_X5Y207         FDPE                                         r  i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]/C
                         clock pessimism              0.246     2.717    
    SLICE_X5Y207         FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     2.697    i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.327    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.329ns (16.549%)  route 1.659ns (83.451%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.598ns = ( 52.598 - 50.000 ) 
    Source Clock Delay      (SCD):    7.206ns
    Clock Pessimism Removal (CPR):    4.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.298ns (routing 0.171ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.155ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.908 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.298     7.206    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y147        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.229     7.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y147        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.173     7.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y146        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.158     7.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.257     9.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.010    52.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.336    56.934    
                         clock uncertainty           -0.035    56.899    
    SLICE_X34Y98         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    56.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         56.833    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                 47.639    

Slack (MET) :             47.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.329ns (16.549%)  route 1.659ns (83.451%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.598ns = ( 52.598 - 50.000 ) 
    Source Clock Delay      (SCD):    7.206ns
    Clock Pessimism Removal (CPR):    4.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.298ns (routing 0.171ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.155ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.908 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.298     7.206    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y147        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.229     7.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y147        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.173     7.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y146        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.158     7.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.257     9.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.010    52.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.336    56.934    
                         clock uncertainty           -0.035    56.899    
    SLICE_X34Y98         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    56.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         56.833    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                 47.639    

Slack (MET) :             47.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.329ns (16.549%)  route 1.659ns (83.451%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.598ns = ( 52.598 - 50.000 ) 
    Source Clock Delay      (SCD):    7.206ns
    Clock Pessimism Removal (CPR):    4.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.298ns (routing 0.171ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.155ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.908 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.298     7.206    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y147        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.229     7.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y147        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.173     7.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y146        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.158     7.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.257     9.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.010    52.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.336    56.934    
                         clock uncertainty           -0.035    56.899    
    SLICE_X34Y98         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    56.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         56.833    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                 47.639    

Slack (MET) :             47.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.329ns (16.549%)  route 1.659ns (83.451%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.598ns = ( 52.598 - 50.000 ) 
    Source Clock Delay      (SCD):    7.206ns
    Clock Pessimism Removal (CPR):    4.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.298ns (routing 0.171ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.155ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.908 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.298     7.206    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y147        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.229     7.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y147        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.173     7.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y146        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.158     7.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.257     9.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.010    52.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.336    56.934    
                         clock uncertainty           -0.035    56.899    
    SLICE_X34Y98         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    56.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         56.833    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                 47.639    

Slack (MET) :             47.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.329ns (16.549%)  route 1.659ns (83.451%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.598ns = ( 52.598 - 50.000 ) 
    Source Clock Delay      (SCD):    7.206ns
    Clock Pessimism Removal (CPR):    4.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.298ns (routing 0.171ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.155ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.908 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.298     7.206    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y147        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.229     7.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y147        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.173     7.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y146        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.158     7.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.257     9.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.010    52.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.336    56.934    
                         clock uncertainty           -0.035    56.899    
    SLICE_X34Y98         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    56.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         56.833    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                 47.639    

Slack (MET) :             47.725ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.329ns (17.288%)  route 1.574ns (82.711%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 52.599 - 50.000 ) 
    Source Clock Delay      (SCD):    7.206ns
    Clock Pessimism Removal (CPR):    4.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.298ns (routing 0.171ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.155ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.908 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.298     7.206    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y147        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.229     7.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y147        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.173     7.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y146        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.158     7.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.172     9.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.011    52.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.336    56.935    
                         clock uncertainty           -0.035    56.900    
    SLICE_X34Y99         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    56.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         56.834    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                 47.725    

Slack (MET) :             47.725ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.329ns (17.288%)  route 1.574ns (82.711%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 52.599 - 50.000 ) 
    Source Clock Delay      (SCD):    7.206ns
    Clock Pessimism Removal (CPR):    4.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.298ns (routing 0.171ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.155ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.908 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.298     7.206    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y147        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.229     7.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y147        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.173     7.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y146        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.158     7.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.172     9.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.011    52.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.336    56.935    
                         clock uncertainty           -0.035    56.900    
    SLICE_X34Y99         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    56.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         56.834    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                 47.725    

Slack (MET) :             47.725ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.329ns (17.288%)  route 1.574ns (82.711%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 52.599 - 50.000 ) 
    Source Clock Delay      (SCD):    7.206ns
    Clock Pessimism Removal (CPR):    4.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.298ns (routing 0.171ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.155ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.908 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.298     7.206    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y147        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.229     7.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y147        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.173     7.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y146        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.158     7.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.172     9.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.011    52.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X34Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.336    56.935    
                         clock uncertainty           -0.035    56.900    
    SLICE_X34Y99         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    56.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         56.834    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                 47.725    

Slack (MET) :             47.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.329ns (18.525%)  route 1.447ns (81.475%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 52.599 - 50.000 ) 
    Source Clock Delay      (SCD):    7.206ns
    Clock Pessimism Removal (CPR):    4.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.298ns (routing 0.171ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.155ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.908 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.298     7.206    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y147        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.229     7.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y147        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.173     7.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y146        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.158     7.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.045     8.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.011    52.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.336    56.935    
                         clock uncertainty           -0.035    56.900    
    SLICE_X37Y100        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    56.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         56.834    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                 47.852    

Slack (MET) :             47.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.329ns (18.525%)  route 1.447ns (81.475%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 52.599 - 50.000 ) 
    Source Clock Delay      (SCD):    7.206ns
    Clock Pessimism Removal (CPR):    4.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.298ns (routing 0.171ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.155ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.908 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.298     7.206    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y147        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     7.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.229     7.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y147        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     7.606 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.173     7.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X47Y146        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.158     7.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.045     8.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.099    51.564    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.588 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.011    52.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.336    56.935    
                         clock uncertainty           -0.035    56.900    
    SLICE_X37Y100        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    56.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         56.834    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                 47.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.170ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    4.176ns
  Clock Net Delay (Source):      0.658ns (routing 0.096ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.756ns (routing 0.108ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.658     1.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.013 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.090     2.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y48         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.756     6.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.176     1.994    
    SLICE_X36Y48         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.161ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    4.176ns
  Clock Net Delay (Source):      0.649ns (routing 0.096ns, distribution 0.553ns)
  Clock Net Delay (Destination): 0.747ns (routing 0.108ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.649     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.003 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.094     2.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X30Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.747     6.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X30Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.176     1.985    
    SLICE_X30Y55         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.161ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    4.176ns
  Clock Net Delay (Source):      0.649ns (routing 0.096ns, distribution 0.553ns)
  Clock Net Delay (Destination): 0.747ns (routing 0.108ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.649     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.003 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.094     2.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X30Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.747     6.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X30Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.176     1.985    
    SLICE_X30Y55         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.161ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    4.176ns
  Clock Net Delay (Source):      0.649ns (routing 0.096ns, distribution 0.553ns)
  Clock Net Delay (Destination): 0.747ns (routing 0.108ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.649     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.003 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.094     2.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X30Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.747     6.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X30Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -4.176     1.985    
    SLICE_X30Y55         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.161ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    4.176ns
  Clock Net Delay (Source):      0.649ns (routing 0.096ns, distribution 0.553ns)
  Clock Net Delay (Destination): 0.747ns (routing 0.108ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.649     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.003 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.094     2.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X30Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.747     6.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X30Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -4.176     1.985    
    SLICE_X30Y55         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.161ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    4.176ns
  Clock Net Delay (Source):      0.649ns (routing 0.096ns, distribution 0.553ns)
  Clock Net Delay (Destination): 0.747ns (routing 0.108ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.649     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X30Y54         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.003 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.094     2.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X30Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.747     6.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X30Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -4.176     1.985    
    SLICE_X30Y55         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.039ns (22.941%)  route 0.131ns (77.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.167ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    4.146ns
  Clock Net Delay (Source):      0.654ns (routing 0.096ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.108ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.654     1.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.131     2.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X33Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.753     6.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X33Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism             -4.146     2.021    
    SLICE_X33Y53         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.039ns (22.941%)  route 0.131ns (77.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.167ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    4.146ns
  Clock Net Delay (Source):      0.654ns (routing 0.096ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.108ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.654     1.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.131     2.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X33Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.753     6.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X33Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism             -4.146     2.021    
    SLICE_X33Y53         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.039ns (22.941%)  route 0.131ns (77.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.167ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    4.146ns
  Clock Net Delay (Source):      0.654ns (routing 0.096ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.108ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.654     1.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.131     2.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X33Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.753     6.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X33Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism             -4.146     2.021    
    SLICE_X33Y53         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.039ns (22.941%)  route 0.131ns (77.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.167ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    4.146ns
  Clock Net Delay (Source):      0.654ns (routing 0.096ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.108ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.833     1.298    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.654     1.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.131     2.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X33Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.095     5.395    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.753     6.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X33Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism             -4.146     2.021    
    SLICE_X33Y53         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       11.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.941ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.079ns (7.054%)  route 1.041ns (92.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 15.986 - 13.328 ) 
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.177ns (routing 0.171ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.155ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.177     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.317 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.041     3.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y78         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.021    15.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y78         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.561    15.426    
                         clock uncertainty           -0.061    15.364    
    SLICE_X34Y78         FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.066    15.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -3.358    
  -------------------------------------------------------------------
                         slack                                 11.941    

Slack (MET) :             11.994ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.079ns (7.369%)  route 0.993ns (92.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 15.991 - 13.328 ) 
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.177ns (routing 0.171ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.155ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.177     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.317 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.993     3.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y74         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.026    15.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism             -0.561    15.431    
                         clock uncertainty           -0.061    15.369    
    SLICE_X35Y74         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    15.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                 11.994    

Slack (MET) :             11.994ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.079ns (7.369%)  route 0.993ns (92.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 15.991 - 13.328 ) 
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.177ns (routing 0.171ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.155ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.177     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.317 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.993     3.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y74         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.026    15.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y74         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism             -0.561    15.431    
                         clock uncertainty           -0.061    15.369    
    SLICE_X35Y74         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    15.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                 11.994    

Slack (MET) :             11.999ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.079ns (7.349%)  route 0.996ns (92.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 15.999 - 13.328 ) 
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.177ns (routing 0.171ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.155ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.177     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.317 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.996     3.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.034    15.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.561    15.439    
                         clock uncertainty           -0.061    15.377    
    SLICE_X35Y69         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    15.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -3.313    
  -------------------------------------------------------------------
                         slack                                 11.999    

Slack (MET) :             11.999ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.079ns (7.349%)  route 0.996ns (92.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 15.999 - 13.328 ) 
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.177ns (routing 0.171ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.155ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.177     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.317 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.996     3.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.034    15.999    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism             -0.561    15.439    
                         clock uncertainty           -0.061    15.377    
    SLICE_X35Y68         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    15.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -3.313    
  -------------------------------------------------------------------
                         slack                                 11.999    

Slack (MET) :             12.002ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.079ns (7.446%)  route 0.982ns (92.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 15.988 - 13.328 ) 
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.177ns (routing 0.171ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.155ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.177     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.317 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.982     3.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.023    15.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.561    15.428    
                         clock uncertainty           -0.061    15.366    
    SLICE_X36Y81         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    15.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                 12.002    

Slack (MET) :             12.003ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.079ns (7.502%)  route 0.974ns (92.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 15.981 - 13.328 ) 
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.177ns (routing 0.171ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.155ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.177     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.317 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.974     3.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y78         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.016    15.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.561    15.421    
                         clock uncertainty           -0.061    15.359    
    SLICE_X36Y78         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    15.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -3.291    
  -------------------------------------------------------------------
                         slack                                 12.003    

Slack (MET) :             12.003ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.079ns (7.502%)  route 0.974ns (92.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 15.981 - 13.328 ) 
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.177ns (routing 0.171ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.155ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.177     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.317 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.974     3.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y78         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.016    15.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.561    15.421    
                         clock uncertainty           -0.061    15.359    
    SLICE_X36Y78         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    15.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -3.291    
  -------------------------------------------------------------------
                         slack                                 12.003    

Slack (MET) :             12.005ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.079ns (7.453%)  route 0.981ns (92.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 15.990 - 13.328 ) 
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.177ns (routing 0.171ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.155ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.177     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.317 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.981     3.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.025    15.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.561    15.430    
                         clock uncertainty           -0.061    15.368    
    SLICE_X36Y81         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    15.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 12.005    

Slack (MET) :             12.005ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.328ns  (mmcm_clkout5 rise@13.328ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.079ns (7.369%)  route 0.993ns (92.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 16.002 - 13.328 ) 
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    -0.561ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.177ns (routing 0.171ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.155ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.491     0.491 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.541    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.541 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     0.925    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     0.798 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     1.033    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.061 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.177     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.317 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.993     3.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X36Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.328    13.328 r  
    AD5                                               0.000    13.328 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000    13.328    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404    13.732 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.772    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.772 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333    14.105    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    14.735 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    14.941    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.965 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         1.037    16.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.561    15.442    
                         clock uncertainty           -0.061    15.380    
    SLICE_X36Y67         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    15.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                 12.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.039ns (22.286%)  route 0.136ns (77.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Net Delay (Source):      0.656ns (routing 0.096ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.108ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.656     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.136     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.753     1.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.331     1.592    
    SLICE_X34Y59         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.039ns (22.286%)  route 0.136ns (77.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Net Delay (Source):      0.656ns (routing 0.096ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.108ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.656     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.136     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y59         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.753     1.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.331     1.592    
    SLICE_X34Y59         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.039ns (21.788%)  route 0.140ns (78.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Net Delay (Source):      0.656ns (routing 0.096ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.754ns (routing 0.108ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.656     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X31Y52         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.140     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X30Y52         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.754     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y52         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.331     1.593    
    SLICE_X30Y52         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.038ns (25.000%)  route 0.114ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Net Delay (Source):      0.657ns (routing 0.096ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.759ns (routing 0.108ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.657     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.114     1.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X35Y52         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.759     1.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X35Y52         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.299     1.566    
    SLICE_X35Y52         FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.038ns (25.166%)  route 0.113ns (74.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Net Delay (Source):      0.657ns (routing 0.096ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.757ns (routing 0.108ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.657     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.113     1.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X35Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.757     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X35Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.299     1.564    
    SLICE_X35Y52         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.038ns (25.166%)  route 0.113ns (74.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Net Delay (Source):      0.657ns (routing 0.096ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.757ns (routing 0.108ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.657     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.113     1.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X35Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.757     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X35Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.299     1.564    
    SLICE_X35Y52         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.038ns (25.166%)  route 0.113ns (74.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Net Delay (Source):      0.657ns (routing 0.096ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.757ns (routing 0.108ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.657     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.113     1.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X35Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.757     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X35Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.299     1.564    
    SLICE_X35Y52         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.038ns (25.166%)  route 0.113ns (74.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Net Delay (Source):      0.657ns (routing 0.096ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.757ns (routing 0.108ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.657     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.113     1.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X35Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.757     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X35Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.299     1.564    
    SLICE_X35Y52         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.038ns (25.166%)  route 0.113ns (74.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Net Delay (Source):      0.657ns (routing 0.096ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.757ns (routing 0.108ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.657     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.113     1.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X35Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.757     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X35Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.299     1.564    
    SLICE_X35Y52         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.664ns period=13.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.039ns (25.000%)  route 0.117ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Net Delay (Source):      0.657ns (routing 0.096ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.755ns (routing 0.108ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.263     0.263 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.303    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.303 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.499    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     0.729 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     0.867    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.657     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.580 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.117     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X34Y48         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    AD5                                               0.000     0.000 r  CLK100_PL_P (IN)
                         net (fo=0)                   0.000     0.000    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.354     0.354 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.404    Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    AD5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  Mercury_XU5_i/ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.626    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     0.331 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     0.489    Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.508 r  Mercury_XU5_i/ddr4/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=566, routed)         0.755     1.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.299     1.562    
    SLICE_X34Y48         FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.156    





