

================================================================
== Vitis HLS Report for 'kernel_nlp'
================================================================
* Date:           Tue Dec 17 08:57:55 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.923 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  38406176|  38406176|  0.154 sec|  0.154 sec|  38406177|  38406177|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                                                                                |                                                                     |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |                                    Instance                                    |                                Module                               |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_190                  |kernel_nlp_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2                  |      2603|      2603|  10.412 us|  10.412 us|      2603|      2603|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_56_4_VITIS_LOOP_57_5_fu_205                  |kernel_nlp_Pipeline_VITIS_LOOP_56_4_VITIS_LOOP_57_5                  |      3003|      3003|  12.012 us|  12.012 us|      3003|      3003|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_74_8_VITIS_LOOP_75_9_fu_220  |kernel_nlp_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_74_8_VITIS_LOOP_75_9  |  38400024|  38400024|  0.154 sec|  0.154 sec|  38400024|  38400024|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_95_11_fu_242                |kernel_nlp_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_95_11                |      3004|      3004|  12.016 us|  12.016 us|      3004|      3004|       no|
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        6|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       60|     6|    10790|     8080|    0|
|Memory               |      256|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|     2515|    -|
|Register             |        -|     -|      334|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      316|     6|    11124|    10601|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       23|    ~0|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        7|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+------+-----+
    |                                    Instance                                    |                                Module                               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                                                 |control_s_axi                                                        |        0|   0|   214|   360|    0|
    |gmem1_m_axi_U                                                                   |gmem1_m_axi                                                          |       30|   0|  3521|  2695|    0|
    |gmem2_m_axi_U                                                                   |gmem2_m_axi                                                          |       30|   0|  3521|  2695|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_190                  |kernel_nlp_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2                  |        0|   0|   564|   298|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_56_4_VITIS_LOOP_57_5_fu_205                  |kernel_nlp_Pipeline_VITIS_LOOP_56_4_VITIS_LOOP_57_5                  |        0|   0|   558|   253|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_74_8_VITIS_LOOP_75_9_fu_220  |kernel_nlp_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_74_8_VITIS_LOOP_75_9  |        0|   6|  1852|  1508|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_95_11_fu_242                |kernel_nlp_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_95_11                |        0|   0|   560|   271|    0|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                           |                                                                     |       60|   6| 10790|  8080|    0|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |v1_U    |v1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |v1_1_U  |v1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |v1_2_U  |v1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |v1_3_U  |v1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |v1_4_U  |v1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |v1_5_U  |v1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |v1_6_U  |v1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |v1_7_U  |v1_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  5000|   32|     1|       160000|
    |v2_U    |v2_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |v2_1_U  |v2_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |v2_2_U  |v2_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |v2_3_U  |v2_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |v2_4_U  |v2_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |v2_5_U  |v2_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |v2_6_U  |v2_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |v2_7_U  |v2_RAM_T2P_BRAM_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    +--------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                      |      256|  0|   0|    0| 88000|  512|    16|      2816000|
    +--------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   6|           3|           3|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm       |  775|        147|    1|        147|
    |ap_done         |    9|          2|    1|          2|
    |gmem1_ARADDR    |   14|          3|   64|        192|
    |gmem1_ARLEN     |   14|          3|   32|         96|
    |gmem1_ARVALID   |   14|          3|    1|          3|
    |gmem1_RREADY    |    9|          2|    1|          2|
    |gmem1_blk_n_AR  |    9|          2|    1|          2|
    |gmem2_ARADDR    |   14|          3|   64|        192|
    |gmem2_ARLEN     |   14|          3|   32|         96|
    |gmem2_ARVALID   |   14|          3|    1|          3|
    |gmem2_AWADDR    |   14|          3|   64|        192|
    |gmem2_AWLEN     |   14|          3|   32|         96|
    |gmem2_AWVALID   |   14|          3|    1|          3|
    |gmem2_BREADY    |   14|          3|    1|          3|
    |gmem2_RREADY    |    9|          2|    1|          2|
    |gmem2_WVALID    |    9|          2|    1|          2|
    |gmem2_blk_n_AR  |    9|          2|    1|          2|
    |gmem2_blk_n_AW  |    9|          2|    1|          2|
    |gmem2_blk_n_B   |    9|          2|    1|          2|
    |v1_1_address0   |   14|          3|   13|         39|
    |v1_1_ce0        |   14|          3|    1|          3|
    |v1_1_ce1        |    9|          2|    1|          2|
    |v1_1_we0        |    9|          2|    1|          2|
    |v1_1_we1        |    9|          2|    1|          2|
    |v1_2_address0   |   14|          3|   13|         39|
    |v1_2_ce0        |   14|          3|    1|          3|
    |v1_2_ce1        |    9|          2|    1|          2|
    |v1_2_we0        |    9|          2|    1|          2|
    |v1_2_we1        |    9|          2|    1|          2|
    |v1_3_address0   |   14|          3|   13|         39|
    |v1_3_ce0        |   14|          3|    1|          3|
    |v1_3_ce1        |    9|          2|    1|          2|
    |v1_3_we0        |    9|          2|    1|          2|
    |v1_3_we1        |    9|          2|    1|          2|
    |v1_4_address0   |   14|          3|   13|         39|
    |v1_4_ce0        |   14|          3|    1|          3|
    |v1_4_ce1        |    9|          2|    1|          2|
    |v1_4_we0        |    9|          2|    1|          2|
    |v1_4_we1        |    9|          2|    1|          2|
    |v1_5_address0   |   14|          3|   13|         39|
    |v1_5_ce0        |   14|          3|    1|          3|
    |v1_5_ce1        |    9|          2|    1|          2|
    |v1_5_we0        |    9|          2|    1|          2|
    |v1_5_we1        |    9|          2|    1|          2|
    |v1_6_address0   |   14|          3|   13|         39|
    |v1_6_ce0        |   14|          3|    1|          3|
    |v1_6_ce1        |    9|          2|    1|          2|
    |v1_6_we0        |    9|          2|    1|          2|
    |v1_6_we1        |    9|          2|    1|          2|
    |v1_7_address0   |   14|          3|   13|         39|
    |v1_7_ce0        |   14|          3|    1|          3|
    |v1_7_ce1        |    9|          2|    1|          2|
    |v1_7_we0        |    9|          2|    1|          2|
    |v1_7_we1        |    9|          2|    1|          2|
    |v1_address0     |   14|          3|   13|         39|
    |v1_ce0          |   14|          3|    1|          3|
    |v1_ce1          |    9|          2|    1|          2|
    |v1_we0          |    9|          2|    1|          2|
    |v1_we1          |    9|          2|    1|          2|
    |v2_1_address0   |   20|          4|   13|         52|
    |v2_1_address1   |   20|          4|   13|         52|
    |v2_1_ce0        |   20|          4|    1|          4|
    |v2_1_ce1        |   20|          4|    1|          4|
    |v2_1_d0         |   14|          3|   32|         96|
    |v2_1_d1         |   14|          3|   32|         96|
    |v2_1_we0        |   14|          3|    1|          3|
    |v2_1_we1        |   14|          3|    1|          3|
    |v2_2_address0   |   20|          4|   13|         52|
    |v2_2_address1   |   20|          4|   13|         52|
    |v2_2_ce0        |   20|          4|    1|          4|
    |v2_2_ce1        |   20|          4|    1|          4|
    |v2_2_d0         |   14|          3|   32|         96|
    |v2_2_d1         |   14|          3|   32|         96|
    |v2_2_we0        |   14|          3|    1|          3|
    |v2_2_we1        |   14|          3|    1|          3|
    |v2_3_address0   |   20|          4|   13|         52|
    |v2_3_address1   |   20|          4|   13|         52|
    |v2_3_ce0        |   20|          4|    1|          4|
    |v2_3_ce1        |   20|          4|    1|          4|
    |v2_3_d0         |   14|          3|   32|         96|
    |v2_3_d1         |   14|          3|   32|         96|
    |v2_3_we0        |   14|          3|    1|          3|
    |v2_3_we1        |   14|          3|    1|          3|
    |v2_4_address0   |   20|          4|   13|         52|
    |v2_4_address1   |   20|          4|   13|         52|
    |v2_4_ce0        |   20|          4|    1|          4|
    |v2_4_ce1        |   20|          4|    1|          4|
    |v2_4_d0         |   14|          3|   32|         96|
    |v2_4_d1         |   14|          3|   32|         96|
    |v2_4_we0        |   14|          3|    1|          3|
    |v2_4_we1        |   14|          3|    1|          3|
    |v2_5_address0   |   20|          4|   13|         52|
    |v2_5_address1   |   20|          4|   13|         52|
    |v2_5_ce0        |   20|          4|    1|          4|
    |v2_5_ce1        |   20|          4|    1|          4|
    |v2_5_d0         |   14|          3|   32|         96|
    |v2_5_d1         |   14|          3|   32|         96|
    |v2_5_we0        |   14|          3|    1|          3|
    |v2_5_we1        |   14|          3|    1|          3|
    |v2_6_address0   |   20|          4|   13|         52|
    |v2_6_address1   |   20|          4|   13|         52|
    |v2_6_ce0        |   20|          4|    1|          4|
    |v2_6_ce1        |   20|          4|    1|          4|
    |v2_6_d0         |   14|          3|   32|         96|
    |v2_6_d1         |   14|          3|   32|         96|
    |v2_6_we0        |   14|          3|    1|          3|
    |v2_6_we1        |   14|          3|    1|          3|
    |v2_7_address0   |   20|          4|   13|         52|
    |v2_7_address1   |   20|          4|   13|         52|
    |v2_7_ce0        |   20|          4|    1|          4|
    |v2_7_ce1        |   20|          4|    1|          4|
    |v2_7_d0         |   14|          3|   32|         96|
    |v2_7_d1         |   14|          3|   32|         96|
    |v2_7_we0        |   14|          3|    1|          3|
    |v2_7_we1        |   14|          3|    1|          3|
    |v2_address0     |   20|          4|   13|         52|
    |v2_address1     |   20|          4|   13|         52|
    |v2_ce0          |   20|          4|    1|          4|
    |v2_ce1          |   20|          4|    1|          4|
    |v2_d0           |   14|          3|   32|         96|
    |v2_d1           |   14|          3|   32|         96|
    |v2_we0          |   14|          3|    1|          3|
    |v2_we1          |   14|          3|    1|          3|
    +----------------+-----+-----------+-----+-----------+
    |Total           | 2515|        513| 1189|       3903|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                             Name                                            |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                                    |  146|   0|  146|          0|
    |ap_done_reg                                                                                  |    1|   0|    1|          0|
    |ap_rst_n_inv                                                                                 |    1|   0|    1|          0|
    |ap_rst_reg_1                                                                                 |    1|   0|    1|          0|
    |ap_rst_reg_2                                                                                 |    1|   0|    1|          0|
    |gmem2_addr_reg_315                                                                           |   64|   0|   64|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_190_ap_start_reg                  |    1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_56_4_VITIS_LOOP_57_5_fu_205_ap_start_reg                  |    1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_74_8_VITIS_LOOP_75_9_fu_220_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_95_11_fu_242_ap_start_reg                |    1|   0|    1|          0|
    |trunc_ln1_reg_303                                                                            |   58|   0|   58|          0|
    |trunc_ln_reg_297                                                                             |   58|   0|   58|          0|
    +---------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                        |  334|   0|  334|          0|
    +---------------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|    kernel_nlp|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|    kernel_nlp|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|    kernel_nlp|  return value|
|m_axi_gmem1_AWVALID    |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  512|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  512|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|  512|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|   64|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|  512|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|          m_axi|         gmem2|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

