Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Aug 12 15:34:29 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cook_timer_timing_summary_routed.rpt -pb cook_timer_timing_summary_routed.pb -rpx cook_timer_timing_summary_routed.rpx -warn_on_violation
| Design       : cook_timer
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.041        0.000                      0                  282        0.193        0.000                      0                  282        4.500        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.041        0.000                      0                  282        0.193        0.000                      0                  282        4.500        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 sec_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_min_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 1.054ns (23.554%)  route 3.421ns (76.446%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X43Y63         FDCE                                         r  sec_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  sec_reg[6]/Q
                         net (fo=14, routed)          0.984     6.510    mode_btn/btn_ed/Q[3]
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.150     6.660 r  mode_btn/btn_ed/sec[3]_i_2/O
                         net (fo=3, routed)           1.017     7.677    mode_btn/btn_ed/sec_reg[6]
    SLICE_X43Y62         LUT6 (Prop_lut6_I1_O)        0.332     8.009 f  mode_btn/btn_ed/set_sec[6]_i_2/O
                         net (fo=6, routed)           0.730     8.739    mode_btn/btn_ed/sec_reg[3]
    SLICE_X46Y63         LUT5 (Prop_lut5_I0_O)        0.116     8.855 r  mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.690     9.545    set_sec
    SLICE_X39Y62         FDRE                                         r  set_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X39Y62         FDRE                                         r  set_min_reg[0]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X39Y62         FDRE (Setup_fdre_C_CE)      -0.409    14.586    set_min_reg[0]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 sec_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_min_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 1.054ns (23.554%)  route 3.421ns (76.446%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X43Y63         FDCE                                         r  sec_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  sec_reg[6]/Q
                         net (fo=14, routed)          0.984     6.510    mode_btn/btn_ed/Q[3]
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.150     6.660 r  mode_btn/btn_ed/sec[3]_i_2/O
                         net (fo=3, routed)           1.017     7.677    mode_btn/btn_ed/sec_reg[6]
    SLICE_X43Y62         LUT6 (Prop_lut6_I1_O)        0.332     8.009 f  mode_btn/btn_ed/set_sec[6]_i_2/O
                         net (fo=6, routed)           0.730     8.739    mode_btn/btn_ed/sec_reg[3]
    SLICE_X46Y63         LUT5 (Prop_lut5_I0_O)        0.116     8.855 r  mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.690     9.545    set_sec
    SLICE_X39Y62         FDRE                                         r  set_min_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X39Y62         FDRE                                         r  set_min_reg[1]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X39Y62         FDRE (Setup_fdre_C_CE)      -0.409    14.586    set_min_reg[1]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 sec_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_min_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 1.054ns (23.554%)  route 3.421ns (76.446%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X43Y63         FDCE                                         r  sec_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  sec_reg[6]/Q
                         net (fo=14, routed)          0.984     6.510    mode_btn/btn_ed/Q[3]
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.150     6.660 r  mode_btn/btn_ed/sec[3]_i_2/O
                         net (fo=3, routed)           1.017     7.677    mode_btn/btn_ed/sec_reg[6]
    SLICE_X43Y62         LUT6 (Prop_lut6_I1_O)        0.332     8.009 f  mode_btn/btn_ed/set_sec[6]_i_2/O
                         net (fo=6, routed)           0.730     8.739    mode_btn/btn_ed/sec_reg[3]
    SLICE_X46Y63         LUT5 (Prop_lut5_I0_O)        0.116     8.855 r  mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.690     9.545    set_sec
    SLICE_X38Y62         FDRE                                         r  set_min_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  set_min_reg[2]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X38Y62         FDRE (Setup_fdre_C_CE)      -0.373    14.622    set_min_reg[2]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 sec_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_min_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 1.054ns (23.554%)  route 3.421ns (76.446%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X43Y63         FDCE                                         r  sec_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  sec_reg[6]/Q
                         net (fo=14, routed)          0.984     6.510    mode_btn/btn_ed/Q[3]
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.150     6.660 r  mode_btn/btn_ed/sec[3]_i_2/O
                         net (fo=3, routed)           1.017     7.677    mode_btn/btn_ed/sec_reg[6]
    SLICE_X43Y62         LUT6 (Prop_lut6_I1_O)        0.332     8.009 f  mode_btn/btn_ed/set_sec[6]_i_2/O
                         net (fo=6, routed)           0.730     8.739    mode_btn/btn_ed/sec_reg[3]
    SLICE_X46Y63         LUT5 (Prop_lut5_I0_O)        0.116     8.855 r  mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.690     9.545    set_sec
    SLICE_X38Y62         FDRE                                         r  set_min_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  set_min_reg[3]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X38Y62         FDRE (Setup_fdre_C_CE)      -0.373    14.622    set_min_reg[3]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 sec_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_min_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 1.054ns (23.554%)  route 3.421ns (76.446%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X43Y63         FDCE                                         r  sec_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  sec_reg[6]/Q
                         net (fo=14, routed)          0.984     6.510    mode_btn/btn_ed/Q[3]
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.150     6.660 r  mode_btn/btn_ed/sec[3]_i_2/O
                         net (fo=3, routed)           1.017     7.677    mode_btn/btn_ed/sec_reg[6]
    SLICE_X43Y62         LUT6 (Prop_lut6_I1_O)        0.332     8.009 f  mode_btn/btn_ed/set_sec[6]_i_2/O
                         net (fo=6, routed)           0.730     8.739    mode_btn/btn_ed/sec_reg[3]
    SLICE_X46Y63         LUT5 (Prop_lut5_I0_O)        0.116     8.855 r  mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.690     9.545    set_sec
    SLICE_X38Y62         FDRE                                         r  set_min_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  set_min_reg[4]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X38Y62         FDRE (Setup_fdre_C_CE)      -0.373    14.622    set_min_reg[4]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 sec_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_min_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.054ns (23.566%)  route 3.418ns (76.434%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X43Y63         FDCE                                         r  sec_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  sec_reg[6]/Q
                         net (fo=14, routed)          0.984     6.510    mode_btn/btn_ed/Q[3]
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.150     6.660 r  mode_btn/btn_ed/sec[3]_i_2/O
                         net (fo=3, routed)           1.017     7.677    mode_btn/btn_ed/sec_reg[6]
    SLICE_X43Y62         LUT6 (Prop_lut6_I1_O)        0.332     8.009 f  mode_btn/btn_ed/set_sec[6]_i_2/O
                         net (fo=6, routed)           0.730     8.739    mode_btn/btn_ed/sec_reg[3]
    SLICE_X46Y63         LUT5 (Prop_lut5_I0_O)        0.116     8.855 r  mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.687     9.542    set_sec
    SLICE_X38Y64         FDRE                                         r  set_min_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.430    14.771    clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  set_min_reg[5]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X38Y64         FDRE (Setup_fdre_C_CE)      -0.373    14.621    set_min_reg[5]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 sec_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_min_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.054ns (23.566%)  route 3.418ns (76.434%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X43Y63         FDCE                                         r  sec_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  sec_reg[6]/Q
                         net (fo=14, routed)          0.984     6.510    mode_btn/btn_ed/Q[3]
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.150     6.660 r  mode_btn/btn_ed/sec[3]_i_2/O
                         net (fo=3, routed)           1.017     7.677    mode_btn/btn_ed/sec_reg[6]
    SLICE_X43Y62         LUT6 (Prop_lut6_I1_O)        0.332     8.009 f  mode_btn/btn_ed/set_sec[6]_i_2/O
                         net (fo=6, routed)           0.730     8.739    mode_btn/btn_ed/sec_reg[3]
    SLICE_X46Y63         LUT5 (Prop_lut5_I0_O)        0.116     8.855 r  mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.687     9.542    set_sec
    SLICE_X38Y64         FDRE                                         r  set_min_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.430    14.771    clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  set_min_reg[6]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X38Y64         FDRE (Setup_fdre_C_CE)      -0.373    14.621    set_min_reg[6]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 sec_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_sec_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.054ns (24.439%)  route 3.259ns (75.561%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X43Y63         FDCE                                         r  sec_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  sec_reg[6]/Q
                         net (fo=14, routed)          0.984     6.510    mode_btn/btn_ed/Q[3]
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.150     6.660 r  mode_btn/btn_ed/sec[3]_i_2/O
                         net (fo=3, routed)           1.017     7.677    mode_btn/btn_ed/sec_reg[6]
    SLICE_X43Y62         LUT6 (Prop_lut6_I1_O)        0.332     8.009 f  mode_btn/btn_ed/set_sec[6]_i_2/O
                         net (fo=6, routed)           0.730     8.739    mode_btn/btn_ed/sec_reg[3]
    SLICE_X46Y63         LUT5 (Prop_lut5_I0_O)        0.116     8.855 r  mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.528     9.383    set_sec
    SLICE_X43Y64         FDRE                                         r  set_sec_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.432    14.773    clk_IBUF_BUFG
    SLICE_X43Y64         FDRE                                         r  set_sec_reg[1]/C
                         clock pessimism              0.272    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X43Y64         FDRE (Setup_fdre_C_CE)      -0.409    14.601    set_sec_reg[1]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 sec_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_sec_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.054ns (24.439%)  route 3.259ns (75.561%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X43Y63         FDCE                                         r  sec_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  sec_reg[6]/Q
                         net (fo=14, routed)          0.984     6.510    mode_btn/btn_ed/Q[3]
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.150     6.660 r  mode_btn/btn_ed/sec[3]_i_2/O
                         net (fo=3, routed)           1.017     7.677    mode_btn/btn_ed/sec_reg[6]
    SLICE_X43Y62         LUT6 (Prop_lut6_I1_O)        0.332     8.009 f  mode_btn/btn_ed/set_sec[6]_i_2/O
                         net (fo=6, routed)           0.730     8.739    mode_btn/btn_ed/sec_reg[3]
    SLICE_X46Y63         LUT5 (Prop_lut5_I0_O)        0.116     8.855 r  mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.528     9.383    set_sec
    SLICE_X43Y64         FDRE                                         r  set_sec_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.432    14.773    clk_IBUF_BUFG
    SLICE_X43Y64         FDRE                                         r  set_sec_reg[4]/C
                         clock pessimism              0.272    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X43Y64         FDRE (Setup_fdre_C_CE)      -0.409    14.601    set_sec_reg[4]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 sec_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_sec_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.054ns (24.439%)  route 3.259ns (75.561%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X43Y63         FDCE                                         r  sec_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  sec_reg[6]/Q
                         net (fo=14, routed)          0.984     6.510    mode_btn/btn_ed/Q[3]
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.150     6.660 r  mode_btn/btn_ed/sec[3]_i_2/O
                         net (fo=3, routed)           1.017     7.677    mode_btn/btn_ed/sec_reg[6]
    SLICE_X43Y62         LUT6 (Prop_lut6_I1_O)        0.332     8.009 f  mode_btn/btn_ed/set_sec[6]_i_2/O
                         net (fo=6, routed)           0.730     8.739    mode_btn/btn_ed/sec_reg[3]
    SLICE_X46Y63         LUT5 (Prop_lut5_I0_O)        0.116     8.855 r  mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.528     9.383    set_sec
    SLICE_X43Y64         FDRE                                         r  set_sec_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.432    14.773    clk_IBUF_BUFG
    SLICE_X43Y64         FDRE                                         r  set_sec_reg[5]/C
                         clock pessimism              0.272    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X43Y64         FDRE (Setup_fdre_C_CE)      -0.409    14.601    set_sec_reg[5]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 set_sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  set_sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  set_sec_reg[0]/Q
                         net (fo=1, routed)           0.140     1.722    set_sec_reg_n_0_[0]
    SLICE_X42Y62         LUT6 (Prop_lut6_I4_O)        0.045     1.767 r  sec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.767    p_1_in[0]
    SLICE_X42Y62         FDCE                                         r  sec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X42Y62         FDCE                                         r  sec_reg[0]/C
                         clock pessimism             -0.500     1.454    
    SLICE_X42Y62         FDCE (Hold_fdce_C_D)         0.120     1.574    sec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 sec_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_sec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.081%)  route 0.158ns (52.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X43Y63         FDCE                                         r  sec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  sec_reg[1]/Q
                         net (fo=12, routed)          0.158     1.740    sec_reg_n_0_[1]
    SLICE_X43Y64         FDRE                                         r  set_sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X43Y64         FDRE                                         r  set_sec_reg[1]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X43Y64         FDRE (Hold_fdre_C_D)         0.070     1.525    set_sec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 set_sec_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  set_sec_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  set_sec_reg[6]/Q
                         net (fo=1, routed)           0.138     1.720    set_sec_reg_n_0_[6]
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.045     1.765 r  sec[6]_i_2/O
                         net (fo=1, routed)           0.000     1.765    p_1_in[6]
    SLICE_X43Y63         FDCE                                         r  sec_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X43Y63         FDCE                                         r  sec_reg[6]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X43Y63         FDCE (Hold_fdce_C_D)         0.092     1.547    sec_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 inc_min_btn/btn_0/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inc_min_btn/btn_ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.755%)  route 0.130ns (44.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.441    inc_min_btn/btn_0/clk_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  inc_min_btn/btn_0/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  inc_min_btn/btn_0/btn_out_reg/Q
                         net (fo=3, routed)           0.130     1.735    inc_min_btn/btn_ed/ff_cur_reg_0
    SLICE_X46Y63         FDCE                                         r  inc_min_btn/btn_ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.954    inc_min_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X46Y63         FDCE                                         r  inc_min_btn/btn_ed/ff_cur_reg/C
                         clock pessimism             -0.498     1.456    
    SLICE_X46Y63         FDCE (Hold_fdce_C_D)         0.059     1.515    inc_min_btn/btn_ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 alarm_off_btn/btn_0/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_off_btn/btn_ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.162%)  route 0.133ns (44.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.442    alarm_off_btn/btn_0/clk_IBUF_BUFG
    SLICE_X46Y62         FDRE                                         r  alarm_off_btn/btn_0/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  alarm_off_btn/btn_0/btn_out_reg/Q
                         net (fo=3, routed)           0.133     1.740    alarm_off_btn/btn_ed/ff_cur_reg_0
    SLICE_X46Y61         FDCE                                         r  alarm_off_btn/btn_ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.957    alarm_off_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X46Y61         FDCE                                         r  alarm_off_btn/btn_ed/ff_cur_reg/C
                         clock pessimism             -0.498     1.459    
    SLICE_X46Y61         FDCE (Hold_fdce_C_D)         0.060     1.519    alarm_off_btn/btn_ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 mode_btn/btn_ed/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.246ns (69.903%)  route 0.106ns (30.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.443    mode_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X46Y61         FDCE                                         r  mode_btn/btn_ed/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDCE (Prop_fdce_C_Q)         0.148     1.591 r  mode_btn/btn_ed/ff_old_reg/Q
                         net (fo=4, routed)           0.106     1.697    mode_btn/btn_ed/p_0_in[0]
    SLICE_X46Y61         LUT6 (Prop_lut6_I3_O)        0.098     1.795 r  mode_btn/btn_ed/alarm_i_1/O
                         net (fo=1, routed)           0.000     1.795    mode_btn_n_5
    SLICE_X46Y61         FDCE                                         r  alarm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.957    clk_IBUF_BUFG
    SLICE_X46Y61         FDCE                                         r  alarm_reg/C
                         clock pessimism             -0.514     1.443    
    SLICE_X46Y61         FDCE (Hold_fdce_C_D)         0.120     1.563    alarm_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 sec_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_sec_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.710%)  route 0.182ns (56.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X43Y63         FDCE                                         r  sec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  sec_reg[5]/Q
                         net (fo=17, routed)          0.182     1.763    sec_reg_n_0_[5]
    SLICE_X43Y64         FDRE                                         r  set_sec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X43Y64         FDRE                                         r  set_sec_reg[5]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X43Y64         FDRE (Hold_fdre_C_D)         0.070     1.525    set_sec_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 inc_sec_btn/btn_ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inc_sec_btn/btn_ed/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.443    inc_sec_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X46Y61         FDCE                                         r  inc_sec_btn/btn_ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  inc_sec_btn/btn_ed/ff_cur_reg/Q
                         net (fo=3, routed)           0.128     1.736    inc_sec_btn/btn_ed/p_0_in_0[1]
    SLICE_X46Y61         FDCE                                         r  inc_sec_btn/btn_ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.957    inc_sec_btn/btn_ed/clk_IBUF_BUFG
    SLICE_X46Y61         FDCE                                         r  inc_sec_btn/btn_ed/ff_old_reg/C
                         clock pessimism             -0.514     1.443    
    SLICE_X46Y61         FDCE (Hold_fdce_C_D)         0.053     1.496    inc_sec_btn/btn_ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 min_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_min_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.999%)  route 0.166ns (54.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X37Y62         FDCE                                         r  min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  min_reg[3]/Q
                         net (fo=14, routed)          0.166     1.748    min_reg[3]
    SLICE_X38Y62         FDRE                                         r  set_min_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.825     1.953    clk_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  set_min_reg[3]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X38Y62         FDRE (Hold_fdre_C_D)         0.052     1.508    set_min_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 alarm_off_btn/btn_0/btn_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_off_btn/btn_0/btn_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.562     1.445    alarm_off_btn/btn_0/clk_IBUF_BUFG
    SLICE_X45Y56         FDRE                                         r  alarm_off_btn/btn_0/btn_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  alarm_off_btn/btn_0/btn_sync_0_reg/Q
                         net (fo=1, routed)           0.170     1.757    alarm_off_btn/btn_0/btn_sync_0_reg_n_0
    SLICE_X45Y56         FDRE                                         r  alarm_off_btn/btn_0/btn_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.959    alarm_off_btn/btn_0/clk_IBUF_BUFG
    SLICE_X45Y56         FDRE                                         r  alarm_off_btn/btn_0/btn_sync_1_reg/C
                         clock pessimism             -0.514     1.445    
    SLICE_X45Y56         FDRE (Hold_fdre_C_D)         0.066     1.511    alarm_off_btn/btn_0/btn_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y61   alarm_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y58   cnt_sysclk_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y60   cnt_sysclk_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y60   cnt_sysclk_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y61   cnt_sysclk_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y61   cnt_sysclk_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y61   cnt_sysclk_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y61   cnt_sysclk_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y62   cnt_sysclk_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y61   alarm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y61   alarm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y58   cnt_sysclk_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y58   cnt_sysclk_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y60   cnt_sysclk_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y60   cnt_sysclk_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y60   cnt_sysclk_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y60   cnt_sysclk_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y61   cnt_sysclk_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y61   cnt_sysclk_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y61   alarm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y61   alarm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y58   cnt_sysclk_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y58   cnt_sysclk_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y60   cnt_sysclk_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y60   cnt_sysclk_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y60   cnt_sysclk_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y60   cnt_sysclk_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y61   cnt_sysclk_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y61   cnt_sysclk_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_set_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.721ns  (logic 4.023ns (41.381%)  route 5.698ns (58.619%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X46Y63         FDCE                                         r  start_set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDCE (Prop_fdce_C_Q)         0.518     5.589 r  start_set_reg/Q
                         net (fo=54, routed)          5.698    11.287    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    14.792 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.792    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.256ns  (logic 4.312ns (46.582%)  route 4.944ns (53.418%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.550     5.071    fnd/clk_IBUF_BUFG
    SLICE_X40Y62         FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  fnd/digit_value_reg[1]/Q
                         net (fo=8, routed)           1.023     6.550    fnd/digit_value[1]
    SLICE_X40Y60         LUT4 (Prop_lut4_I0_O)        0.150     6.700 r  fnd/seg_7_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.921    10.621    seg_7_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         3.706    14.327 r  seg_7_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.327    seg_7[7]
    V7                                                                r  seg_7[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.235ns  (logic 4.111ns (44.521%)  route 5.123ns (55.479%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.550     5.071    fnd/clk_IBUF_BUFG
    SLICE_X40Y62         FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  fnd/digit_value_reg[1]/Q
                         net (fo=8, routed)           1.023     6.550    fnd/dec/digit_value[1]
    SLICE_X40Y60         LUT4 (Prop_lut4_I3_O)        0.124     6.674 r  fnd/dec/seg_7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.100    10.774    seg_7_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.306 r  seg_7_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.306    seg_7[6]
    U7                                                                r  seg_7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.219ns  (logic 4.317ns (46.830%)  route 4.902ns (53.170%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.550     5.071    fnd/clk_IBUF_BUFG
    SLICE_X40Y62         FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  fnd/digit_value_reg[1]/Q
                         net (fo=8, routed)           1.029     6.556    fnd/dec/digit_value[1]
    SLICE_X40Y60         LUT4 (Prop_lut4_I3_O)        0.154     6.710 r  fnd/dec/seg_7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.873    10.583    seg_7_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    14.290 r  seg_7_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.290    seg_7[5]
    V5                                                                r  seg_7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.951ns  (logic 4.388ns (49.027%)  route 4.562ns (50.973%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.550     5.071    fnd/clk_IBUF_BUFG
    SLICE_X38Y61         FDRE                                         r  fnd/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518     5.589 f  fnd/clk_div_reg[16]/Q
                         net (fo=10, routed)          1.182     6.771    fnd/clk_div_reg[16]
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.152     6.923 r  fnd/com_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.380    10.303    com_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    14.022 r  com_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.022    com[3]
    W4                                                                r  com[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.907ns  (logic 4.352ns (48.857%)  route 4.555ns (51.143%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.550     5.071    fnd/clk_IBUF_BUFG
    SLICE_X40Y62         FDCE                                         r  fnd/digit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  fnd/digit_value_reg[2]/Q
                         net (fo=8, routed)           0.861     6.388    fnd/dec/digit_value[2]
    SLICE_X40Y60         LUT4 (Prop_lut4_I1_O)        0.152     6.540 r  fnd/dec/seg_7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.694    10.234    seg_7_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    13.978 r  seg_7_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.978    seg_7[3]
    V8                                                                r  seg_7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.852ns  (logic 4.100ns (46.314%)  route 4.753ns (53.686%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.550     5.071    fnd/clk_IBUF_BUFG
    SLICE_X40Y62         FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  fnd/digit_value_reg[1]/Q
                         net (fo=8, routed)           1.029     6.556    fnd/dec/digit_value[1]
    SLICE_X40Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.680 r  fnd/dec/seg_7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.724    10.403    seg_7_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.923 r  seg_7_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.923    seg_7[4]
    U5                                                                r  seg_7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.701ns  (logic 4.319ns (49.636%)  route 4.382ns (50.364%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.550     5.071    fnd/clk_IBUF_BUFG
    SLICE_X40Y62         FDCE                                         r  fnd/digit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  fnd/digit_value_reg[2]/Q
                         net (fo=8, routed)           0.869     6.396    fnd/dec/digit_value[2]
    SLICE_X40Y60         LUT4 (Prop_lut4_I1_O)        0.150     6.546 r  fnd/dec/seg_7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.513    10.059    seg_7_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    13.772 r  seg_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.772    seg_7[0]
    W7                                                                r  seg_7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.621ns  (logic 4.109ns (47.663%)  route 4.512ns (52.337%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.550     5.071    fnd/clk_IBUF_BUFG
    SLICE_X40Y62         FDCE                                         r  fnd/digit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  fnd/digit_value_reg[2]/Q
                         net (fo=8, routed)           0.869     6.396    fnd/dec/digit_value[2]
    SLICE_X40Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.520 r  fnd/dec/seg_7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.643    10.163    seg_7_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.692 r  seg_7_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.692    seg_7[1]
    W6                                                                r  seg_7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.610ns  (logic 4.375ns (50.809%)  route 4.236ns (49.191%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.550     5.071    fnd/clk_IBUF_BUFG
    SLICE_X38Y61         FDRE                                         r  fnd/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  fnd/clk_div_reg[16]/Q
                         net (fo=10, routed)          1.183     6.772    fnd/clk_div_reg[16]
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.152     6.924 r  fnd/com_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.053     9.976    com_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    13.681 r  com_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.681    com[0]
    U2                                                                r  com[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alarm_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.578ns  (logic 1.370ns (53.146%)  route 1.208ns (46.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X46Y61         FDCE                                         r  alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  alarm_reg/Q
                         net (fo=3, routed)           1.208     2.815    alarm_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     4.021 r  alarm_OBUF_inst/O
                         net (fo=0)                   0.000     4.021    alarm
    J1                                                                r  alarm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.875ns  (logic 1.409ns (49.013%)  route 1.466ns (50.987%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.442    fnd/clk_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  fnd/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  fnd/clk_div_reg[15]/Q
                         net (fo=10, routed)          0.396     2.002    fnd/clk_div_reg[15]
    SLICE_X45Y55         LUT2 (Prop_lut2_I1_O)        0.045     2.047 r  fnd/com_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.070     3.117    com_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.318 r  com_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.318    com[1]
    U4                                                                r  com[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.893ns  (logic 1.422ns (49.148%)  route 1.471ns (50.852%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.441    fnd/clk_IBUF_BUFG
    SLICE_X40Y62         FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  fnd/digit_value_reg[1]/Q
                         net (fo=8, routed)           0.217     1.800    fnd/dec/digit_value[1]
    SLICE_X40Y60         LUT4 (Prop_lut4_I2_O)        0.045     1.845 r  fnd/dec/seg_7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.254     3.098    seg_7_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.334 r  seg_7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.334    seg_7[2]
    U8                                                                r  seg_7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.904ns  (logic 1.474ns (50.766%)  route 1.430ns (49.234%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.442    fnd/clk_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  fnd/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  fnd/clk_div_reg[15]/Q
                         net (fo=10, routed)          0.396     2.002    fnd/clk_div_reg[15]
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.044     2.046 r  fnd/com_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.034     3.080    com_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     4.346 r  com_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.346    com[0]
    U2                                                                r  com[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.906ns  (logic 1.416ns (48.722%)  route 1.490ns (51.278%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.441    fnd/clk_IBUF_BUFG
    SLICE_X40Y62         FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  fnd/digit_value_reg[1]/Q
                         net (fo=8, routed)           0.227     1.809    fnd/dec/digit_value[1]
    SLICE_X40Y60         LUT4 (Prop_lut4_I2_O)        0.045     1.854 r  fnd/dec/seg_7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.264     3.118    seg_7_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.348 r  seg_7_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.348    seg_7[1]
    W6                                                                r  seg_7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.921ns  (logic 1.461ns (50.009%)  route 1.460ns (49.991%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.441    fnd/clk_IBUF_BUFG
    SLICE_X40Y62         FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  fnd/digit_value_reg[1]/Q
                         net (fo=8, routed)           0.227     1.809    fnd/dec/digit_value[1]
    SLICE_X40Y60         LUT4 (Prop_lut4_I3_O)        0.046     1.855 r  fnd/dec/seg_7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.234     3.088    seg_7_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     4.362 r  seg_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.362    seg_7[0]
    W7                                                                r  seg_7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.922ns  (logic 1.407ns (48.147%)  route 1.515ns (51.853%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.441    fnd/clk_IBUF_BUFG
    SLICE_X40Y62         FDCE                                         r  fnd/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  fnd/digit_value_reg[3]/Q
                         net (fo=8, routed)           0.188     1.771    fnd/dec/digit_value[3]
    SLICE_X40Y60         LUT4 (Prop_lut4_I0_O)        0.045     1.816 r  fnd/dec/seg_7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.327     3.142    seg_7_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.363 r  seg_7_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.363    seg_7[4]
    U5                                                                r  seg_7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.923ns  (logic 1.433ns (49.028%)  route 1.490ns (50.972%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.442    fnd/clk_IBUF_BUFG
    SLICE_X38Y60         FDRE                                         r  fnd/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  fnd/clk_div_reg[15]/Q
                         net (fo=10, routed)          0.395     2.001    fnd/clk_div_reg[15]
    SLICE_X45Y55         LUT2 (Prop_lut2_I0_O)        0.045     2.046 r  fnd/com_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.095     3.141    com_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.365 r  com_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.365    com[2]
    V4                                                                r  com[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.016ns  (logic 1.489ns (49.376%)  route 1.527ns (50.624%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.441    fnd/clk_IBUF_BUFG
    SLICE_X40Y62         FDCE                                         r  fnd/digit_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  fnd/digit_value_reg[1]/Q
                         net (fo=8, routed)           0.217     1.800    fnd/dec/digit_value[1]
    SLICE_X40Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.845 r  fnd/dec/seg_7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.310     3.154    seg_7_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     4.458 r  seg_7_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.458    seg_7[3]
    V8                                                                r  seg_7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.026ns  (logic 1.463ns (48.330%)  route 1.564ns (51.670%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.558     1.441    fnd/clk_IBUF_BUFG
    SLICE_X40Y62         FDCE                                         r  fnd/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  fnd/digit_value_reg[3]/Q
                         net (fo=8, routed)           0.188     1.771    fnd/dec/digit_value[3]
    SLICE_X40Y60         LUT4 (Prop_lut4_I0_O)        0.051     1.822 r  fnd/dec/seg_7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.375     3.197    seg_7_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     4.467 r  seg_7_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.467    seg_7[5]
    V5                                                                r  seg_7[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            set_min_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.019ns  (logic 1.591ns (22.671%)  route 5.428ns (77.329%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=58, routed)          4.738     6.179    mode_btn/btn_ed/reset_p_IBUF
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.150     6.329 r  mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.690     7.019    set_sec
    SLICE_X39Y62         FDRE                                         r  set_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.431     4.772    clk_IBUF_BUFG
    SLICE_X39Y62         FDRE                                         r  set_min_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            set_min_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.019ns  (logic 1.591ns (22.671%)  route 5.428ns (77.329%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=58, routed)          4.738     6.179    mode_btn/btn_ed/reset_p_IBUF
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.150     6.329 r  mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.690     7.019    set_sec
    SLICE_X39Y62         FDRE                                         r  set_min_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.431     4.772    clk_IBUF_BUFG
    SLICE_X39Y62         FDRE                                         r  set_min_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            set_min_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.019ns  (logic 1.591ns (22.671%)  route 5.428ns (77.329%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=58, routed)          4.738     6.179    mode_btn/btn_ed/reset_p_IBUF
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.150     6.329 r  mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.690     7.019    set_sec
    SLICE_X38Y62         FDRE                                         r  set_min_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.431     4.772    clk_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  set_min_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            set_min_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.019ns  (logic 1.591ns (22.671%)  route 5.428ns (77.329%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=58, routed)          4.738     6.179    mode_btn/btn_ed/reset_p_IBUF
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.150     6.329 r  mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.690     7.019    set_sec
    SLICE_X38Y62         FDRE                                         r  set_min_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.431     4.772    clk_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  set_min_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            set_min_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.019ns  (logic 1.591ns (22.671%)  route 5.428ns (77.329%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=58, routed)          4.738     6.179    mode_btn/btn_ed/reset_p_IBUF
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.150     6.329 r  mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.690     7.019    set_sec
    SLICE_X38Y62         FDRE                                         r  set_min_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.431     4.772    clk_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  set_min_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            set_min_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.017ns  (logic 1.591ns (22.679%)  route 5.425ns (77.321%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=58, routed)          4.738     6.179    mode_btn/btn_ed/reset_p_IBUF
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.150     6.329 r  mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.687     7.017    set_sec
    SLICE_X38Y64         FDRE                                         r  set_min_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.430     4.771    clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  set_min_reg[5]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            set_min_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.017ns  (logic 1.591ns (22.679%)  route 5.425ns (77.321%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=58, routed)          4.738     6.179    mode_btn/btn_ed/reset_p_IBUF
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.150     6.329 r  mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.687     7.017    set_sec
    SLICE_X38Y64         FDRE                                         r  set_min_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.430     4.771    clk_IBUF_BUFG
    SLICE_X38Y64         FDRE                                         r  set_min_reg[6]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            set_sec_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.857ns  (logic 1.591ns (23.207%)  route 5.266ns (76.793%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=58, routed)          4.738     6.179    mode_btn/btn_ed/reset_p_IBUF
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.150     6.329 r  mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.528     6.857    set_sec
    SLICE_X43Y64         FDRE                                         r  set_sec_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.432     4.773    clk_IBUF_BUFG
    SLICE_X43Y64         FDRE                                         r  set_sec_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            set_sec_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.857ns  (logic 1.591ns (23.207%)  route 5.266ns (76.793%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=58, routed)          4.738     6.179    mode_btn/btn_ed/reset_p_IBUF
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.150     6.329 r  mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.528     6.857    set_sec
    SLICE_X43Y64         FDRE                                         r  set_sec_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.432     4.773    clk_IBUF_BUFG
    SLICE_X43Y64         FDRE                                         r  set_sec_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            set_sec_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.857ns  (logic 1.591ns (23.207%)  route 5.266ns (76.793%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=58, routed)          4.738     6.179    mode_btn/btn_ed/reset_p_IBUF
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.150     6.329 r  mode_btn/btn_ed/set_sec[6]_i_1/O
                         net (fo=15, routed)          0.528     6.857    set_sec
    SLICE_X43Y64         FDRE                                         r  set_sec_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.432     4.773    clk_IBUF_BUFG
    SLICE_X43Y64         FDRE                                         r  set_sec_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inc_sec_btn/btn_0/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.589ns  (logic 0.219ns (13.808%)  route 1.369ns (86.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.369     1.589    inc_sec_btn/btn_0/btn_IBUF[0]
    SLICE_X45Y55         FDRE                                         r  inc_sec_btn/btn_0/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.959    inc_sec_btn/btn_0/clk_IBUF_BUFG
    SLICE_X45Y55         FDRE                                         r  inc_sec_btn/btn_0/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            alarm_off_btn/btn_0/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.221ns (13.563%)  route 1.406ns (86.437%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           1.406     1.626    alarm_off_btn/btn_0/btn_IBUF[0]
    SLICE_X45Y56         FDRE                                         r  alarm_off_btn/btn_0/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.959    alarm_off_btn/btn_0/clk_IBUF_BUFG
    SLICE_X45Y56         FDRE                                         r  alarm_off_btn/btn_0/btn_sync_0_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            min_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.740ns  (logic 0.210ns (12.044%)  route 1.530ns (87.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=58, routed)          1.530     1.740    reset_p_IBUF
    SLICE_X39Y63         FDCE                                         f  min_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.824     1.952    clk_IBUF_BUFG
    SLICE_X39Y63         FDCE                                         r  min_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            min_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.740ns  (logic 0.210ns (12.044%)  route 1.530ns (87.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=58, routed)          1.530     1.740    reset_p_IBUF
    SLICE_X39Y63         FDCE                                         f  min_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.824     1.952    clk_IBUF_BUFG
    SLICE_X39Y63         FDCE                                         r  min_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            min_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.740ns  (logic 0.210ns (12.044%)  route 1.530ns (87.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=58, routed)          1.530     1.740    reset_p_IBUF
    SLICE_X38Y63         FDCE                                         f  min_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.824     1.952    clk_IBUF_BUFG
    SLICE_X38Y63         FDCE                                         r  min_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            min_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.740ns  (logic 0.210ns (12.044%)  route 1.530ns (87.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=58, routed)          1.530     1.740    reset_p_IBUF
    SLICE_X38Y63         FDCE                                         f  min_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.824     1.952    clk_IBUF_BUFG
    SLICE_X38Y63         FDCE                                         r  min_reg[5]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            min_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.740ns  (logic 0.210ns (12.044%)  route 1.530ns (87.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=58, routed)          1.530     1.740    reset_p_IBUF
    SLICE_X38Y63         FDCE                                         f  min_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.824     1.952    clk_IBUF_BUFG
    SLICE_X38Y63         FDCE                                         r  min_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            mode_btn/btn_0/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.777ns  (logic 0.222ns (12.484%)  route 1.555ns (87.516%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.555     1.777    mode_btn/btn_0/btn_IBUF[0]
    SLICE_X46Y64         FDRE                                         r  mode_btn/btn_0/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.826     1.954    mode_btn/btn_0/clk_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  mode_btn/btn_0/btn_sync_0_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            min_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.780ns  (logic 0.210ns (11.769%)  route 1.571ns (88.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=58, routed)          1.571     1.780    reset_p_IBUF
    SLICE_X37Y62         FDCE                                         f  min_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.825     1.953    clk_IBUF_BUFG
    SLICE_X37Y62         FDCE                                         r  min_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            min_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.780ns  (logic 0.210ns (11.769%)  route 1.571ns (88.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=58, routed)          1.571     1.780    reset_p_IBUF
    SLICE_X37Y62         FDCE                                         f  min_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.825     1.953    clk_IBUF_BUFG
    SLICE_X37Y62         FDCE                                         r  min_reg[4]/C





