
Rtos_blinkey.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004524  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08004634  08004634  00005634  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080046d8  080046d8  00006010  2**0
                  CONTENTS
  4 .ARM          00000000  080046d8  080046d8  00006010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080046d8  080046d8  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080046d8  080046d8  000056d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080046dc  080046dc  000056dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080046e0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a08  20000010  080046f0  00006010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001a18  080046f0  00006a18  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015190  00000000  00000000  00006039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ff5  00000000  00000000  0001b1c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001378  00000000  00000000  0001e1c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f29  00000000  00000000  0001f538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002b3f  00000000  00000000  00020461  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014b7f  00000000  00000000  00022fa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000941a5  00000000  00000000  00037b1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cbcc4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000051f8  00000000  00000000  000cbd08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  000d0f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	0800461c 	.word	0x0800461c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	0800461c 	.word	0x0800461c

08000150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000154:	f000 fa8a 	bl	800066c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000158:	f000 f826 	bl	80001a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015c:	f000 f890 	bl	8000280 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000160:	f000 f864 	bl	800022c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000164:	f001 fd0c 	bl	8001b80 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of BlinkLED */
  BlinkLEDHandle = osThreadNew(StartBlink01, NULL, &BlinkLED_attributes);
 8000168:	4a09      	ldr	r2, [pc, #36]	@ (8000190 <main+0x40>)
 800016a:	2100      	movs	r1, #0
 800016c:	4809      	ldr	r0, [pc, #36]	@ (8000194 <main+0x44>)
 800016e:	f001 fd4f 	bl	8001c10 <osThreadNew>
 8000172:	4603      	mov	r3, r0
 8000174:	4a08      	ldr	r2, [pc, #32]	@ (8000198 <main+0x48>)
 8000176:	6013      	str	r3, [r2, #0]

  /* creation of BlinkeLED02 */
  BlinkeLED02Handle = osThreadNew(StartBlink02, NULL, &BlinkeLED02_attributes);
 8000178:	4a08      	ldr	r2, [pc, #32]	@ (800019c <main+0x4c>)
 800017a:	2100      	movs	r1, #0
 800017c:	4808      	ldr	r0, [pc, #32]	@ (80001a0 <main+0x50>)
 800017e:	f001 fd47 	bl	8001c10 <osThreadNew>
 8000182:	4603      	mov	r3, r0
 8000184:	4a07      	ldr	r2, [pc, #28]	@ (80001a4 <main+0x54>)
 8000186:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000188:	f001 fd1c 	bl	8001bc4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800018c:	bf00      	nop
 800018e:	e7fd      	b.n	800018c <main+0x3c>
 8000190:	08004664 	.word	0x08004664
 8000194:	0800035d 	.word	0x0800035d
 8000198:	20000074 	.word	0x20000074
 800019c:	08004688 	.word	0x08004688
 80001a0:	0800037d 	.word	0x0800037d
 80001a4:	20000078 	.word	0x20000078

080001a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001a8:	b580      	push	{r7, lr}
 80001aa:	b090      	sub	sp, #64	@ 0x40
 80001ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001ae:	f107 0318 	add.w	r3, r7, #24
 80001b2:	2228      	movs	r2, #40	@ 0x28
 80001b4:	2100      	movs	r1, #0
 80001b6:	4618      	mov	r0, r3
 80001b8:	f004 f9f6 	bl	80045a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001bc:	1d3b      	adds	r3, r7, #4
 80001be:	2200      	movs	r2, #0
 80001c0:	601a      	str	r2, [r3, #0]
 80001c2:	605a      	str	r2, [r3, #4]
 80001c4:	609a      	str	r2, [r3, #8]
 80001c6:	60da      	str	r2, [r3, #12]
 80001c8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001ca:	2302      	movs	r3, #2
 80001cc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001ce:	2301      	movs	r3, #1
 80001d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001d2:	2310      	movs	r3, #16
 80001d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001d6:	2302      	movs	r3, #2
 80001d8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80001da:	2300      	movs	r3, #0
 80001dc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80001de:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80001e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001e4:	f107 0318 	add.w	r3, r7, #24
 80001e8:	4618      	mov	r0, r3
 80001ea:	f000 fd29 	bl	8000c40 <HAL_RCC_OscConfig>
 80001ee:	4603      	mov	r3, r0
 80001f0:	2b00      	cmp	r3, #0
 80001f2:	d001      	beq.n	80001f8 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80001f4:	f000 f8e8 	bl	80003c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001f8:	230f      	movs	r3, #15
 80001fa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001fc:	2302      	movs	r3, #2
 80001fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000200:	2300      	movs	r3, #0
 8000202:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000204:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000208:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800020a:	2300      	movs	r3, #0
 800020c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800020e:	1d3b      	adds	r3, r7, #4
 8000210:	2102      	movs	r1, #2
 8000212:	4618      	mov	r0, r3
 8000214:	f000 ff96 	bl	8001144 <HAL_RCC_ClockConfig>
 8000218:	4603      	mov	r3, r0
 800021a:	2b00      	cmp	r3, #0
 800021c:	d001      	beq.n	8000222 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800021e:	f000 f8d3 	bl	80003c8 <Error_Handler>
  }
}
 8000222:	bf00      	nop
 8000224:	3740      	adds	r7, #64	@ 0x40
 8000226:	46bd      	mov	sp, r7
 8000228:	bd80      	pop	{r7, pc}
	...

0800022c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000230:	4b11      	ldr	r3, [pc, #68]	@ (8000278 <MX_USART2_UART_Init+0x4c>)
 8000232:	4a12      	ldr	r2, [pc, #72]	@ (800027c <MX_USART2_UART_Init+0x50>)
 8000234:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000236:	4b10      	ldr	r3, [pc, #64]	@ (8000278 <MX_USART2_UART_Init+0x4c>)
 8000238:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800023c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800023e:	4b0e      	ldr	r3, [pc, #56]	@ (8000278 <MX_USART2_UART_Init+0x4c>)
 8000240:	2200      	movs	r2, #0
 8000242:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000244:	4b0c      	ldr	r3, [pc, #48]	@ (8000278 <MX_USART2_UART_Init+0x4c>)
 8000246:	2200      	movs	r2, #0
 8000248:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800024a:	4b0b      	ldr	r3, [pc, #44]	@ (8000278 <MX_USART2_UART_Init+0x4c>)
 800024c:	2200      	movs	r2, #0
 800024e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000250:	4b09      	ldr	r3, [pc, #36]	@ (8000278 <MX_USART2_UART_Init+0x4c>)
 8000252:	220c      	movs	r2, #12
 8000254:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000256:	4b08      	ldr	r3, [pc, #32]	@ (8000278 <MX_USART2_UART_Init+0x4c>)
 8000258:	2200      	movs	r2, #0
 800025a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800025c:	4b06      	ldr	r3, [pc, #24]	@ (8000278 <MX_USART2_UART_Init+0x4c>)
 800025e:	2200      	movs	r2, #0
 8000260:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000262:	4805      	ldr	r0, [pc, #20]	@ (8000278 <MX_USART2_UART_Init+0x4c>)
 8000264:	f001 fb6a 	bl	800193c <HAL_UART_Init>
 8000268:	4603      	mov	r3, r0
 800026a:	2b00      	cmp	r3, #0
 800026c:	d001      	beq.n	8000272 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800026e:	f000 f8ab 	bl	80003c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000272:	bf00      	nop
 8000274:	bd80      	pop	{r7, pc}
 8000276:	bf00      	nop
 8000278:	2000002c 	.word	0x2000002c
 800027c:	40004400 	.word	0x40004400

08000280 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b088      	sub	sp, #32
 8000284:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000286:	f107 0310 	add.w	r3, r7, #16
 800028a:	2200      	movs	r2, #0
 800028c:	601a      	str	r2, [r3, #0]
 800028e:	605a      	str	r2, [r3, #4]
 8000290:	609a      	str	r2, [r3, #8]
 8000292:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000294:	4b2d      	ldr	r3, [pc, #180]	@ (800034c <MX_GPIO_Init+0xcc>)
 8000296:	699b      	ldr	r3, [r3, #24]
 8000298:	4a2c      	ldr	r2, [pc, #176]	@ (800034c <MX_GPIO_Init+0xcc>)
 800029a:	f043 0310 	orr.w	r3, r3, #16
 800029e:	6193      	str	r3, [r2, #24]
 80002a0:	4b2a      	ldr	r3, [pc, #168]	@ (800034c <MX_GPIO_Init+0xcc>)
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	f003 0310 	and.w	r3, r3, #16
 80002a8:	60fb      	str	r3, [r7, #12]
 80002aa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002ac:	4b27      	ldr	r3, [pc, #156]	@ (800034c <MX_GPIO_Init+0xcc>)
 80002ae:	699b      	ldr	r3, [r3, #24]
 80002b0:	4a26      	ldr	r2, [pc, #152]	@ (800034c <MX_GPIO_Init+0xcc>)
 80002b2:	f043 0320 	orr.w	r3, r3, #32
 80002b6:	6193      	str	r3, [r2, #24]
 80002b8:	4b24      	ldr	r3, [pc, #144]	@ (800034c <MX_GPIO_Init+0xcc>)
 80002ba:	699b      	ldr	r3, [r3, #24]
 80002bc:	f003 0320 	and.w	r3, r3, #32
 80002c0:	60bb      	str	r3, [r7, #8]
 80002c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002c4:	4b21      	ldr	r3, [pc, #132]	@ (800034c <MX_GPIO_Init+0xcc>)
 80002c6:	699b      	ldr	r3, [r3, #24]
 80002c8:	4a20      	ldr	r2, [pc, #128]	@ (800034c <MX_GPIO_Init+0xcc>)
 80002ca:	f043 0304 	orr.w	r3, r3, #4
 80002ce:	6193      	str	r3, [r2, #24]
 80002d0:	4b1e      	ldr	r3, [pc, #120]	@ (800034c <MX_GPIO_Init+0xcc>)
 80002d2:	699b      	ldr	r3, [r3, #24]
 80002d4:	f003 0304 	and.w	r3, r3, #4
 80002d8:	607b      	str	r3, [r7, #4]
 80002da:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002dc:	4b1b      	ldr	r3, [pc, #108]	@ (800034c <MX_GPIO_Init+0xcc>)
 80002de:	699b      	ldr	r3, [r3, #24]
 80002e0:	4a1a      	ldr	r2, [pc, #104]	@ (800034c <MX_GPIO_Init+0xcc>)
 80002e2:	f043 0308 	orr.w	r3, r3, #8
 80002e6:	6193      	str	r3, [r2, #24]
 80002e8:	4b18      	ldr	r3, [pc, #96]	@ (800034c <MX_GPIO_Init+0xcc>)
 80002ea:	699b      	ldr	r3, [r3, #24]
 80002ec:	f003 0308 	and.w	r3, r3, #8
 80002f0:	603b      	str	r3, [r7, #0]
 80002f2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80002f4:	2200      	movs	r2, #0
 80002f6:	2120      	movs	r1, #32
 80002f8:	4815      	ldr	r0, [pc, #84]	@ (8000350 <MX_GPIO_Init+0xd0>)
 80002fa:	f000 fc4d 	bl	8000b98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80002fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000302:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000304:	4b13      	ldr	r3, [pc, #76]	@ (8000354 <MX_GPIO_Init+0xd4>)
 8000306:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000308:	2300      	movs	r3, #0
 800030a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800030c:	f107 0310 	add.w	r3, r7, #16
 8000310:	4619      	mov	r1, r3
 8000312:	4811      	ldr	r0, [pc, #68]	@ (8000358 <MX_GPIO_Init+0xd8>)
 8000314:	f000 fabc 	bl	8000890 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000318:	2320      	movs	r3, #32
 800031a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800031c:	2301      	movs	r3, #1
 800031e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000320:	2300      	movs	r3, #0
 8000322:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000324:	2302      	movs	r3, #2
 8000326:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000328:	f107 0310 	add.w	r3, r7, #16
 800032c:	4619      	mov	r1, r3
 800032e:	4808      	ldr	r0, [pc, #32]	@ (8000350 <MX_GPIO_Init+0xd0>)
 8000330:	f000 faae 	bl	8000890 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000334:	2200      	movs	r2, #0
 8000336:	2105      	movs	r1, #5
 8000338:	2028      	movs	r0, #40	@ 0x28
 800033a:	f000 fa7e 	bl	800083a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800033e:	2028      	movs	r0, #40	@ 0x28
 8000340:	f000 fa97 	bl	8000872 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000344:	bf00      	nop
 8000346:	3720      	adds	r7, #32
 8000348:	46bd      	mov	sp, r7
 800034a:	bd80      	pop	{r7, pc}
 800034c:	40021000 	.word	0x40021000
 8000350:	40010800 	.word	0x40010800
 8000354:	10110000 	.word	0x10110000
 8000358:	40011000 	.word	0x40011000

0800035c <StartBlink01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartBlink01 */
void StartBlink01(void *argument)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	b082      	sub	sp, #8
 8000360:	af00      	add	r7, sp, #0
 8000362:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 8000364:	2120      	movs	r1, #32
 8000366:	4804      	ldr	r0, [pc, #16]	@ (8000378 <StartBlink01+0x1c>)
 8000368:	f000 fc2e 	bl	8000bc8 <HAL_GPIO_TogglePin>
    osDelay(500);
 800036c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000370:	f001 fce0 	bl	8001d34 <osDelay>
	  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 8000374:	bf00      	nop
 8000376:	e7f5      	b.n	8000364 <StartBlink01+0x8>
 8000378:	40010800 	.word	0x40010800

0800037c <StartBlink02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBlink02 */
void StartBlink02(void *argument)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b082      	sub	sp, #8
 8000380:	af00      	add	r7, sp, #0
 8000382:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBlink02 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 8000384:	2120      	movs	r1, #32
 8000386:	4806      	ldr	r0, [pc, #24]	@ (80003a0 <StartBlink02+0x24>)
 8000388:	f000 fc1e 	bl	8000bc8 <HAL_GPIO_TogglePin>
	  osDelay(500);
 800038c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000390:	f001 fcd0 	bl	8001d34 <osDelay>
    osDelay(600);
 8000394:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8000398:	f001 fccc 	bl	8001d34 <osDelay>
	  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 800039c:	bf00      	nop
 800039e:	e7f1      	b.n	8000384 <StartBlink02+0x8>
 80003a0:	40010800 	.word	0x40010800

080003a4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b082      	sub	sp, #8
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	4a04      	ldr	r2, [pc, #16]	@ (80003c4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80003b2:	4293      	cmp	r3, r2
 80003b4:	d101      	bne.n	80003ba <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80003b6:	f000 f96f 	bl	8000698 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80003ba:	bf00      	nop
 80003bc:	3708      	adds	r7, #8
 80003be:	46bd      	mov	sp, r7
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	bf00      	nop
 80003c4:	40000400 	.word	0x40000400

080003c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003cc:	b672      	cpsid	i
}
 80003ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003d0:	bf00      	nop
 80003d2:	e7fd      	b.n	80003d0 <Error_Handler+0x8>

080003d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b084      	sub	sp, #16
 80003d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003da:	4b18      	ldr	r3, [pc, #96]	@ (800043c <HAL_MspInit+0x68>)
 80003dc:	699b      	ldr	r3, [r3, #24]
 80003de:	4a17      	ldr	r2, [pc, #92]	@ (800043c <HAL_MspInit+0x68>)
 80003e0:	f043 0301 	orr.w	r3, r3, #1
 80003e4:	6193      	str	r3, [r2, #24]
 80003e6:	4b15      	ldr	r3, [pc, #84]	@ (800043c <HAL_MspInit+0x68>)
 80003e8:	699b      	ldr	r3, [r3, #24]
 80003ea:	f003 0301 	and.w	r3, r3, #1
 80003ee:	60bb      	str	r3, [r7, #8]
 80003f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003f2:	4b12      	ldr	r3, [pc, #72]	@ (800043c <HAL_MspInit+0x68>)
 80003f4:	69db      	ldr	r3, [r3, #28]
 80003f6:	4a11      	ldr	r2, [pc, #68]	@ (800043c <HAL_MspInit+0x68>)
 80003f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003fc:	61d3      	str	r3, [r2, #28]
 80003fe:	4b0f      	ldr	r3, [pc, #60]	@ (800043c <HAL_MspInit+0x68>)
 8000400:	69db      	ldr	r3, [r3, #28]
 8000402:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000406:	607b      	str	r3, [r7, #4]
 8000408:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800040a:	2200      	movs	r2, #0
 800040c:	210f      	movs	r1, #15
 800040e:	f06f 0001 	mvn.w	r0, #1
 8000412:	f000 fa12 	bl	800083a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000416:	4b0a      	ldr	r3, [pc, #40]	@ (8000440 <HAL_MspInit+0x6c>)
 8000418:	685b      	ldr	r3, [r3, #4]
 800041a:	60fb      	str	r3, [r7, #12]
 800041c:	68fb      	ldr	r3, [r7, #12]
 800041e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000422:	60fb      	str	r3, [r7, #12]
 8000424:	68fb      	ldr	r3, [r7, #12]
 8000426:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800042a:	60fb      	str	r3, [r7, #12]
 800042c:	4a04      	ldr	r2, [pc, #16]	@ (8000440 <HAL_MspInit+0x6c>)
 800042e:	68fb      	ldr	r3, [r7, #12]
 8000430:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000432:	bf00      	nop
 8000434:	3710      	adds	r7, #16
 8000436:	46bd      	mov	sp, r7
 8000438:	bd80      	pop	{r7, pc}
 800043a:	bf00      	nop
 800043c:	40021000 	.word	0x40021000
 8000440:	40010000 	.word	0x40010000

08000444 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b088      	sub	sp, #32
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800044c:	f107 0310 	add.w	r3, r7, #16
 8000450:	2200      	movs	r2, #0
 8000452:	601a      	str	r2, [r3, #0]
 8000454:	605a      	str	r2, [r3, #4]
 8000456:	609a      	str	r2, [r3, #8]
 8000458:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	4a15      	ldr	r2, [pc, #84]	@ (80004b4 <HAL_UART_MspInit+0x70>)
 8000460:	4293      	cmp	r3, r2
 8000462:	d123      	bne.n	80004ac <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000464:	4b14      	ldr	r3, [pc, #80]	@ (80004b8 <HAL_UART_MspInit+0x74>)
 8000466:	69db      	ldr	r3, [r3, #28]
 8000468:	4a13      	ldr	r2, [pc, #76]	@ (80004b8 <HAL_UART_MspInit+0x74>)
 800046a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800046e:	61d3      	str	r3, [r2, #28]
 8000470:	4b11      	ldr	r3, [pc, #68]	@ (80004b8 <HAL_UART_MspInit+0x74>)
 8000472:	69db      	ldr	r3, [r3, #28]
 8000474:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000478:	60fb      	str	r3, [r7, #12]
 800047a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800047c:	4b0e      	ldr	r3, [pc, #56]	@ (80004b8 <HAL_UART_MspInit+0x74>)
 800047e:	699b      	ldr	r3, [r3, #24]
 8000480:	4a0d      	ldr	r2, [pc, #52]	@ (80004b8 <HAL_UART_MspInit+0x74>)
 8000482:	f043 0304 	orr.w	r3, r3, #4
 8000486:	6193      	str	r3, [r2, #24]
 8000488:	4b0b      	ldr	r3, [pc, #44]	@ (80004b8 <HAL_UART_MspInit+0x74>)
 800048a:	699b      	ldr	r3, [r3, #24]
 800048c:	f003 0304 	and.w	r3, r3, #4
 8000490:	60bb      	str	r3, [r7, #8]
 8000492:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000494:	230c      	movs	r3, #12
 8000496:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000498:	2302      	movs	r3, #2
 800049a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800049c:	2302      	movs	r3, #2
 800049e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004a0:	f107 0310 	add.w	r3, r7, #16
 80004a4:	4619      	mov	r1, r3
 80004a6:	4805      	ldr	r0, [pc, #20]	@ (80004bc <HAL_UART_MspInit+0x78>)
 80004a8:	f000 f9f2 	bl	8000890 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80004ac:	bf00      	nop
 80004ae:	3720      	adds	r7, #32
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd80      	pop	{r7, pc}
 80004b4:	40004400 	.word	0x40004400
 80004b8:	40021000 	.word	0x40021000
 80004bc:	40010800 	.word	0x40010800

080004c0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b08e      	sub	sp, #56	@ 0x38
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80004c8:	2300      	movs	r3, #0
 80004ca:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80004cc:	2300      	movs	r3, #0
 80004ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80004d0:	2300      	movs	r3, #0
 80004d2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 80004d6:	4b34      	ldr	r3, [pc, #208]	@ (80005a8 <HAL_InitTick+0xe8>)
 80004d8:	69db      	ldr	r3, [r3, #28]
 80004da:	4a33      	ldr	r2, [pc, #204]	@ (80005a8 <HAL_InitTick+0xe8>)
 80004dc:	f043 0302 	orr.w	r3, r3, #2
 80004e0:	61d3      	str	r3, [r2, #28]
 80004e2:	4b31      	ldr	r3, [pc, #196]	@ (80005a8 <HAL_InitTick+0xe8>)
 80004e4:	69db      	ldr	r3, [r3, #28]
 80004e6:	f003 0302 	and.w	r3, r3, #2
 80004ea:	60fb      	str	r3, [r7, #12]
 80004ec:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80004ee:	f107 0210 	add.w	r2, r7, #16
 80004f2:	f107 0314 	add.w	r3, r7, #20
 80004f6:	4611      	mov	r1, r2
 80004f8:	4618      	mov	r0, r3
 80004fa:	f000 ff93 	bl	8001424 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80004fe:	6a3b      	ldr	r3, [r7, #32]
 8000500:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000502:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000504:	2b00      	cmp	r3, #0
 8000506:	d103      	bne.n	8000510 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000508:	f000 ff64 	bl	80013d4 <HAL_RCC_GetPCLK1Freq>
 800050c:	6378      	str	r0, [r7, #52]	@ 0x34
 800050e:	e004      	b.n	800051a <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000510:	f000 ff60 	bl	80013d4 <HAL_RCC_GetPCLK1Freq>
 8000514:	4603      	mov	r3, r0
 8000516:	005b      	lsls	r3, r3, #1
 8000518:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800051a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800051c:	4a23      	ldr	r2, [pc, #140]	@ (80005ac <HAL_InitTick+0xec>)
 800051e:	fba2 2303 	umull	r2, r3, r2, r3
 8000522:	0c9b      	lsrs	r3, r3, #18
 8000524:	3b01      	subs	r3, #1
 8000526:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8000528:	4b21      	ldr	r3, [pc, #132]	@ (80005b0 <HAL_InitTick+0xf0>)
 800052a:	4a22      	ldr	r2, [pc, #136]	@ (80005b4 <HAL_InitTick+0xf4>)
 800052c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 800052e:	4b20      	ldr	r3, [pc, #128]	@ (80005b0 <HAL_InitTick+0xf0>)
 8000530:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000534:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8000536:	4a1e      	ldr	r2, [pc, #120]	@ (80005b0 <HAL_InitTick+0xf0>)
 8000538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800053a:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 800053c:	4b1c      	ldr	r3, [pc, #112]	@ (80005b0 <HAL_InitTick+0xf0>)
 800053e:	2200      	movs	r2, #0
 8000540:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000542:	4b1b      	ldr	r3, [pc, #108]	@ (80005b0 <HAL_InitTick+0xf0>)
 8000544:	2200      	movs	r2, #0
 8000546:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000548:	4b19      	ldr	r3, [pc, #100]	@ (80005b0 <HAL_InitTick+0xf0>)
 800054a:	2200      	movs	r2, #0
 800054c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 800054e:	4818      	ldr	r0, [pc, #96]	@ (80005b0 <HAL_InitTick+0xf0>)
 8000550:	f000 ffb6 	bl	80014c0 <HAL_TIM_Base_Init>
 8000554:	4603      	mov	r3, r0
 8000556:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800055a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800055e:	2b00      	cmp	r3, #0
 8000560:	d11b      	bne.n	800059a <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8000562:	4813      	ldr	r0, [pc, #76]	@ (80005b0 <HAL_InitTick+0xf0>)
 8000564:	f001 f804 	bl	8001570 <HAL_TIM_Base_Start_IT>
 8000568:	4603      	mov	r3, r0
 800056a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800056e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000572:	2b00      	cmp	r3, #0
 8000574:	d111      	bne.n	800059a <HAL_InitTick+0xda>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000576:	201d      	movs	r0, #29
 8000578:	f000 f97b 	bl	8000872 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	2b0f      	cmp	r3, #15
 8000580:	d808      	bhi.n	8000594 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8000582:	2200      	movs	r2, #0
 8000584:	6879      	ldr	r1, [r7, #4]
 8000586:	201d      	movs	r0, #29
 8000588:	f000 f957 	bl	800083a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800058c:	4a0a      	ldr	r2, [pc, #40]	@ (80005b8 <HAL_InitTick+0xf8>)
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	6013      	str	r3, [r2, #0]
 8000592:	e002      	b.n	800059a <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000594:	2301      	movs	r3, #1
 8000596:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800059a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800059e:	4618      	mov	r0, r3
 80005a0:	3738      	adds	r7, #56	@ 0x38
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	40021000 	.word	0x40021000
 80005ac:	431bde83 	.word	0x431bde83
 80005b0:	2000007c 	.word	0x2000007c
 80005b4:	40000400 	.word	0x40000400
 80005b8:	20000004 	.word	0x20000004

080005bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005c0:	bf00      	nop
 80005c2:	e7fd      	b.n	80005c0 <NMI_Handler+0x4>

080005c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005c8:	bf00      	nop
 80005ca:	e7fd      	b.n	80005c8 <HardFault_Handler+0x4>

080005cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005d0:	bf00      	nop
 80005d2:	e7fd      	b.n	80005d0 <MemManage_Handler+0x4>

080005d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005d8:	bf00      	nop
 80005da:	e7fd      	b.n	80005d8 <BusFault_Handler+0x4>

080005dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005e0:	bf00      	nop
 80005e2:	e7fd      	b.n	80005e0 <UsageFault_Handler+0x4>

080005e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005e4:	b480      	push	{r7}
 80005e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005e8:	bf00      	nop
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bc80      	pop	{r7}
 80005ee:	4770      	bx	lr

080005f0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80005f4:	4802      	ldr	r0, [pc, #8]	@ (8000600 <TIM3_IRQHandler+0x10>)
 80005f6:	f001 f80d 	bl	8001614 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80005fa:	bf00      	nop
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	2000007c 	.word	0x2000007c

08000604 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000608:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800060c:	f000 faf6 	bl	8000bfc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000610:	bf00      	nop
 8000612:	bd80      	pop	{r7, pc}

08000614 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000618:	bf00      	nop
 800061a:	46bd      	mov	sp, r7
 800061c:	bc80      	pop	{r7}
 800061e:	4770      	bx	lr

08000620 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000620:	f7ff fff8 	bl	8000614 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000624:	480b      	ldr	r0, [pc, #44]	@ (8000654 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000626:	490c      	ldr	r1, [pc, #48]	@ (8000658 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000628:	4a0c      	ldr	r2, [pc, #48]	@ (800065c <LoopFillZerobss+0x16>)
  movs r3, #0
 800062a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800062c:	e002      	b.n	8000634 <LoopCopyDataInit>

0800062e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800062e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000630:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000632:	3304      	adds	r3, #4

08000634 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000634:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000636:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000638:	d3f9      	bcc.n	800062e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800063a:	4a09      	ldr	r2, [pc, #36]	@ (8000660 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800063c:	4c09      	ldr	r4, [pc, #36]	@ (8000664 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800063e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000640:	e001      	b.n	8000646 <LoopFillZerobss>

08000642 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000642:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000644:	3204      	adds	r2, #4

08000646 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000646:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000648:	d3fb      	bcc.n	8000642 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800064a:	f003 ffb5 	bl	80045b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800064e:	f7ff fd7f 	bl	8000150 <main>
  bx lr
 8000652:	4770      	bx	lr
  ldr r0, =_sdata
 8000654:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000658:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800065c:	080046e0 	.word	0x080046e0
  ldr r2, =_sbss
 8000660:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000664:	20001a18 	.word	0x20001a18

08000668 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000668:	e7fe      	b.n	8000668 <ADC1_2_IRQHandler>
	...

0800066c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000670:	4b08      	ldr	r3, [pc, #32]	@ (8000694 <HAL_Init+0x28>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	4a07      	ldr	r2, [pc, #28]	@ (8000694 <HAL_Init+0x28>)
 8000676:	f043 0310 	orr.w	r3, r3, #16
 800067a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800067c:	2003      	movs	r0, #3
 800067e:	f000 f8d1 	bl	8000824 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000682:	200f      	movs	r0, #15
 8000684:	f7ff ff1c 	bl	80004c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000688:	f7ff fea4 	bl	80003d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800068c:	2300      	movs	r3, #0
}
 800068e:	4618      	mov	r0, r3
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	40022000 	.word	0x40022000

08000698 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800069c:	4b05      	ldr	r3, [pc, #20]	@ (80006b4 <HAL_IncTick+0x1c>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	461a      	mov	r2, r3
 80006a2:	4b05      	ldr	r3, [pc, #20]	@ (80006b8 <HAL_IncTick+0x20>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	4413      	add	r3, r2
 80006a8:	4a03      	ldr	r2, [pc, #12]	@ (80006b8 <HAL_IncTick+0x20>)
 80006aa:	6013      	str	r3, [r2, #0]
}
 80006ac:	bf00      	nop
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bc80      	pop	{r7}
 80006b2:	4770      	bx	lr
 80006b4:	20000008 	.word	0x20000008
 80006b8:	200000c4 	.word	0x200000c4

080006bc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  return uwTick;
 80006c0:	4b02      	ldr	r3, [pc, #8]	@ (80006cc <HAL_GetTick+0x10>)
 80006c2:	681b      	ldr	r3, [r3, #0]
}
 80006c4:	4618      	mov	r0, r3
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bc80      	pop	{r7}
 80006ca:	4770      	bx	lr
 80006cc:	200000c4 	.word	0x200000c4

080006d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b085      	sub	sp, #20
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	f003 0307 	and.w	r3, r3, #7
 80006de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000714 <__NVIC_SetPriorityGrouping+0x44>)
 80006e2:	68db      	ldr	r3, [r3, #12]
 80006e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006e6:	68ba      	ldr	r2, [r7, #8]
 80006e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80006ec:	4013      	ands	r3, r2
 80006ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006f4:	68bb      	ldr	r3, [r7, #8]
 80006f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80006fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000700:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000702:	4a04      	ldr	r2, [pc, #16]	@ (8000714 <__NVIC_SetPriorityGrouping+0x44>)
 8000704:	68bb      	ldr	r3, [r7, #8]
 8000706:	60d3      	str	r3, [r2, #12]
}
 8000708:	bf00      	nop
 800070a:	3714      	adds	r7, #20
 800070c:	46bd      	mov	sp, r7
 800070e:	bc80      	pop	{r7}
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	e000ed00 	.word	0xe000ed00

08000718 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800071c:	4b04      	ldr	r3, [pc, #16]	@ (8000730 <__NVIC_GetPriorityGrouping+0x18>)
 800071e:	68db      	ldr	r3, [r3, #12]
 8000720:	0a1b      	lsrs	r3, r3, #8
 8000722:	f003 0307 	and.w	r3, r3, #7
}
 8000726:	4618      	mov	r0, r3
 8000728:	46bd      	mov	sp, r7
 800072a:	bc80      	pop	{r7}
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	e000ed00 	.word	0xe000ed00

08000734 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000734:	b480      	push	{r7}
 8000736:	b083      	sub	sp, #12
 8000738:	af00      	add	r7, sp, #0
 800073a:	4603      	mov	r3, r0
 800073c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800073e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000742:	2b00      	cmp	r3, #0
 8000744:	db0b      	blt.n	800075e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000746:	79fb      	ldrb	r3, [r7, #7]
 8000748:	f003 021f 	and.w	r2, r3, #31
 800074c:	4906      	ldr	r1, [pc, #24]	@ (8000768 <__NVIC_EnableIRQ+0x34>)
 800074e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000752:	095b      	lsrs	r3, r3, #5
 8000754:	2001      	movs	r0, #1
 8000756:	fa00 f202 	lsl.w	r2, r0, r2
 800075a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800075e:	bf00      	nop
 8000760:	370c      	adds	r7, #12
 8000762:	46bd      	mov	sp, r7
 8000764:	bc80      	pop	{r7}
 8000766:	4770      	bx	lr
 8000768:	e000e100 	.word	0xe000e100

0800076c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800076c:	b480      	push	{r7}
 800076e:	b083      	sub	sp, #12
 8000770:	af00      	add	r7, sp, #0
 8000772:	4603      	mov	r3, r0
 8000774:	6039      	str	r1, [r7, #0]
 8000776:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000778:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800077c:	2b00      	cmp	r3, #0
 800077e:	db0a      	blt.n	8000796 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	b2da      	uxtb	r2, r3
 8000784:	490c      	ldr	r1, [pc, #48]	@ (80007b8 <__NVIC_SetPriority+0x4c>)
 8000786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800078a:	0112      	lsls	r2, r2, #4
 800078c:	b2d2      	uxtb	r2, r2
 800078e:	440b      	add	r3, r1
 8000790:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000794:	e00a      	b.n	80007ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000796:	683b      	ldr	r3, [r7, #0]
 8000798:	b2da      	uxtb	r2, r3
 800079a:	4908      	ldr	r1, [pc, #32]	@ (80007bc <__NVIC_SetPriority+0x50>)
 800079c:	79fb      	ldrb	r3, [r7, #7]
 800079e:	f003 030f 	and.w	r3, r3, #15
 80007a2:	3b04      	subs	r3, #4
 80007a4:	0112      	lsls	r2, r2, #4
 80007a6:	b2d2      	uxtb	r2, r2
 80007a8:	440b      	add	r3, r1
 80007aa:	761a      	strb	r2, [r3, #24]
}
 80007ac:	bf00      	nop
 80007ae:	370c      	adds	r7, #12
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bc80      	pop	{r7}
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	e000e100 	.word	0xe000e100
 80007bc:	e000ed00 	.word	0xe000ed00

080007c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b089      	sub	sp, #36	@ 0x24
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	60f8      	str	r0, [r7, #12]
 80007c8:	60b9      	str	r1, [r7, #8]
 80007ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	f003 0307 	and.w	r3, r3, #7
 80007d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007d4:	69fb      	ldr	r3, [r7, #28]
 80007d6:	f1c3 0307 	rsb	r3, r3, #7
 80007da:	2b04      	cmp	r3, #4
 80007dc:	bf28      	it	cs
 80007de:	2304      	movcs	r3, #4
 80007e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007e2:	69fb      	ldr	r3, [r7, #28]
 80007e4:	3304      	adds	r3, #4
 80007e6:	2b06      	cmp	r3, #6
 80007e8:	d902      	bls.n	80007f0 <NVIC_EncodePriority+0x30>
 80007ea:	69fb      	ldr	r3, [r7, #28]
 80007ec:	3b03      	subs	r3, #3
 80007ee:	e000      	b.n	80007f2 <NVIC_EncodePriority+0x32>
 80007f0:	2300      	movs	r3, #0
 80007f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007f4:	f04f 32ff 	mov.w	r2, #4294967295
 80007f8:	69bb      	ldr	r3, [r7, #24]
 80007fa:	fa02 f303 	lsl.w	r3, r2, r3
 80007fe:	43da      	mvns	r2, r3
 8000800:	68bb      	ldr	r3, [r7, #8]
 8000802:	401a      	ands	r2, r3
 8000804:	697b      	ldr	r3, [r7, #20]
 8000806:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000808:	f04f 31ff 	mov.w	r1, #4294967295
 800080c:	697b      	ldr	r3, [r7, #20]
 800080e:	fa01 f303 	lsl.w	r3, r1, r3
 8000812:	43d9      	mvns	r1, r3
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000818:	4313      	orrs	r3, r2
         );
}
 800081a:	4618      	mov	r0, r3
 800081c:	3724      	adds	r7, #36	@ 0x24
 800081e:	46bd      	mov	sp, r7
 8000820:	bc80      	pop	{r7}
 8000822:	4770      	bx	lr

08000824 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800082c:	6878      	ldr	r0, [r7, #4]
 800082e:	f7ff ff4f 	bl	80006d0 <__NVIC_SetPriorityGrouping>
}
 8000832:	bf00      	nop
 8000834:	3708      	adds	r7, #8
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}

0800083a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800083a:	b580      	push	{r7, lr}
 800083c:	b086      	sub	sp, #24
 800083e:	af00      	add	r7, sp, #0
 8000840:	4603      	mov	r3, r0
 8000842:	60b9      	str	r1, [r7, #8]
 8000844:	607a      	str	r2, [r7, #4]
 8000846:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000848:	2300      	movs	r3, #0
 800084a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800084c:	f7ff ff64 	bl	8000718 <__NVIC_GetPriorityGrouping>
 8000850:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000852:	687a      	ldr	r2, [r7, #4]
 8000854:	68b9      	ldr	r1, [r7, #8]
 8000856:	6978      	ldr	r0, [r7, #20]
 8000858:	f7ff ffb2 	bl	80007c0 <NVIC_EncodePriority>
 800085c:	4602      	mov	r2, r0
 800085e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000862:	4611      	mov	r1, r2
 8000864:	4618      	mov	r0, r3
 8000866:	f7ff ff81 	bl	800076c <__NVIC_SetPriority>
}
 800086a:	bf00      	nop
 800086c:	3718      	adds	r7, #24
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}

08000872 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000872:	b580      	push	{r7, lr}
 8000874:	b082      	sub	sp, #8
 8000876:	af00      	add	r7, sp, #0
 8000878:	4603      	mov	r3, r0
 800087a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800087c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000880:	4618      	mov	r0, r3
 8000882:	f7ff ff57 	bl	8000734 <__NVIC_EnableIRQ>
}
 8000886:	bf00      	nop
 8000888:	3708      	adds	r7, #8
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
	...

08000890 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000890:	b480      	push	{r7}
 8000892:	b08b      	sub	sp, #44	@ 0x2c
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
 8000898:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800089a:	2300      	movs	r3, #0
 800089c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800089e:	2300      	movs	r3, #0
 80008a0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008a2:	e169      	b.n	8000b78 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80008a4:	2201      	movs	r2, #1
 80008a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008a8:	fa02 f303 	lsl.w	r3, r2, r3
 80008ac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	69fa      	ldr	r2, [r7, #28]
 80008b4:	4013      	ands	r3, r2
 80008b6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80008b8:	69ba      	ldr	r2, [r7, #24]
 80008ba:	69fb      	ldr	r3, [r7, #28]
 80008bc:	429a      	cmp	r2, r3
 80008be:	f040 8158 	bne.w	8000b72 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	685b      	ldr	r3, [r3, #4]
 80008c6:	4a9a      	ldr	r2, [pc, #616]	@ (8000b30 <HAL_GPIO_Init+0x2a0>)
 80008c8:	4293      	cmp	r3, r2
 80008ca:	d05e      	beq.n	800098a <HAL_GPIO_Init+0xfa>
 80008cc:	4a98      	ldr	r2, [pc, #608]	@ (8000b30 <HAL_GPIO_Init+0x2a0>)
 80008ce:	4293      	cmp	r3, r2
 80008d0:	d875      	bhi.n	80009be <HAL_GPIO_Init+0x12e>
 80008d2:	4a98      	ldr	r2, [pc, #608]	@ (8000b34 <HAL_GPIO_Init+0x2a4>)
 80008d4:	4293      	cmp	r3, r2
 80008d6:	d058      	beq.n	800098a <HAL_GPIO_Init+0xfa>
 80008d8:	4a96      	ldr	r2, [pc, #600]	@ (8000b34 <HAL_GPIO_Init+0x2a4>)
 80008da:	4293      	cmp	r3, r2
 80008dc:	d86f      	bhi.n	80009be <HAL_GPIO_Init+0x12e>
 80008de:	4a96      	ldr	r2, [pc, #600]	@ (8000b38 <HAL_GPIO_Init+0x2a8>)
 80008e0:	4293      	cmp	r3, r2
 80008e2:	d052      	beq.n	800098a <HAL_GPIO_Init+0xfa>
 80008e4:	4a94      	ldr	r2, [pc, #592]	@ (8000b38 <HAL_GPIO_Init+0x2a8>)
 80008e6:	4293      	cmp	r3, r2
 80008e8:	d869      	bhi.n	80009be <HAL_GPIO_Init+0x12e>
 80008ea:	4a94      	ldr	r2, [pc, #592]	@ (8000b3c <HAL_GPIO_Init+0x2ac>)
 80008ec:	4293      	cmp	r3, r2
 80008ee:	d04c      	beq.n	800098a <HAL_GPIO_Init+0xfa>
 80008f0:	4a92      	ldr	r2, [pc, #584]	@ (8000b3c <HAL_GPIO_Init+0x2ac>)
 80008f2:	4293      	cmp	r3, r2
 80008f4:	d863      	bhi.n	80009be <HAL_GPIO_Init+0x12e>
 80008f6:	4a92      	ldr	r2, [pc, #584]	@ (8000b40 <HAL_GPIO_Init+0x2b0>)
 80008f8:	4293      	cmp	r3, r2
 80008fa:	d046      	beq.n	800098a <HAL_GPIO_Init+0xfa>
 80008fc:	4a90      	ldr	r2, [pc, #576]	@ (8000b40 <HAL_GPIO_Init+0x2b0>)
 80008fe:	4293      	cmp	r3, r2
 8000900:	d85d      	bhi.n	80009be <HAL_GPIO_Init+0x12e>
 8000902:	2b12      	cmp	r3, #18
 8000904:	d82a      	bhi.n	800095c <HAL_GPIO_Init+0xcc>
 8000906:	2b12      	cmp	r3, #18
 8000908:	d859      	bhi.n	80009be <HAL_GPIO_Init+0x12e>
 800090a:	a201      	add	r2, pc, #4	@ (adr r2, 8000910 <HAL_GPIO_Init+0x80>)
 800090c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000910:	0800098b 	.word	0x0800098b
 8000914:	08000965 	.word	0x08000965
 8000918:	08000977 	.word	0x08000977
 800091c:	080009b9 	.word	0x080009b9
 8000920:	080009bf 	.word	0x080009bf
 8000924:	080009bf 	.word	0x080009bf
 8000928:	080009bf 	.word	0x080009bf
 800092c:	080009bf 	.word	0x080009bf
 8000930:	080009bf 	.word	0x080009bf
 8000934:	080009bf 	.word	0x080009bf
 8000938:	080009bf 	.word	0x080009bf
 800093c:	080009bf 	.word	0x080009bf
 8000940:	080009bf 	.word	0x080009bf
 8000944:	080009bf 	.word	0x080009bf
 8000948:	080009bf 	.word	0x080009bf
 800094c:	080009bf 	.word	0x080009bf
 8000950:	080009bf 	.word	0x080009bf
 8000954:	0800096d 	.word	0x0800096d
 8000958:	08000981 	.word	0x08000981
 800095c:	4a79      	ldr	r2, [pc, #484]	@ (8000b44 <HAL_GPIO_Init+0x2b4>)
 800095e:	4293      	cmp	r3, r2
 8000960:	d013      	beq.n	800098a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000962:	e02c      	b.n	80009be <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000964:	683b      	ldr	r3, [r7, #0]
 8000966:	68db      	ldr	r3, [r3, #12]
 8000968:	623b      	str	r3, [r7, #32]
          break;
 800096a:	e029      	b.n	80009c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	68db      	ldr	r3, [r3, #12]
 8000970:	3304      	adds	r3, #4
 8000972:	623b      	str	r3, [r7, #32]
          break;
 8000974:	e024      	b.n	80009c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000976:	683b      	ldr	r3, [r7, #0]
 8000978:	68db      	ldr	r3, [r3, #12]
 800097a:	3308      	adds	r3, #8
 800097c:	623b      	str	r3, [r7, #32]
          break;
 800097e:	e01f      	b.n	80009c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000980:	683b      	ldr	r3, [r7, #0]
 8000982:	68db      	ldr	r3, [r3, #12]
 8000984:	330c      	adds	r3, #12
 8000986:	623b      	str	r3, [r7, #32]
          break;
 8000988:	e01a      	b.n	80009c0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	689b      	ldr	r3, [r3, #8]
 800098e:	2b00      	cmp	r3, #0
 8000990:	d102      	bne.n	8000998 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000992:	2304      	movs	r3, #4
 8000994:	623b      	str	r3, [r7, #32]
          break;
 8000996:	e013      	b.n	80009c0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	689b      	ldr	r3, [r3, #8]
 800099c:	2b01      	cmp	r3, #1
 800099e:	d105      	bne.n	80009ac <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009a0:	2308      	movs	r3, #8
 80009a2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	69fa      	ldr	r2, [r7, #28]
 80009a8:	611a      	str	r2, [r3, #16]
          break;
 80009aa:	e009      	b.n	80009c0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009ac:	2308      	movs	r3, #8
 80009ae:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	69fa      	ldr	r2, [r7, #28]
 80009b4:	615a      	str	r2, [r3, #20]
          break;
 80009b6:	e003      	b.n	80009c0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80009b8:	2300      	movs	r3, #0
 80009ba:	623b      	str	r3, [r7, #32]
          break;
 80009bc:	e000      	b.n	80009c0 <HAL_GPIO_Init+0x130>
          break;
 80009be:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80009c0:	69bb      	ldr	r3, [r7, #24]
 80009c2:	2bff      	cmp	r3, #255	@ 0xff
 80009c4:	d801      	bhi.n	80009ca <HAL_GPIO_Init+0x13a>
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	e001      	b.n	80009ce <HAL_GPIO_Init+0x13e>
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	3304      	adds	r3, #4
 80009ce:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80009d0:	69bb      	ldr	r3, [r7, #24]
 80009d2:	2bff      	cmp	r3, #255	@ 0xff
 80009d4:	d802      	bhi.n	80009dc <HAL_GPIO_Init+0x14c>
 80009d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009d8:	009b      	lsls	r3, r3, #2
 80009da:	e002      	b.n	80009e2 <HAL_GPIO_Init+0x152>
 80009dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009de:	3b08      	subs	r3, #8
 80009e0:	009b      	lsls	r3, r3, #2
 80009e2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	681a      	ldr	r2, [r3, #0]
 80009e8:	210f      	movs	r1, #15
 80009ea:	693b      	ldr	r3, [r7, #16]
 80009ec:	fa01 f303 	lsl.w	r3, r1, r3
 80009f0:	43db      	mvns	r3, r3
 80009f2:	401a      	ands	r2, r3
 80009f4:	6a39      	ldr	r1, [r7, #32]
 80009f6:	693b      	ldr	r3, [r7, #16]
 80009f8:	fa01 f303 	lsl.w	r3, r1, r3
 80009fc:	431a      	orrs	r2, r3
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a02:	683b      	ldr	r3, [r7, #0]
 8000a04:	685b      	ldr	r3, [r3, #4]
 8000a06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	f000 80b1 	beq.w	8000b72 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000a10:	4b4d      	ldr	r3, [pc, #308]	@ (8000b48 <HAL_GPIO_Init+0x2b8>)
 8000a12:	699b      	ldr	r3, [r3, #24]
 8000a14:	4a4c      	ldr	r2, [pc, #304]	@ (8000b48 <HAL_GPIO_Init+0x2b8>)
 8000a16:	f043 0301 	orr.w	r3, r3, #1
 8000a1a:	6193      	str	r3, [r2, #24]
 8000a1c:	4b4a      	ldr	r3, [pc, #296]	@ (8000b48 <HAL_GPIO_Init+0x2b8>)
 8000a1e:	699b      	ldr	r3, [r3, #24]
 8000a20:	f003 0301 	and.w	r3, r3, #1
 8000a24:	60bb      	str	r3, [r7, #8]
 8000a26:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000a28:	4a48      	ldr	r2, [pc, #288]	@ (8000b4c <HAL_GPIO_Init+0x2bc>)
 8000a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a2c:	089b      	lsrs	r3, r3, #2
 8000a2e:	3302      	adds	r3, #2
 8000a30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a34:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a38:	f003 0303 	and.w	r3, r3, #3
 8000a3c:	009b      	lsls	r3, r3, #2
 8000a3e:	220f      	movs	r2, #15
 8000a40:	fa02 f303 	lsl.w	r3, r2, r3
 8000a44:	43db      	mvns	r3, r3
 8000a46:	68fa      	ldr	r2, [r7, #12]
 8000a48:	4013      	ands	r3, r2
 8000a4a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	4a40      	ldr	r2, [pc, #256]	@ (8000b50 <HAL_GPIO_Init+0x2c0>)
 8000a50:	4293      	cmp	r3, r2
 8000a52:	d013      	beq.n	8000a7c <HAL_GPIO_Init+0x1ec>
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	4a3f      	ldr	r2, [pc, #252]	@ (8000b54 <HAL_GPIO_Init+0x2c4>)
 8000a58:	4293      	cmp	r3, r2
 8000a5a:	d00d      	beq.n	8000a78 <HAL_GPIO_Init+0x1e8>
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	4a3e      	ldr	r2, [pc, #248]	@ (8000b58 <HAL_GPIO_Init+0x2c8>)
 8000a60:	4293      	cmp	r3, r2
 8000a62:	d007      	beq.n	8000a74 <HAL_GPIO_Init+0x1e4>
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	4a3d      	ldr	r2, [pc, #244]	@ (8000b5c <HAL_GPIO_Init+0x2cc>)
 8000a68:	4293      	cmp	r3, r2
 8000a6a:	d101      	bne.n	8000a70 <HAL_GPIO_Init+0x1e0>
 8000a6c:	2303      	movs	r3, #3
 8000a6e:	e006      	b.n	8000a7e <HAL_GPIO_Init+0x1ee>
 8000a70:	2304      	movs	r3, #4
 8000a72:	e004      	b.n	8000a7e <HAL_GPIO_Init+0x1ee>
 8000a74:	2302      	movs	r3, #2
 8000a76:	e002      	b.n	8000a7e <HAL_GPIO_Init+0x1ee>
 8000a78:	2301      	movs	r3, #1
 8000a7a:	e000      	b.n	8000a7e <HAL_GPIO_Init+0x1ee>
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a80:	f002 0203 	and.w	r2, r2, #3
 8000a84:	0092      	lsls	r2, r2, #2
 8000a86:	4093      	lsls	r3, r2
 8000a88:	68fa      	ldr	r2, [r7, #12]
 8000a8a:	4313      	orrs	r3, r2
 8000a8c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000a8e:	492f      	ldr	r1, [pc, #188]	@ (8000b4c <HAL_GPIO_Init+0x2bc>)
 8000a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a92:	089b      	lsrs	r3, r3, #2
 8000a94:	3302      	adds	r3, #2
 8000a96:	68fa      	ldr	r2, [r7, #12]
 8000a98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	685b      	ldr	r3, [r3, #4]
 8000aa0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d006      	beq.n	8000ab6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000aa8:	4b2d      	ldr	r3, [pc, #180]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000aaa:	689a      	ldr	r2, [r3, #8]
 8000aac:	492c      	ldr	r1, [pc, #176]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000aae:	69bb      	ldr	r3, [r7, #24]
 8000ab0:	4313      	orrs	r3, r2
 8000ab2:	608b      	str	r3, [r1, #8]
 8000ab4:	e006      	b.n	8000ac4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ab6:	4b2a      	ldr	r3, [pc, #168]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000ab8:	689a      	ldr	r2, [r3, #8]
 8000aba:	69bb      	ldr	r3, [r7, #24]
 8000abc:	43db      	mvns	r3, r3
 8000abe:	4928      	ldr	r1, [pc, #160]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000ac0:	4013      	ands	r3, r2
 8000ac2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d006      	beq.n	8000ade <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ad0:	4b23      	ldr	r3, [pc, #140]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000ad2:	68da      	ldr	r2, [r3, #12]
 8000ad4:	4922      	ldr	r1, [pc, #136]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000ad6:	69bb      	ldr	r3, [r7, #24]
 8000ad8:	4313      	orrs	r3, r2
 8000ada:	60cb      	str	r3, [r1, #12]
 8000adc:	e006      	b.n	8000aec <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ade:	4b20      	ldr	r3, [pc, #128]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000ae0:	68da      	ldr	r2, [r3, #12]
 8000ae2:	69bb      	ldr	r3, [r7, #24]
 8000ae4:	43db      	mvns	r3, r3
 8000ae6:	491e      	ldr	r1, [pc, #120]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000ae8:	4013      	ands	r3, r2
 8000aea:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	685b      	ldr	r3, [r3, #4]
 8000af0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d006      	beq.n	8000b06 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000af8:	4b19      	ldr	r3, [pc, #100]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000afa:	685a      	ldr	r2, [r3, #4]
 8000afc:	4918      	ldr	r1, [pc, #96]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000afe:	69bb      	ldr	r3, [r7, #24]
 8000b00:	4313      	orrs	r3, r2
 8000b02:	604b      	str	r3, [r1, #4]
 8000b04:	e006      	b.n	8000b14 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000b06:	4b16      	ldr	r3, [pc, #88]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000b08:	685a      	ldr	r2, [r3, #4]
 8000b0a:	69bb      	ldr	r3, [r7, #24]
 8000b0c:	43db      	mvns	r3, r3
 8000b0e:	4914      	ldr	r1, [pc, #80]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000b10:	4013      	ands	r3, r2
 8000b12:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d021      	beq.n	8000b64 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000b20:	4b0f      	ldr	r3, [pc, #60]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000b22:	681a      	ldr	r2, [r3, #0]
 8000b24:	490e      	ldr	r1, [pc, #56]	@ (8000b60 <HAL_GPIO_Init+0x2d0>)
 8000b26:	69bb      	ldr	r3, [r7, #24]
 8000b28:	4313      	orrs	r3, r2
 8000b2a:	600b      	str	r3, [r1, #0]
 8000b2c:	e021      	b.n	8000b72 <HAL_GPIO_Init+0x2e2>
 8000b2e:	bf00      	nop
 8000b30:	10320000 	.word	0x10320000
 8000b34:	10310000 	.word	0x10310000
 8000b38:	10220000 	.word	0x10220000
 8000b3c:	10210000 	.word	0x10210000
 8000b40:	10120000 	.word	0x10120000
 8000b44:	10110000 	.word	0x10110000
 8000b48:	40021000 	.word	0x40021000
 8000b4c:	40010000 	.word	0x40010000
 8000b50:	40010800 	.word	0x40010800
 8000b54:	40010c00 	.word	0x40010c00
 8000b58:	40011000 	.word	0x40011000
 8000b5c:	40011400 	.word	0x40011400
 8000b60:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000b64:	4b0b      	ldr	r3, [pc, #44]	@ (8000b94 <HAL_GPIO_Init+0x304>)
 8000b66:	681a      	ldr	r2, [r3, #0]
 8000b68:	69bb      	ldr	r3, [r7, #24]
 8000b6a:	43db      	mvns	r3, r3
 8000b6c:	4909      	ldr	r1, [pc, #36]	@ (8000b94 <HAL_GPIO_Init+0x304>)
 8000b6e:	4013      	ands	r3, r2
 8000b70:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b74:	3301      	adds	r3, #1
 8000b76:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	681a      	ldr	r2, [r3, #0]
 8000b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b7e:	fa22 f303 	lsr.w	r3, r2, r3
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	f47f ae8e 	bne.w	80008a4 <HAL_GPIO_Init+0x14>
  }
}
 8000b88:	bf00      	nop
 8000b8a:	bf00      	nop
 8000b8c:	372c      	adds	r7, #44	@ 0x2c
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bc80      	pop	{r7}
 8000b92:	4770      	bx	lr
 8000b94:	40010400 	.word	0x40010400

08000b98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
 8000ba0:	460b      	mov	r3, r1
 8000ba2:	807b      	strh	r3, [r7, #2]
 8000ba4:	4613      	mov	r3, r2
 8000ba6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ba8:	787b      	ldrb	r3, [r7, #1]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d003      	beq.n	8000bb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000bae:	887a      	ldrh	r2, [r7, #2]
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000bb4:	e003      	b.n	8000bbe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000bb6:	887b      	ldrh	r3, [r7, #2]
 8000bb8:	041a      	lsls	r2, r3, #16
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	611a      	str	r2, [r3, #16]
}
 8000bbe:	bf00      	nop
 8000bc0:	370c      	adds	r7, #12
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bc80      	pop	{r7}
 8000bc6:	4770      	bx	lr

08000bc8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b085      	sub	sp, #20
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
 8000bd0:	460b      	mov	r3, r1
 8000bd2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	68db      	ldr	r3, [r3, #12]
 8000bd8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000bda:	887a      	ldrh	r2, [r7, #2]
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	4013      	ands	r3, r2
 8000be0:	041a      	lsls	r2, r3, #16
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	43d9      	mvns	r1, r3
 8000be6:	887b      	ldrh	r3, [r7, #2]
 8000be8:	400b      	ands	r3, r1
 8000bea:	431a      	orrs	r2, r3
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	611a      	str	r2, [r3, #16]
}
 8000bf0:	bf00      	nop
 8000bf2:	3714      	adds	r7, #20
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bc80      	pop	{r7}
 8000bf8:	4770      	bx	lr
	...

08000bfc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	4603      	mov	r3, r0
 8000c04:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000c06:	4b08      	ldr	r3, [pc, #32]	@ (8000c28 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000c08:	695a      	ldr	r2, [r3, #20]
 8000c0a:	88fb      	ldrh	r3, [r7, #6]
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d006      	beq.n	8000c20 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000c12:	4a05      	ldr	r2, [pc, #20]	@ (8000c28 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000c14:	88fb      	ldrh	r3, [r7, #6]
 8000c16:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000c18:	88fb      	ldrh	r3, [r7, #6]
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f000 f806 	bl	8000c2c <HAL_GPIO_EXTI_Callback>
  }
}
 8000c20:	bf00      	nop
 8000c22:	3708      	adds	r7, #8
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	40010400 	.word	0x40010400

08000c2c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	4603      	mov	r3, r0
 8000c34:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000c36:	bf00      	nop
 8000c38:	370c      	adds	r7, #12
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bc80      	pop	{r7}
 8000c3e:	4770      	bx	lr

08000c40 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b086      	sub	sp, #24
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d101      	bne.n	8000c52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	e272      	b.n	8001138 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	f003 0301 	and.w	r3, r3, #1
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	f000 8087 	beq.w	8000d6e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000c60:	4b92      	ldr	r3, [pc, #584]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000c62:	685b      	ldr	r3, [r3, #4]
 8000c64:	f003 030c 	and.w	r3, r3, #12
 8000c68:	2b04      	cmp	r3, #4
 8000c6a:	d00c      	beq.n	8000c86 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c6c:	4b8f      	ldr	r3, [pc, #572]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000c6e:	685b      	ldr	r3, [r3, #4]
 8000c70:	f003 030c 	and.w	r3, r3, #12
 8000c74:	2b08      	cmp	r3, #8
 8000c76:	d112      	bne.n	8000c9e <HAL_RCC_OscConfig+0x5e>
 8000c78:	4b8c      	ldr	r3, [pc, #560]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c84:	d10b      	bne.n	8000c9e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c86:	4b89      	ldr	r3, [pc, #548]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d06c      	beq.n	8000d6c <HAL_RCC_OscConfig+0x12c>
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d168      	bne.n	8000d6c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	e24c      	b.n	8001138 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ca6:	d106      	bne.n	8000cb6 <HAL_RCC_OscConfig+0x76>
 8000ca8:	4b80      	ldr	r3, [pc, #512]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4a7f      	ldr	r2, [pc, #508]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000cae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000cb2:	6013      	str	r3, [r2, #0]
 8000cb4:	e02e      	b.n	8000d14 <HAL_RCC_OscConfig+0xd4>
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	685b      	ldr	r3, [r3, #4]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d10c      	bne.n	8000cd8 <HAL_RCC_OscConfig+0x98>
 8000cbe:	4b7b      	ldr	r3, [pc, #492]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	4a7a      	ldr	r2, [pc, #488]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000cc4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000cc8:	6013      	str	r3, [r2, #0]
 8000cca:	4b78      	ldr	r3, [pc, #480]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	4a77      	ldr	r2, [pc, #476]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000cd0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000cd4:	6013      	str	r3, [r2, #0]
 8000cd6:	e01d      	b.n	8000d14 <HAL_RCC_OscConfig+0xd4>
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	685b      	ldr	r3, [r3, #4]
 8000cdc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000ce0:	d10c      	bne.n	8000cfc <HAL_RCC_OscConfig+0xbc>
 8000ce2:	4b72      	ldr	r3, [pc, #456]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	4a71      	ldr	r2, [pc, #452]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000ce8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000cec:	6013      	str	r3, [r2, #0]
 8000cee:	4b6f      	ldr	r3, [pc, #444]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4a6e      	ldr	r2, [pc, #440]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000cf4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000cf8:	6013      	str	r3, [r2, #0]
 8000cfa:	e00b      	b.n	8000d14 <HAL_RCC_OscConfig+0xd4>
 8000cfc:	4b6b      	ldr	r3, [pc, #428]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4a6a      	ldr	r2, [pc, #424]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000d02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000d06:	6013      	str	r3, [r2, #0]
 8000d08:	4b68      	ldr	r3, [pc, #416]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a67      	ldr	r2, [pc, #412]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000d0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d12:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d013      	beq.n	8000d44 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d1c:	f7ff fcce 	bl	80006bc <HAL_GetTick>
 8000d20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d22:	e008      	b.n	8000d36 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d24:	f7ff fcca 	bl	80006bc <HAL_GetTick>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	693b      	ldr	r3, [r7, #16]
 8000d2c:	1ad3      	subs	r3, r2, r3
 8000d2e:	2b64      	cmp	r3, #100	@ 0x64
 8000d30:	d901      	bls.n	8000d36 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000d32:	2303      	movs	r3, #3
 8000d34:	e200      	b.n	8001138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d36:	4b5d      	ldr	r3, [pc, #372]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d0f0      	beq.n	8000d24 <HAL_RCC_OscConfig+0xe4>
 8000d42:	e014      	b.n	8000d6e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d44:	f7ff fcba 	bl	80006bc <HAL_GetTick>
 8000d48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d4a:	e008      	b.n	8000d5e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d4c:	f7ff fcb6 	bl	80006bc <HAL_GetTick>
 8000d50:	4602      	mov	r2, r0
 8000d52:	693b      	ldr	r3, [r7, #16]
 8000d54:	1ad3      	subs	r3, r2, r3
 8000d56:	2b64      	cmp	r3, #100	@ 0x64
 8000d58:	d901      	bls.n	8000d5e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000d5a:	2303      	movs	r3, #3
 8000d5c:	e1ec      	b.n	8001138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d5e:	4b53      	ldr	r3, [pc, #332]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d1f0      	bne.n	8000d4c <HAL_RCC_OscConfig+0x10c>
 8000d6a:	e000      	b.n	8000d6e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f003 0302 	and.w	r3, r3, #2
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d063      	beq.n	8000e42 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d7a:	4b4c      	ldr	r3, [pc, #304]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	f003 030c 	and.w	r3, r3, #12
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d00b      	beq.n	8000d9e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000d86:	4b49      	ldr	r3, [pc, #292]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	f003 030c 	and.w	r3, r3, #12
 8000d8e:	2b08      	cmp	r3, #8
 8000d90:	d11c      	bne.n	8000dcc <HAL_RCC_OscConfig+0x18c>
 8000d92:	4b46      	ldr	r3, [pc, #280]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d116      	bne.n	8000dcc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d9e:	4b43      	ldr	r3, [pc, #268]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	f003 0302 	and.w	r3, r3, #2
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d005      	beq.n	8000db6 <HAL_RCC_OscConfig+0x176>
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	691b      	ldr	r3, [r3, #16]
 8000dae:	2b01      	cmp	r3, #1
 8000db0:	d001      	beq.n	8000db6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000db2:	2301      	movs	r3, #1
 8000db4:	e1c0      	b.n	8001138 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000db6:	4b3d      	ldr	r3, [pc, #244]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	695b      	ldr	r3, [r3, #20]
 8000dc2:	00db      	lsls	r3, r3, #3
 8000dc4:	4939      	ldr	r1, [pc, #228]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000dc6:	4313      	orrs	r3, r2
 8000dc8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dca:	e03a      	b.n	8000e42 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	691b      	ldr	r3, [r3, #16]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d020      	beq.n	8000e16 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000dd4:	4b36      	ldr	r3, [pc, #216]	@ (8000eb0 <HAL_RCC_OscConfig+0x270>)
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dda:	f7ff fc6f 	bl	80006bc <HAL_GetTick>
 8000dde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000de0:	e008      	b.n	8000df4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000de2:	f7ff fc6b 	bl	80006bc <HAL_GetTick>
 8000de6:	4602      	mov	r2, r0
 8000de8:	693b      	ldr	r3, [r7, #16]
 8000dea:	1ad3      	subs	r3, r2, r3
 8000dec:	2b02      	cmp	r3, #2
 8000dee:	d901      	bls.n	8000df4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000df0:	2303      	movs	r3, #3
 8000df2:	e1a1      	b.n	8001138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000df4:	4b2d      	ldr	r3, [pc, #180]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	f003 0302 	and.w	r3, r3, #2
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d0f0      	beq.n	8000de2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e00:	4b2a      	ldr	r3, [pc, #168]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	695b      	ldr	r3, [r3, #20]
 8000e0c:	00db      	lsls	r3, r3, #3
 8000e0e:	4927      	ldr	r1, [pc, #156]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000e10:	4313      	orrs	r3, r2
 8000e12:	600b      	str	r3, [r1, #0]
 8000e14:	e015      	b.n	8000e42 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e16:	4b26      	ldr	r3, [pc, #152]	@ (8000eb0 <HAL_RCC_OscConfig+0x270>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e1c:	f7ff fc4e 	bl	80006bc <HAL_GetTick>
 8000e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e22:	e008      	b.n	8000e36 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e24:	f7ff fc4a 	bl	80006bc <HAL_GetTick>
 8000e28:	4602      	mov	r2, r0
 8000e2a:	693b      	ldr	r3, [r7, #16]
 8000e2c:	1ad3      	subs	r3, r2, r3
 8000e2e:	2b02      	cmp	r3, #2
 8000e30:	d901      	bls.n	8000e36 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000e32:	2303      	movs	r3, #3
 8000e34:	e180      	b.n	8001138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e36:	4b1d      	ldr	r3, [pc, #116]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f003 0302 	and.w	r3, r3, #2
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d1f0      	bne.n	8000e24 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	f003 0308 	and.w	r3, r3, #8
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d03a      	beq.n	8000ec4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	699b      	ldr	r3, [r3, #24]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d019      	beq.n	8000e8a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e56:	4b17      	ldr	r3, [pc, #92]	@ (8000eb4 <HAL_RCC_OscConfig+0x274>)
 8000e58:	2201      	movs	r2, #1
 8000e5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e5c:	f7ff fc2e 	bl	80006bc <HAL_GetTick>
 8000e60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e62:	e008      	b.n	8000e76 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e64:	f7ff fc2a 	bl	80006bc <HAL_GetTick>
 8000e68:	4602      	mov	r2, r0
 8000e6a:	693b      	ldr	r3, [r7, #16]
 8000e6c:	1ad3      	subs	r3, r2, r3
 8000e6e:	2b02      	cmp	r3, #2
 8000e70:	d901      	bls.n	8000e76 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000e72:	2303      	movs	r3, #3
 8000e74:	e160      	b.n	8001138 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e76:	4b0d      	ldr	r3, [pc, #52]	@ (8000eac <HAL_RCC_OscConfig+0x26c>)
 8000e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e7a:	f003 0302 	and.w	r3, r3, #2
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d0f0      	beq.n	8000e64 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000e82:	2001      	movs	r0, #1
 8000e84:	f000 fafe 	bl	8001484 <RCC_Delay>
 8000e88:	e01c      	b.n	8000ec4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e8a:	4b0a      	ldr	r3, [pc, #40]	@ (8000eb4 <HAL_RCC_OscConfig+0x274>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e90:	f7ff fc14 	bl	80006bc <HAL_GetTick>
 8000e94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e96:	e00f      	b.n	8000eb8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e98:	f7ff fc10 	bl	80006bc <HAL_GetTick>
 8000e9c:	4602      	mov	r2, r0
 8000e9e:	693b      	ldr	r3, [r7, #16]
 8000ea0:	1ad3      	subs	r3, r2, r3
 8000ea2:	2b02      	cmp	r3, #2
 8000ea4:	d908      	bls.n	8000eb8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000ea6:	2303      	movs	r3, #3
 8000ea8:	e146      	b.n	8001138 <HAL_RCC_OscConfig+0x4f8>
 8000eaa:	bf00      	nop
 8000eac:	40021000 	.word	0x40021000
 8000eb0:	42420000 	.word	0x42420000
 8000eb4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000eb8:	4b92      	ldr	r3, [pc, #584]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8000eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ebc:	f003 0302 	and.w	r3, r3, #2
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d1e9      	bne.n	8000e98 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	f003 0304 	and.w	r3, r3, #4
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	f000 80a6 	beq.w	800101e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ed6:	4b8b      	ldr	r3, [pc, #556]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8000ed8:	69db      	ldr	r3, [r3, #28]
 8000eda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d10d      	bne.n	8000efe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ee2:	4b88      	ldr	r3, [pc, #544]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8000ee4:	69db      	ldr	r3, [r3, #28]
 8000ee6:	4a87      	ldr	r2, [pc, #540]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8000ee8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000eec:	61d3      	str	r3, [r2, #28]
 8000eee:	4b85      	ldr	r3, [pc, #532]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8000ef0:	69db      	ldr	r3, [r3, #28]
 8000ef2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ef6:	60bb      	str	r3, [r7, #8]
 8000ef8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000efa:	2301      	movs	r3, #1
 8000efc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000efe:	4b82      	ldr	r3, [pc, #520]	@ (8001108 <HAL_RCC_OscConfig+0x4c8>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d118      	bne.n	8000f3c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f0a:	4b7f      	ldr	r3, [pc, #508]	@ (8001108 <HAL_RCC_OscConfig+0x4c8>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	4a7e      	ldr	r2, [pc, #504]	@ (8001108 <HAL_RCC_OscConfig+0x4c8>)
 8000f10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f16:	f7ff fbd1 	bl	80006bc <HAL_GetTick>
 8000f1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f1c:	e008      	b.n	8000f30 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f1e:	f7ff fbcd 	bl	80006bc <HAL_GetTick>
 8000f22:	4602      	mov	r2, r0
 8000f24:	693b      	ldr	r3, [r7, #16]
 8000f26:	1ad3      	subs	r3, r2, r3
 8000f28:	2b64      	cmp	r3, #100	@ 0x64
 8000f2a:	d901      	bls.n	8000f30 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000f2c:	2303      	movs	r3, #3
 8000f2e:	e103      	b.n	8001138 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f30:	4b75      	ldr	r3, [pc, #468]	@ (8001108 <HAL_RCC_OscConfig+0x4c8>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d0f0      	beq.n	8000f1e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	68db      	ldr	r3, [r3, #12]
 8000f40:	2b01      	cmp	r3, #1
 8000f42:	d106      	bne.n	8000f52 <HAL_RCC_OscConfig+0x312>
 8000f44:	4b6f      	ldr	r3, [pc, #444]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8000f46:	6a1b      	ldr	r3, [r3, #32]
 8000f48:	4a6e      	ldr	r2, [pc, #440]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8000f4a:	f043 0301 	orr.w	r3, r3, #1
 8000f4e:	6213      	str	r3, [r2, #32]
 8000f50:	e02d      	b.n	8000fae <HAL_RCC_OscConfig+0x36e>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	68db      	ldr	r3, [r3, #12]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d10c      	bne.n	8000f74 <HAL_RCC_OscConfig+0x334>
 8000f5a:	4b6a      	ldr	r3, [pc, #424]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8000f5c:	6a1b      	ldr	r3, [r3, #32]
 8000f5e:	4a69      	ldr	r2, [pc, #420]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8000f60:	f023 0301 	bic.w	r3, r3, #1
 8000f64:	6213      	str	r3, [r2, #32]
 8000f66:	4b67      	ldr	r3, [pc, #412]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8000f68:	6a1b      	ldr	r3, [r3, #32]
 8000f6a:	4a66      	ldr	r2, [pc, #408]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8000f6c:	f023 0304 	bic.w	r3, r3, #4
 8000f70:	6213      	str	r3, [r2, #32]
 8000f72:	e01c      	b.n	8000fae <HAL_RCC_OscConfig+0x36e>
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	68db      	ldr	r3, [r3, #12]
 8000f78:	2b05      	cmp	r3, #5
 8000f7a:	d10c      	bne.n	8000f96 <HAL_RCC_OscConfig+0x356>
 8000f7c:	4b61      	ldr	r3, [pc, #388]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8000f7e:	6a1b      	ldr	r3, [r3, #32]
 8000f80:	4a60      	ldr	r2, [pc, #384]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8000f82:	f043 0304 	orr.w	r3, r3, #4
 8000f86:	6213      	str	r3, [r2, #32]
 8000f88:	4b5e      	ldr	r3, [pc, #376]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8000f8a:	6a1b      	ldr	r3, [r3, #32]
 8000f8c:	4a5d      	ldr	r2, [pc, #372]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8000f8e:	f043 0301 	orr.w	r3, r3, #1
 8000f92:	6213      	str	r3, [r2, #32]
 8000f94:	e00b      	b.n	8000fae <HAL_RCC_OscConfig+0x36e>
 8000f96:	4b5b      	ldr	r3, [pc, #364]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8000f98:	6a1b      	ldr	r3, [r3, #32]
 8000f9a:	4a5a      	ldr	r2, [pc, #360]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8000f9c:	f023 0301 	bic.w	r3, r3, #1
 8000fa0:	6213      	str	r3, [r2, #32]
 8000fa2:	4b58      	ldr	r3, [pc, #352]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8000fa4:	6a1b      	ldr	r3, [r3, #32]
 8000fa6:	4a57      	ldr	r2, [pc, #348]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8000fa8:	f023 0304 	bic.w	r3, r3, #4
 8000fac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	68db      	ldr	r3, [r3, #12]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d015      	beq.n	8000fe2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fb6:	f7ff fb81 	bl	80006bc <HAL_GetTick>
 8000fba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fbc:	e00a      	b.n	8000fd4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fbe:	f7ff fb7d 	bl	80006bc <HAL_GetTick>
 8000fc2:	4602      	mov	r2, r0
 8000fc4:	693b      	ldr	r3, [r7, #16]
 8000fc6:	1ad3      	subs	r3, r2, r3
 8000fc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fcc:	4293      	cmp	r3, r2
 8000fce:	d901      	bls.n	8000fd4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000fd0:	2303      	movs	r3, #3
 8000fd2:	e0b1      	b.n	8001138 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fd4:	4b4b      	ldr	r3, [pc, #300]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8000fd6:	6a1b      	ldr	r3, [r3, #32]
 8000fd8:	f003 0302 	and.w	r3, r3, #2
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d0ee      	beq.n	8000fbe <HAL_RCC_OscConfig+0x37e>
 8000fe0:	e014      	b.n	800100c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fe2:	f7ff fb6b 	bl	80006bc <HAL_GetTick>
 8000fe6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fe8:	e00a      	b.n	8001000 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fea:	f7ff fb67 	bl	80006bc <HAL_GetTick>
 8000fee:	4602      	mov	r2, r0
 8000ff0:	693b      	ldr	r3, [r7, #16]
 8000ff2:	1ad3      	subs	r3, r2, r3
 8000ff4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d901      	bls.n	8001000 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000ffc:	2303      	movs	r3, #3
 8000ffe:	e09b      	b.n	8001138 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001000:	4b40      	ldr	r3, [pc, #256]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8001002:	6a1b      	ldr	r3, [r3, #32]
 8001004:	f003 0302 	and.w	r3, r3, #2
 8001008:	2b00      	cmp	r3, #0
 800100a:	d1ee      	bne.n	8000fea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800100c:	7dfb      	ldrb	r3, [r7, #23]
 800100e:	2b01      	cmp	r3, #1
 8001010:	d105      	bne.n	800101e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001012:	4b3c      	ldr	r3, [pc, #240]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8001014:	69db      	ldr	r3, [r3, #28]
 8001016:	4a3b      	ldr	r2, [pc, #236]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8001018:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800101c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	69db      	ldr	r3, [r3, #28]
 8001022:	2b00      	cmp	r3, #0
 8001024:	f000 8087 	beq.w	8001136 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001028:	4b36      	ldr	r3, [pc, #216]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	f003 030c 	and.w	r3, r3, #12
 8001030:	2b08      	cmp	r3, #8
 8001032:	d061      	beq.n	80010f8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	69db      	ldr	r3, [r3, #28]
 8001038:	2b02      	cmp	r3, #2
 800103a:	d146      	bne.n	80010ca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800103c:	4b33      	ldr	r3, [pc, #204]	@ (800110c <HAL_RCC_OscConfig+0x4cc>)
 800103e:	2200      	movs	r2, #0
 8001040:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001042:	f7ff fb3b 	bl	80006bc <HAL_GetTick>
 8001046:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001048:	e008      	b.n	800105c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800104a:	f7ff fb37 	bl	80006bc <HAL_GetTick>
 800104e:	4602      	mov	r2, r0
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	1ad3      	subs	r3, r2, r3
 8001054:	2b02      	cmp	r3, #2
 8001056:	d901      	bls.n	800105c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001058:	2303      	movs	r3, #3
 800105a:	e06d      	b.n	8001138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800105c:	4b29      	ldr	r3, [pc, #164]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001064:	2b00      	cmp	r3, #0
 8001066:	d1f0      	bne.n	800104a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	6a1b      	ldr	r3, [r3, #32]
 800106c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001070:	d108      	bne.n	8001084 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001072:	4b24      	ldr	r3, [pc, #144]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	689b      	ldr	r3, [r3, #8]
 800107e:	4921      	ldr	r1, [pc, #132]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8001080:	4313      	orrs	r3, r2
 8001082:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001084:	4b1f      	ldr	r3, [pc, #124]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	6a19      	ldr	r1, [r3, #32]
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001094:	430b      	orrs	r3, r1
 8001096:	491b      	ldr	r1, [pc, #108]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 8001098:	4313      	orrs	r3, r2
 800109a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800109c:	4b1b      	ldr	r3, [pc, #108]	@ (800110c <HAL_RCC_OscConfig+0x4cc>)
 800109e:	2201      	movs	r2, #1
 80010a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010a2:	f7ff fb0b 	bl	80006bc <HAL_GetTick>
 80010a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80010a8:	e008      	b.n	80010bc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010aa:	f7ff fb07 	bl	80006bc <HAL_GetTick>
 80010ae:	4602      	mov	r2, r0
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	1ad3      	subs	r3, r2, r3
 80010b4:	2b02      	cmp	r3, #2
 80010b6:	d901      	bls.n	80010bc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80010b8:	2303      	movs	r3, #3
 80010ba:	e03d      	b.n	8001138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80010bc:	4b11      	ldr	r3, [pc, #68]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d0f0      	beq.n	80010aa <HAL_RCC_OscConfig+0x46a>
 80010c8:	e035      	b.n	8001136 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010ca:	4b10      	ldr	r3, [pc, #64]	@ (800110c <HAL_RCC_OscConfig+0x4cc>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010d0:	f7ff faf4 	bl	80006bc <HAL_GetTick>
 80010d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010d6:	e008      	b.n	80010ea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010d8:	f7ff faf0 	bl	80006bc <HAL_GetTick>
 80010dc:	4602      	mov	r2, r0
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	2b02      	cmp	r3, #2
 80010e4:	d901      	bls.n	80010ea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80010e6:	2303      	movs	r3, #3
 80010e8:	e026      	b.n	8001138 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010ea:	4b06      	ldr	r3, [pc, #24]	@ (8001104 <HAL_RCC_OscConfig+0x4c4>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d1f0      	bne.n	80010d8 <HAL_RCC_OscConfig+0x498>
 80010f6:	e01e      	b.n	8001136 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	69db      	ldr	r3, [r3, #28]
 80010fc:	2b01      	cmp	r3, #1
 80010fe:	d107      	bne.n	8001110 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001100:	2301      	movs	r3, #1
 8001102:	e019      	b.n	8001138 <HAL_RCC_OscConfig+0x4f8>
 8001104:	40021000 	.word	0x40021000
 8001108:	40007000 	.word	0x40007000
 800110c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001110:	4b0b      	ldr	r3, [pc, #44]	@ (8001140 <HAL_RCC_OscConfig+0x500>)
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	6a1b      	ldr	r3, [r3, #32]
 8001120:	429a      	cmp	r2, r3
 8001122:	d106      	bne.n	8001132 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800112e:	429a      	cmp	r2, r3
 8001130:	d001      	beq.n	8001136 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	e000      	b.n	8001138 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001136:	2300      	movs	r3, #0
}
 8001138:	4618      	mov	r0, r3
 800113a:	3718      	adds	r7, #24
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	40021000 	.word	0x40021000

08001144 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b084      	sub	sp, #16
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
 800114c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d101      	bne.n	8001158 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001154:	2301      	movs	r3, #1
 8001156:	e0d0      	b.n	80012fa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001158:	4b6a      	ldr	r3, [pc, #424]	@ (8001304 <HAL_RCC_ClockConfig+0x1c0>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f003 0307 	and.w	r3, r3, #7
 8001160:	683a      	ldr	r2, [r7, #0]
 8001162:	429a      	cmp	r2, r3
 8001164:	d910      	bls.n	8001188 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001166:	4b67      	ldr	r3, [pc, #412]	@ (8001304 <HAL_RCC_ClockConfig+0x1c0>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f023 0207 	bic.w	r2, r3, #7
 800116e:	4965      	ldr	r1, [pc, #404]	@ (8001304 <HAL_RCC_ClockConfig+0x1c0>)
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	4313      	orrs	r3, r2
 8001174:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001176:	4b63      	ldr	r3, [pc, #396]	@ (8001304 <HAL_RCC_ClockConfig+0x1c0>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f003 0307 	and.w	r3, r3, #7
 800117e:	683a      	ldr	r2, [r7, #0]
 8001180:	429a      	cmp	r2, r3
 8001182:	d001      	beq.n	8001188 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001184:	2301      	movs	r3, #1
 8001186:	e0b8      	b.n	80012fa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f003 0302 	and.w	r3, r3, #2
 8001190:	2b00      	cmp	r3, #0
 8001192:	d020      	beq.n	80011d6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f003 0304 	and.w	r3, r3, #4
 800119c:	2b00      	cmp	r3, #0
 800119e:	d005      	beq.n	80011ac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80011a0:	4b59      	ldr	r3, [pc, #356]	@ (8001308 <HAL_RCC_ClockConfig+0x1c4>)
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	4a58      	ldr	r2, [pc, #352]	@ (8001308 <HAL_RCC_ClockConfig+0x1c4>)
 80011a6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80011aa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f003 0308 	and.w	r3, r3, #8
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d005      	beq.n	80011c4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80011b8:	4b53      	ldr	r3, [pc, #332]	@ (8001308 <HAL_RCC_ClockConfig+0x1c4>)
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	4a52      	ldr	r2, [pc, #328]	@ (8001308 <HAL_RCC_ClockConfig+0x1c4>)
 80011be:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80011c2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011c4:	4b50      	ldr	r3, [pc, #320]	@ (8001308 <HAL_RCC_ClockConfig+0x1c4>)
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	689b      	ldr	r3, [r3, #8]
 80011d0:	494d      	ldr	r1, [pc, #308]	@ (8001308 <HAL_RCC_ClockConfig+0x1c4>)
 80011d2:	4313      	orrs	r3, r2
 80011d4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f003 0301 	and.w	r3, r3, #1
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d040      	beq.n	8001264 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	2b01      	cmp	r3, #1
 80011e8:	d107      	bne.n	80011fa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011ea:	4b47      	ldr	r3, [pc, #284]	@ (8001308 <HAL_RCC_ClockConfig+0x1c4>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d115      	bne.n	8001222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011f6:	2301      	movs	r3, #1
 80011f8:	e07f      	b.n	80012fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	2b02      	cmp	r3, #2
 8001200:	d107      	bne.n	8001212 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001202:	4b41      	ldr	r3, [pc, #260]	@ (8001308 <HAL_RCC_ClockConfig+0x1c4>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800120a:	2b00      	cmp	r3, #0
 800120c:	d109      	bne.n	8001222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800120e:	2301      	movs	r3, #1
 8001210:	e073      	b.n	80012fa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001212:	4b3d      	ldr	r3, [pc, #244]	@ (8001308 <HAL_RCC_ClockConfig+0x1c4>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f003 0302 	and.w	r3, r3, #2
 800121a:	2b00      	cmp	r3, #0
 800121c:	d101      	bne.n	8001222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800121e:	2301      	movs	r3, #1
 8001220:	e06b      	b.n	80012fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001222:	4b39      	ldr	r3, [pc, #228]	@ (8001308 <HAL_RCC_ClockConfig+0x1c4>)
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	f023 0203 	bic.w	r2, r3, #3
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	4936      	ldr	r1, [pc, #216]	@ (8001308 <HAL_RCC_ClockConfig+0x1c4>)
 8001230:	4313      	orrs	r3, r2
 8001232:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001234:	f7ff fa42 	bl	80006bc <HAL_GetTick>
 8001238:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800123a:	e00a      	b.n	8001252 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800123c:	f7ff fa3e 	bl	80006bc <HAL_GetTick>
 8001240:	4602      	mov	r2, r0
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	f241 3288 	movw	r2, #5000	@ 0x1388
 800124a:	4293      	cmp	r3, r2
 800124c:	d901      	bls.n	8001252 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800124e:	2303      	movs	r3, #3
 8001250:	e053      	b.n	80012fa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001252:	4b2d      	ldr	r3, [pc, #180]	@ (8001308 <HAL_RCC_ClockConfig+0x1c4>)
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	f003 020c 	and.w	r2, r3, #12
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	009b      	lsls	r3, r3, #2
 8001260:	429a      	cmp	r2, r3
 8001262:	d1eb      	bne.n	800123c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001264:	4b27      	ldr	r3, [pc, #156]	@ (8001304 <HAL_RCC_ClockConfig+0x1c0>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f003 0307 	and.w	r3, r3, #7
 800126c:	683a      	ldr	r2, [r7, #0]
 800126e:	429a      	cmp	r2, r3
 8001270:	d210      	bcs.n	8001294 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001272:	4b24      	ldr	r3, [pc, #144]	@ (8001304 <HAL_RCC_ClockConfig+0x1c0>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f023 0207 	bic.w	r2, r3, #7
 800127a:	4922      	ldr	r1, [pc, #136]	@ (8001304 <HAL_RCC_ClockConfig+0x1c0>)
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	4313      	orrs	r3, r2
 8001280:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001282:	4b20      	ldr	r3, [pc, #128]	@ (8001304 <HAL_RCC_ClockConfig+0x1c0>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f003 0307 	and.w	r3, r3, #7
 800128a:	683a      	ldr	r2, [r7, #0]
 800128c:	429a      	cmp	r2, r3
 800128e:	d001      	beq.n	8001294 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001290:	2301      	movs	r3, #1
 8001292:	e032      	b.n	80012fa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f003 0304 	and.w	r3, r3, #4
 800129c:	2b00      	cmp	r3, #0
 800129e:	d008      	beq.n	80012b2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012a0:	4b19      	ldr	r3, [pc, #100]	@ (8001308 <HAL_RCC_ClockConfig+0x1c4>)
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	68db      	ldr	r3, [r3, #12]
 80012ac:	4916      	ldr	r1, [pc, #88]	@ (8001308 <HAL_RCC_ClockConfig+0x1c4>)
 80012ae:	4313      	orrs	r3, r2
 80012b0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f003 0308 	and.w	r3, r3, #8
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d009      	beq.n	80012d2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80012be:	4b12      	ldr	r3, [pc, #72]	@ (8001308 <HAL_RCC_ClockConfig+0x1c4>)
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	691b      	ldr	r3, [r3, #16]
 80012ca:	00db      	lsls	r3, r3, #3
 80012cc:	490e      	ldr	r1, [pc, #56]	@ (8001308 <HAL_RCC_ClockConfig+0x1c4>)
 80012ce:	4313      	orrs	r3, r2
 80012d0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80012d2:	f000 f821 	bl	8001318 <HAL_RCC_GetSysClockFreq>
 80012d6:	4602      	mov	r2, r0
 80012d8:	4b0b      	ldr	r3, [pc, #44]	@ (8001308 <HAL_RCC_ClockConfig+0x1c4>)
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	091b      	lsrs	r3, r3, #4
 80012de:	f003 030f 	and.w	r3, r3, #15
 80012e2:	490a      	ldr	r1, [pc, #40]	@ (800130c <HAL_RCC_ClockConfig+0x1c8>)
 80012e4:	5ccb      	ldrb	r3, [r1, r3]
 80012e6:	fa22 f303 	lsr.w	r3, r2, r3
 80012ea:	4a09      	ldr	r2, [pc, #36]	@ (8001310 <HAL_RCC_ClockConfig+0x1cc>)
 80012ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80012ee:	4b09      	ldr	r3, [pc, #36]	@ (8001314 <HAL_RCC_ClockConfig+0x1d0>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff f8e4 	bl	80004c0 <HAL_InitTick>

  return HAL_OK;
 80012f8:	2300      	movs	r3, #0
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3710      	adds	r7, #16
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	40022000 	.word	0x40022000
 8001308:	40021000 	.word	0x40021000
 800130c:	080046ac 	.word	0x080046ac
 8001310:	20000000 	.word	0x20000000
 8001314:	20000004 	.word	0x20000004

08001318 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001318:	b480      	push	{r7}
 800131a:	b087      	sub	sp, #28
 800131c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800131e:	2300      	movs	r3, #0
 8001320:	60fb      	str	r3, [r7, #12]
 8001322:	2300      	movs	r3, #0
 8001324:	60bb      	str	r3, [r7, #8]
 8001326:	2300      	movs	r3, #0
 8001328:	617b      	str	r3, [r7, #20]
 800132a:	2300      	movs	r3, #0
 800132c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800132e:	2300      	movs	r3, #0
 8001330:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001332:	4b1e      	ldr	r3, [pc, #120]	@ (80013ac <HAL_RCC_GetSysClockFreq+0x94>)
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	f003 030c 	and.w	r3, r3, #12
 800133e:	2b04      	cmp	r3, #4
 8001340:	d002      	beq.n	8001348 <HAL_RCC_GetSysClockFreq+0x30>
 8001342:	2b08      	cmp	r3, #8
 8001344:	d003      	beq.n	800134e <HAL_RCC_GetSysClockFreq+0x36>
 8001346:	e027      	b.n	8001398 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001348:	4b19      	ldr	r3, [pc, #100]	@ (80013b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800134a:	613b      	str	r3, [r7, #16]
      break;
 800134c:	e027      	b.n	800139e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	0c9b      	lsrs	r3, r3, #18
 8001352:	f003 030f 	and.w	r3, r3, #15
 8001356:	4a17      	ldr	r2, [pc, #92]	@ (80013b4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001358:	5cd3      	ldrb	r3, [r2, r3]
 800135a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001362:	2b00      	cmp	r3, #0
 8001364:	d010      	beq.n	8001388 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001366:	4b11      	ldr	r3, [pc, #68]	@ (80013ac <HAL_RCC_GetSysClockFreq+0x94>)
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	0c5b      	lsrs	r3, r3, #17
 800136c:	f003 0301 	and.w	r3, r3, #1
 8001370:	4a11      	ldr	r2, [pc, #68]	@ (80013b8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001372:	5cd3      	ldrb	r3, [r2, r3]
 8001374:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4a0d      	ldr	r2, [pc, #52]	@ (80013b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800137a:	fb03 f202 	mul.w	r2, r3, r2
 800137e:	68bb      	ldr	r3, [r7, #8]
 8001380:	fbb2 f3f3 	udiv	r3, r2, r3
 8001384:	617b      	str	r3, [r7, #20]
 8001386:	e004      	b.n	8001392 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	4a0c      	ldr	r2, [pc, #48]	@ (80013bc <HAL_RCC_GetSysClockFreq+0xa4>)
 800138c:	fb02 f303 	mul.w	r3, r2, r3
 8001390:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	613b      	str	r3, [r7, #16]
      break;
 8001396:	e002      	b.n	800139e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001398:	4b05      	ldr	r3, [pc, #20]	@ (80013b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800139a:	613b      	str	r3, [r7, #16]
      break;
 800139c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800139e:	693b      	ldr	r3, [r7, #16]
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	371c      	adds	r7, #28
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bc80      	pop	{r7}
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	40021000 	.word	0x40021000
 80013b0:	007a1200 	.word	0x007a1200
 80013b4:	080046c4 	.word	0x080046c4
 80013b8:	080046d4 	.word	0x080046d4
 80013bc:	003d0900 	.word	0x003d0900

080013c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80013c4:	4b02      	ldr	r3, [pc, #8]	@ (80013d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80013c6:	681b      	ldr	r3, [r3, #0]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bc80      	pop	{r7}
 80013ce:	4770      	bx	lr
 80013d0:	20000000 	.word	0x20000000

080013d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80013d8:	f7ff fff2 	bl	80013c0 <HAL_RCC_GetHCLKFreq>
 80013dc:	4602      	mov	r2, r0
 80013de:	4b05      	ldr	r3, [pc, #20]	@ (80013f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	0a1b      	lsrs	r3, r3, #8
 80013e4:	f003 0307 	and.w	r3, r3, #7
 80013e8:	4903      	ldr	r1, [pc, #12]	@ (80013f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80013ea:	5ccb      	ldrb	r3, [r1, r3]
 80013ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	40021000 	.word	0x40021000
 80013f8:	080046bc 	.word	0x080046bc

080013fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001400:	f7ff ffde 	bl	80013c0 <HAL_RCC_GetHCLKFreq>
 8001404:	4602      	mov	r2, r0
 8001406:	4b05      	ldr	r3, [pc, #20]	@ (800141c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	0adb      	lsrs	r3, r3, #11
 800140c:	f003 0307 	and.w	r3, r3, #7
 8001410:	4903      	ldr	r1, [pc, #12]	@ (8001420 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001412:	5ccb      	ldrb	r3, [r1, r3]
 8001414:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001418:	4618      	mov	r0, r3
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40021000 	.word	0x40021000
 8001420:	080046bc 	.word	0x080046bc

08001424 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	220f      	movs	r2, #15
 8001432:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001434:	4b11      	ldr	r3, [pc, #68]	@ (800147c <HAL_RCC_GetClockConfig+0x58>)
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	f003 0203 	and.w	r2, r3, #3
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001440:	4b0e      	ldr	r3, [pc, #56]	@ (800147c <HAL_RCC_GetClockConfig+0x58>)
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800144c:	4b0b      	ldr	r3, [pc, #44]	@ (800147c <HAL_RCC_GetClockConfig+0x58>)
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001458:	4b08      	ldr	r3, [pc, #32]	@ (800147c <HAL_RCC_GetClockConfig+0x58>)
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	08db      	lsrs	r3, r3, #3
 800145e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001466:	4b06      	ldr	r3, [pc, #24]	@ (8001480 <HAL_RCC_GetClockConfig+0x5c>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f003 0207 	and.w	r2, r3, #7
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001472:	bf00      	nop
 8001474:	370c      	adds	r7, #12
 8001476:	46bd      	mov	sp, r7
 8001478:	bc80      	pop	{r7}
 800147a:	4770      	bx	lr
 800147c:	40021000 	.word	0x40021000
 8001480:	40022000 	.word	0x40022000

08001484 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001484:	b480      	push	{r7}
 8001486:	b085      	sub	sp, #20
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800148c:	4b0a      	ldr	r3, [pc, #40]	@ (80014b8 <RCC_Delay+0x34>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a0a      	ldr	r2, [pc, #40]	@ (80014bc <RCC_Delay+0x38>)
 8001492:	fba2 2303 	umull	r2, r3, r2, r3
 8001496:	0a5b      	lsrs	r3, r3, #9
 8001498:	687a      	ldr	r2, [r7, #4]
 800149a:	fb02 f303 	mul.w	r3, r2, r3
 800149e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80014a0:	bf00      	nop
  }
  while (Delay --);
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	1e5a      	subs	r2, r3, #1
 80014a6:	60fa      	str	r2, [r7, #12]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d1f9      	bne.n	80014a0 <RCC_Delay+0x1c>
}
 80014ac:	bf00      	nop
 80014ae:	bf00      	nop
 80014b0:	3714      	adds	r7, #20
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bc80      	pop	{r7}
 80014b6:	4770      	bx	lr
 80014b8:	20000000 	.word	0x20000000
 80014bc:	10624dd3 	.word	0x10624dd3

080014c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d101      	bne.n	80014d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80014ce:	2301      	movs	r3, #1
 80014d0:	e041      	b.n	8001556 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d106      	bne.n	80014ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	2200      	movs	r2, #0
 80014e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80014e6:	6878      	ldr	r0, [r7, #4]
 80014e8:	f000 f839 	bl	800155e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2202      	movs	r2, #2
 80014f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	3304      	adds	r3, #4
 80014fc:	4619      	mov	r1, r3
 80014fe:	4610      	mov	r0, r2
 8001500:	f000 f99c 	bl	800183c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2201      	movs	r2, #1
 8001508:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2201      	movs	r2, #1
 8001510:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	2201      	movs	r2, #1
 8001518:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2201      	movs	r2, #1
 8001520:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	2201      	movs	r2, #1
 8001528:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2201      	movs	r2, #1
 8001530:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2201      	movs	r2, #1
 8001538:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2201      	movs	r2, #1
 8001540:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2201      	movs	r2, #1
 8001548:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2201      	movs	r2, #1
 8001550:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001554:	2300      	movs	r3, #0
}
 8001556:	4618      	mov	r0, r3
 8001558:	3708      	adds	r7, #8
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}

0800155e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800155e:	b480      	push	{r7}
 8001560:	b083      	sub	sp, #12
 8001562:	af00      	add	r7, sp, #0
 8001564:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001566:	bf00      	nop
 8001568:	370c      	adds	r7, #12
 800156a:	46bd      	mov	sp, r7
 800156c:	bc80      	pop	{r7}
 800156e:	4770      	bx	lr

08001570 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001570:	b480      	push	{r7}
 8001572:	b085      	sub	sp, #20
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800157e:	b2db      	uxtb	r3, r3
 8001580:	2b01      	cmp	r3, #1
 8001582:	d001      	beq.n	8001588 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001584:	2301      	movs	r3, #1
 8001586:	e03a      	b.n	80015fe <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2202      	movs	r2, #2
 800158c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	68da      	ldr	r2, [r3, #12]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f042 0201 	orr.w	r2, r2, #1
 800159e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a18      	ldr	r2, [pc, #96]	@ (8001608 <HAL_TIM_Base_Start_IT+0x98>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d00e      	beq.n	80015c8 <HAL_TIM_Base_Start_IT+0x58>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015b2:	d009      	beq.n	80015c8 <HAL_TIM_Base_Start_IT+0x58>
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a14      	ldr	r2, [pc, #80]	@ (800160c <HAL_TIM_Base_Start_IT+0x9c>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d004      	beq.n	80015c8 <HAL_TIM_Base_Start_IT+0x58>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4a13      	ldr	r2, [pc, #76]	@ (8001610 <HAL_TIM_Base_Start_IT+0xa0>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d111      	bne.n	80015ec <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	f003 0307 	and.w	r3, r3, #7
 80015d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	2b06      	cmp	r3, #6
 80015d8:	d010      	beq.n	80015fc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f042 0201 	orr.w	r2, r2, #1
 80015e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80015ea:	e007      	b.n	80015fc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	681a      	ldr	r2, [r3, #0]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f042 0201 	orr.w	r2, r2, #1
 80015fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80015fc:	2300      	movs	r3, #0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3714      	adds	r7, #20
 8001602:	46bd      	mov	sp, r7
 8001604:	bc80      	pop	{r7}
 8001606:	4770      	bx	lr
 8001608:	40012c00 	.word	0x40012c00
 800160c:	40000400 	.word	0x40000400
 8001610:	40000800 	.word	0x40000800

08001614 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b084      	sub	sp, #16
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	68db      	ldr	r3, [r3, #12]
 8001622:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	691b      	ldr	r3, [r3, #16]
 800162a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	f003 0302 	and.w	r3, r3, #2
 8001632:	2b00      	cmp	r3, #0
 8001634:	d020      	beq.n	8001678 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	f003 0302 	and.w	r3, r3, #2
 800163c:	2b00      	cmp	r3, #0
 800163e:	d01b      	beq.n	8001678 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f06f 0202 	mvn.w	r2, #2
 8001648:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2201      	movs	r2, #1
 800164e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	699b      	ldr	r3, [r3, #24]
 8001656:	f003 0303 	and.w	r3, r3, #3
 800165a:	2b00      	cmp	r3, #0
 800165c:	d003      	beq.n	8001666 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800165e:	6878      	ldr	r0, [r7, #4]
 8001660:	f000 f8d1 	bl	8001806 <HAL_TIM_IC_CaptureCallback>
 8001664:	e005      	b.n	8001672 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f000 f8c4 	bl	80017f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	f000 f8d3 	bl	8001818 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2200      	movs	r2, #0
 8001676:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	f003 0304 	and.w	r3, r3, #4
 800167e:	2b00      	cmp	r3, #0
 8001680:	d020      	beq.n	80016c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	f003 0304 	and.w	r3, r3, #4
 8001688:	2b00      	cmp	r3, #0
 800168a:	d01b      	beq.n	80016c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f06f 0204 	mvn.w	r2, #4
 8001694:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2202      	movs	r2, #2
 800169a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	699b      	ldr	r3, [r3, #24]
 80016a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d003      	beq.n	80016b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	f000 f8ab 	bl	8001806 <HAL_TIM_IC_CaptureCallback>
 80016b0:	e005      	b.n	80016be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016b2:	6878      	ldr	r0, [r7, #4]
 80016b4:	f000 f89e 	bl	80017f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	f000 f8ad 	bl	8001818 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2200      	movs	r2, #0
 80016c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	f003 0308 	and.w	r3, r3, #8
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d020      	beq.n	8001710 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	f003 0308 	and.w	r3, r3, #8
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d01b      	beq.n	8001710 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f06f 0208 	mvn.w	r2, #8
 80016e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2204      	movs	r2, #4
 80016e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	69db      	ldr	r3, [r3, #28]
 80016ee:	f003 0303 	and.w	r3, r3, #3
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d003      	beq.n	80016fe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f000 f885 	bl	8001806 <HAL_TIM_IC_CaptureCallback>
 80016fc:	e005      	b.n	800170a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f000 f878 	bl	80017f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001704:	6878      	ldr	r0, [r7, #4]
 8001706:	f000 f887 	bl	8001818 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2200      	movs	r2, #0
 800170e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001710:	68bb      	ldr	r3, [r7, #8]
 8001712:	f003 0310 	and.w	r3, r3, #16
 8001716:	2b00      	cmp	r3, #0
 8001718:	d020      	beq.n	800175c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	f003 0310 	and.w	r3, r3, #16
 8001720:	2b00      	cmp	r3, #0
 8001722:	d01b      	beq.n	800175c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f06f 0210 	mvn.w	r2, #16
 800172c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2208      	movs	r2, #8
 8001732:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	69db      	ldr	r3, [r3, #28]
 800173a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800173e:	2b00      	cmp	r3, #0
 8001740:	d003      	beq.n	800174a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f000 f85f 	bl	8001806 <HAL_TIM_IC_CaptureCallback>
 8001748:	e005      	b.n	8001756 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800174a:	6878      	ldr	r0, [r7, #4]
 800174c:	f000 f852 	bl	80017f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f000 f861 	bl	8001818 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2200      	movs	r2, #0
 800175a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	f003 0301 	and.w	r3, r3, #1
 8001762:	2b00      	cmp	r3, #0
 8001764:	d00c      	beq.n	8001780 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	f003 0301 	and.w	r3, r3, #1
 800176c:	2b00      	cmp	r3, #0
 800176e:	d007      	beq.n	8001780 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f06f 0201 	mvn.w	r2, #1
 8001778:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800177a:	6878      	ldr	r0, [r7, #4]
 800177c:	f7fe fe12 	bl	80003a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001786:	2b00      	cmp	r3, #0
 8001788:	d00c      	beq.n	80017a4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001790:	2b00      	cmp	r3, #0
 8001792:	d007      	beq.n	80017a4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800179c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f000 f8c3 	bl	800192a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d00c      	beq.n	80017c8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d007      	beq.n	80017c8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80017c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80017c2:	6878      	ldr	r0, [r7, #4]
 80017c4:	f000 f831 	bl	800182a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80017c8:	68bb      	ldr	r3, [r7, #8]
 80017ca:	f003 0320 	and.w	r3, r3, #32
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d00c      	beq.n	80017ec <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	f003 0320 	and.w	r3, r3, #32
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d007      	beq.n	80017ec <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f06f 0220 	mvn.w	r2, #32
 80017e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80017e6:	6878      	ldr	r0, [r7, #4]
 80017e8:	f000 f896 	bl	8001918 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80017ec:	bf00      	nop
 80017ee:	3710      	adds	r7, #16
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80017fc:	bf00      	nop
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	bc80      	pop	{r7}
 8001804:	4770      	bx	lr

08001806 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001806:	b480      	push	{r7}
 8001808:	b083      	sub	sp, #12
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800180e:	bf00      	nop
 8001810:	370c      	adds	r7, #12
 8001812:	46bd      	mov	sp, r7
 8001814:	bc80      	pop	{r7}
 8001816:	4770      	bx	lr

08001818 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001820:	bf00      	nop
 8001822:	370c      	adds	r7, #12
 8001824:	46bd      	mov	sp, r7
 8001826:	bc80      	pop	{r7}
 8001828:	4770      	bx	lr

0800182a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800182a:	b480      	push	{r7}
 800182c:	b083      	sub	sp, #12
 800182e:	af00      	add	r7, sp, #0
 8001830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001832:	bf00      	nop
 8001834:	370c      	adds	r7, #12
 8001836:	46bd      	mov	sp, r7
 8001838:	bc80      	pop	{r7}
 800183a:	4770      	bx	lr

0800183c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800183c:	b480      	push	{r7}
 800183e:	b085      	sub	sp, #20
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
 8001844:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	4a2f      	ldr	r2, [pc, #188]	@ (800190c <TIM_Base_SetConfig+0xd0>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d00b      	beq.n	800186c <TIM_Base_SetConfig+0x30>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800185a:	d007      	beq.n	800186c <TIM_Base_SetConfig+0x30>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	4a2c      	ldr	r2, [pc, #176]	@ (8001910 <TIM_Base_SetConfig+0xd4>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d003      	beq.n	800186c <TIM_Base_SetConfig+0x30>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	4a2b      	ldr	r2, [pc, #172]	@ (8001914 <TIM_Base_SetConfig+0xd8>)
 8001868:	4293      	cmp	r3, r2
 800186a:	d108      	bne.n	800187e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001872:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	68fa      	ldr	r2, [r7, #12]
 800187a:	4313      	orrs	r3, r2
 800187c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	4a22      	ldr	r2, [pc, #136]	@ (800190c <TIM_Base_SetConfig+0xd0>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d00b      	beq.n	800189e <TIM_Base_SetConfig+0x62>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800188c:	d007      	beq.n	800189e <TIM_Base_SetConfig+0x62>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4a1f      	ldr	r2, [pc, #124]	@ (8001910 <TIM_Base_SetConfig+0xd4>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d003      	beq.n	800189e <TIM_Base_SetConfig+0x62>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4a1e      	ldr	r2, [pc, #120]	@ (8001914 <TIM_Base_SetConfig+0xd8>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d108      	bne.n	80018b0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80018a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	68db      	ldr	r3, [r3, #12]
 80018aa:	68fa      	ldr	r2, [r7, #12]
 80018ac:	4313      	orrs	r3, r2
 80018ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	695b      	ldr	r3, [r3, #20]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	68fa      	ldr	r2, [r7, #12]
 80018c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	689a      	ldr	r2, [r3, #8]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	4a0d      	ldr	r2, [pc, #52]	@ (800190c <TIM_Base_SetConfig+0xd0>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d103      	bne.n	80018e4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	691a      	ldr	r2, [r3, #16]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2201      	movs	r2, #1
 80018e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	691b      	ldr	r3, [r3, #16]
 80018ee:	f003 0301 	and.w	r3, r3, #1
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d005      	beq.n	8001902 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	691b      	ldr	r3, [r3, #16]
 80018fa:	f023 0201 	bic.w	r2, r3, #1
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	611a      	str	r2, [r3, #16]
  }
}
 8001902:	bf00      	nop
 8001904:	3714      	adds	r7, #20
 8001906:	46bd      	mov	sp, r7
 8001908:	bc80      	pop	{r7}
 800190a:	4770      	bx	lr
 800190c:	40012c00 	.word	0x40012c00
 8001910:	40000400 	.word	0x40000400
 8001914:	40000800 	.word	0x40000800

08001918 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001920:	bf00      	nop
 8001922:	370c      	adds	r7, #12
 8001924:	46bd      	mov	sp, r7
 8001926:	bc80      	pop	{r7}
 8001928:	4770      	bx	lr

0800192a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800192a:	b480      	push	{r7}
 800192c:	b083      	sub	sp, #12
 800192e:	af00      	add	r7, sp, #0
 8001930:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001932:	bf00      	nop
 8001934:	370c      	adds	r7, #12
 8001936:	46bd      	mov	sp, r7
 8001938:	bc80      	pop	{r7}
 800193a:	4770      	bx	lr

0800193c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d101      	bne.n	800194e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	e042      	b.n	80019d4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001954:	b2db      	uxtb	r3, r3
 8001956:	2b00      	cmp	r3, #0
 8001958:	d106      	bne.n	8001968 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2200      	movs	r2, #0
 800195e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f7fe fd6e 	bl	8000444 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2224      	movs	r2, #36	@ 0x24
 800196c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	68da      	ldr	r2, [r3, #12]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800197e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f000 f82b 	bl	80019dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	691a      	ldr	r2, [r3, #16]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001994:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	695a      	ldr	r2, [r3, #20]
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80019a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	68da      	ldr	r2, [r3, #12]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80019b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2200      	movs	r2, #0
 80019ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2220      	movs	r2, #32
 80019c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2220      	movs	r2, #32
 80019c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2200      	movs	r2, #0
 80019d0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80019d2:	2300      	movs	r3, #0
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3708      	adds	r7, #8
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}

080019dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	691b      	ldr	r3, [r3, #16]
 80019ea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	68da      	ldr	r2, [r3, #12]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	430a      	orrs	r2, r1
 80019f8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	689a      	ldr	r2, [r3, #8]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	691b      	ldr	r3, [r3, #16]
 8001a02:	431a      	orrs	r2, r3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	695b      	ldr	r3, [r3, #20]
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	68db      	ldr	r3, [r3, #12]
 8001a12:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8001a16:	f023 030c 	bic.w	r3, r3, #12
 8001a1a:	687a      	ldr	r2, [r7, #4]
 8001a1c:	6812      	ldr	r2, [r2, #0]
 8001a1e:	68b9      	ldr	r1, [r7, #8]
 8001a20:	430b      	orrs	r3, r1
 8001a22:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	695b      	ldr	r3, [r3, #20]
 8001a2a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	699a      	ldr	r2, [r3, #24]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	430a      	orrs	r2, r1
 8001a38:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a2c      	ldr	r2, [pc, #176]	@ (8001af0 <UART_SetConfig+0x114>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d103      	bne.n	8001a4c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001a44:	f7ff fcda 	bl	80013fc <HAL_RCC_GetPCLK2Freq>
 8001a48:	60f8      	str	r0, [r7, #12]
 8001a4a:	e002      	b.n	8001a52 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001a4c:	f7ff fcc2 	bl	80013d4 <HAL_RCC_GetPCLK1Freq>
 8001a50:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001a52:	68fa      	ldr	r2, [r7, #12]
 8001a54:	4613      	mov	r3, r2
 8001a56:	009b      	lsls	r3, r3, #2
 8001a58:	4413      	add	r3, r2
 8001a5a:	009a      	lsls	r2, r3, #2
 8001a5c:	441a      	add	r2, r3
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	009b      	lsls	r3, r3, #2
 8001a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a68:	4a22      	ldr	r2, [pc, #136]	@ (8001af4 <UART_SetConfig+0x118>)
 8001a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a6e:	095b      	lsrs	r3, r3, #5
 8001a70:	0119      	lsls	r1, r3, #4
 8001a72:	68fa      	ldr	r2, [r7, #12]
 8001a74:	4613      	mov	r3, r2
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	4413      	add	r3, r2
 8001a7a:	009a      	lsls	r2, r3, #2
 8001a7c:	441a      	add	r2, r3
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	009b      	lsls	r3, r3, #2
 8001a84:	fbb2 f2f3 	udiv	r2, r2, r3
 8001a88:	4b1a      	ldr	r3, [pc, #104]	@ (8001af4 <UART_SetConfig+0x118>)
 8001a8a:	fba3 0302 	umull	r0, r3, r3, r2
 8001a8e:	095b      	lsrs	r3, r3, #5
 8001a90:	2064      	movs	r0, #100	@ 0x64
 8001a92:	fb00 f303 	mul.w	r3, r0, r3
 8001a96:	1ad3      	subs	r3, r2, r3
 8001a98:	011b      	lsls	r3, r3, #4
 8001a9a:	3332      	adds	r3, #50	@ 0x32
 8001a9c:	4a15      	ldr	r2, [pc, #84]	@ (8001af4 <UART_SetConfig+0x118>)
 8001a9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001aa2:	095b      	lsrs	r3, r3, #5
 8001aa4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001aa8:	4419      	add	r1, r3
 8001aaa:	68fa      	ldr	r2, [r7, #12]
 8001aac:	4613      	mov	r3, r2
 8001aae:	009b      	lsls	r3, r3, #2
 8001ab0:	4413      	add	r3, r2
 8001ab2:	009a      	lsls	r2, r3, #2
 8001ab4:	441a      	add	r2, r3
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8001af4 <UART_SetConfig+0x118>)
 8001ac2:	fba3 0302 	umull	r0, r3, r3, r2
 8001ac6:	095b      	lsrs	r3, r3, #5
 8001ac8:	2064      	movs	r0, #100	@ 0x64
 8001aca:	fb00 f303 	mul.w	r3, r0, r3
 8001ace:	1ad3      	subs	r3, r2, r3
 8001ad0:	011b      	lsls	r3, r3, #4
 8001ad2:	3332      	adds	r3, #50	@ 0x32
 8001ad4:	4a07      	ldr	r2, [pc, #28]	@ (8001af4 <UART_SetConfig+0x118>)
 8001ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8001ada:	095b      	lsrs	r3, r3, #5
 8001adc:	f003 020f 	and.w	r2, r3, #15
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	440a      	add	r2, r1
 8001ae6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001ae8:	bf00      	nop
 8001aea:	3710      	adds	r7, #16
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	40013800 	.word	0x40013800
 8001af4:	51eb851f 	.word	0x51eb851f

08001af8 <__NVIC_SetPriority>:
{
 8001af8:	b480      	push	{r7}
 8001afa:	b083      	sub	sp, #12
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	4603      	mov	r3, r0
 8001b00:	6039      	str	r1, [r7, #0]
 8001b02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	db0a      	blt.n	8001b22 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	b2da      	uxtb	r2, r3
 8001b10:	490c      	ldr	r1, [pc, #48]	@ (8001b44 <__NVIC_SetPriority+0x4c>)
 8001b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b16:	0112      	lsls	r2, r2, #4
 8001b18:	b2d2      	uxtb	r2, r2
 8001b1a:	440b      	add	r3, r1
 8001b1c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001b20:	e00a      	b.n	8001b38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	b2da      	uxtb	r2, r3
 8001b26:	4908      	ldr	r1, [pc, #32]	@ (8001b48 <__NVIC_SetPriority+0x50>)
 8001b28:	79fb      	ldrb	r3, [r7, #7]
 8001b2a:	f003 030f 	and.w	r3, r3, #15
 8001b2e:	3b04      	subs	r3, #4
 8001b30:	0112      	lsls	r2, r2, #4
 8001b32:	b2d2      	uxtb	r2, r2
 8001b34:	440b      	add	r3, r1
 8001b36:	761a      	strb	r2, [r3, #24]
}
 8001b38:	bf00      	nop
 8001b3a:	370c      	adds	r7, #12
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bc80      	pop	{r7}
 8001b40:	4770      	bx	lr
 8001b42:	bf00      	nop
 8001b44:	e000e100 	.word	0xe000e100
 8001b48:	e000ed00 	.word	0xe000ed00

08001b4c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8001b50:	4b05      	ldr	r3, [pc, #20]	@ (8001b68 <SysTick_Handler+0x1c>)
 8001b52:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8001b54:	f001 fd0c 	bl	8003570 <xTaskGetSchedulerState>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d001      	beq.n	8001b62 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8001b5e:	f002 fab3 	bl	80040c8 <xPortSysTickHandler>
  }
}
 8001b62:	bf00      	nop
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	e000e010 	.word	0xe000e010

08001b6c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8001b70:	2100      	movs	r1, #0
 8001b72:	f06f 0004 	mvn.w	r0, #4
 8001b76:	f7ff ffbf 	bl	8001af8 <__NVIC_SetPriority>
#endif
}
 8001b7a:	bf00      	nop
 8001b7c:	bd80      	pop	{r7, pc}
	...

08001b80 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001b86:	f3ef 8305 	mrs	r3, IPSR
 8001b8a:	603b      	str	r3, [r7, #0]
  return(result);
 8001b8c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d003      	beq.n	8001b9a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8001b92:	f06f 0305 	mvn.w	r3, #5
 8001b96:	607b      	str	r3, [r7, #4]
 8001b98:	e00c      	b.n	8001bb4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8001b9a:	4b09      	ldr	r3, [pc, #36]	@ (8001bc0 <osKernelInitialize+0x40>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d105      	bne.n	8001bae <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8001ba2:	4b07      	ldr	r3, [pc, #28]	@ (8001bc0 <osKernelInitialize+0x40>)
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	607b      	str	r3, [r7, #4]
 8001bac:	e002      	b.n	8001bb4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8001bae:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8001bb4:	687b      	ldr	r3, [r7, #4]
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	370c      	adds	r7, #12
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bc80      	pop	{r7}
 8001bbe:	4770      	bx	lr
 8001bc0:	200000c8 	.word	0x200000c8

08001bc4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001bca:	f3ef 8305 	mrs	r3, IPSR
 8001bce:	603b      	str	r3, [r7, #0]
  return(result);
 8001bd0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d003      	beq.n	8001bde <osKernelStart+0x1a>
    stat = osErrorISR;
 8001bd6:	f06f 0305 	mvn.w	r3, #5
 8001bda:	607b      	str	r3, [r7, #4]
 8001bdc:	e010      	b.n	8001c00 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8001bde:	4b0b      	ldr	r3, [pc, #44]	@ (8001c0c <osKernelStart+0x48>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d109      	bne.n	8001bfa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8001be6:	f7ff ffc1 	bl	8001b6c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8001bea:	4b08      	ldr	r3, [pc, #32]	@ (8001c0c <osKernelStart+0x48>)
 8001bec:	2202      	movs	r2, #2
 8001bee:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8001bf0:	f001 f872 	bl	8002cd8 <vTaskStartScheduler>
      stat = osOK;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	607b      	str	r3, [r7, #4]
 8001bf8:	e002      	b.n	8001c00 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8001bfa:	f04f 33ff 	mov.w	r3, #4294967295
 8001bfe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8001c00:	687b      	ldr	r3, [r7, #4]
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	200000c8 	.word	0x200000c8

08001c10 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b08e      	sub	sp, #56	@ 0x38
 8001c14:	af04      	add	r7, sp, #16
 8001c16:	60f8      	str	r0, [r7, #12]
 8001c18:	60b9      	str	r1, [r7, #8]
 8001c1a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001c20:	f3ef 8305 	mrs	r3, IPSR
 8001c24:	617b      	str	r3, [r7, #20]
  return(result);
 8001c26:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d17e      	bne.n	8001d2a <osThreadNew+0x11a>
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d07b      	beq.n	8001d2a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8001c32:	2380      	movs	r3, #128	@ 0x80
 8001c34:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8001c36:	2318      	movs	r3, #24
 8001c38:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8001c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c42:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d045      	beq.n	8001cd6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d002      	beq.n	8001c58 <osThreadNew+0x48>
        name = attr->name;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	699b      	ldr	r3, [r3, #24]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d002      	beq.n	8001c66 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	699b      	ldr	r3, [r3, #24]
 8001c64:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d008      	beq.n	8001c7e <osThreadNew+0x6e>
 8001c6c:	69fb      	ldr	r3, [r7, #28]
 8001c6e:	2b38      	cmp	r3, #56	@ 0x38
 8001c70:	d805      	bhi.n	8001c7e <osThreadNew+0x6e>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	f003 0301 	and.w	r3, r3, #1
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <osThreadNew+0x72>
        return (NULL);
 8001c7e:	2300      	movs	r3, #0
 8001c80:	e054      	b.n	8001d2c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	695b      	ldr	r3, [r3, #20]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d003      	beq.n	8001c92 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	695b      	ldr	r3, [r3, #20]
 8001c8e:	089b      	lsrs	r3, r3, #2
 8001c90:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d00e      	beq.n	8001cb8 <osThreadNew+0xa8>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	68db      	ldr	r3, [r3, #12]
 8001c9e:	2b5b      	cmp	r3, #91	@ 0x5b
 8001ca0:	d90a      	bls.n	8001cb8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d006      	beq.n	8001cb8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	695b      	ldr	r3, [r3, #20]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d002      	beq.n	8001cb8 <osThreadNew+0xa8>
        mem = 1;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	61bb      	str	r3, [r7, #24]
 8001cb6:	e010      	b.n	8001cda <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d10c      	bne.n	8001cda <osThreadNew+0xca>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d108      	bne.n	8001cda <osThreadNew+0xca>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	691b      	ldr	r3, [r3, #16]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d104      	bne.n	8001cda <osThreadNew+0xca>
          mem = 0;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	61bb      	str	r3, [r7, #24]
 8001cd4:	e001      	b.n	8001cda <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8001cda:	69bb      	ldr	r3, [r7, #24]
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d110      	bne.n	8001d02 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8001ce4:	687a      	ldr	r2, [r7, #4]
 8001ce6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001ce8:	9202      	str	r2, [sp, #8]
 8001cea:	9301      	str	r3, [sp, #4]
 8001cec:	69fb      	ldr	r3, [r7, #28]
 8001cee:	9300      	str	r3, [sp, #0]
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	6a3a      	ldr	r2, [r7, #32]
 8001cf4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001cf6:	68f8      	ldr	r0, [r7, #12]
 8001cf8:	f000 fe12 	bl	8002920 <xTaskCreateStatic>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	613b      	str	r3, [r7, #16]
 8001d00:	e013      	b.n	8001d2a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8001d02:	69bb      	ldr	r3, [r7, #24]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d110      	bne.n	8001d2a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8001d08:	6a3b      	ldr	r3, [r7, #32]
 8001d0a:	b29a      	uxth	r2, r3
 8001d0c:	f107 0310 	add.w	r3, r7, #16
 8001d10:	9301      	str	r3, [sp, #4]
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	9300      	str	r3, [sp, #0]
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001d1a:	68f8      	ldr	r0, [r7, #12]
 8001d1c:	f000 fe60 	bl	80029e0 <xTaskCreate>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d001      	beq.n	8001d2a <osThreadNew+0x11a>
            hTask = NULL;
 8001d26:	2300      	movs	r3, #0
 8001d28:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8001d2a:	693b      	ldr	r3, [r7, #16]
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	3728      	adds	r7, #40	@ 0x28
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}

08001d34 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001d3c:	f3ef 8305 	mrs	r3, IPSR
 8001d40:	60bb      	str	r3, [r7, #8]
  return(result);
 8001d42:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d003      	beq.n	8001d50 <osDelay+0x1c>
    stat = osErrorISR;
 8001d48:	f06f 0305 	mvn.w	r3, #5
 8001d4c:	60fb      	str	r3, [r7, #12]
 8001d4e:	e007      	b.n	8001d60 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8001d50:	2300      	movs	r3, #0
 8001d52:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d002      	beq.n	8001d60 <osDelay+0x2c>
      vTaskDelay(ticks);
 8001d5a:	6878      	ldr	r0, [r7, #4]
 8001d5c:	f000 ff86 	bl	8002c6c <vTaskDelay>
    }
  }

  return (stat);
 8001d60:	68fb      	ldr	r3, [r7, #12]
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3710      	adds	r7, #16
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
	...

08001d6c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8001d6c:	b480      	push	{r7}
 8001d6e:	b085      	sub	sp, #20
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	60f8      	str	r0, [r7, #12]
 8001d74:	60b9      	str	r1, [r7, #8]
 8001d76:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	4a06      	ldr	r2, [pc, #24]	@ (8001d94 <vApplicationGetIdleTaskMemory+0x28>)
 8001d7c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	4a05      	ldr	r2, [pc, #20]	@ (8001d98 <vApplicationGetIdleTaskMemory+0x2c>)
 8001d82:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2280      	movs	r2, #128	@ 0x80
 8001d88:	601a      	str	r2, [r3, #0]
}
 8001d8a:	bf00      	nop
 8001d8c:	3714      	adds	r7, #20
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bc80      	pop	{r7}
 8001d92:	4770      	bx	lr
 8001d94:	200000cc 	.word	0x200000cc
 8001d98:	20000128 	.word	0x20000128

08001d9c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8001d9c:	b480      	push	{r7}
 8001d9e:	b085      	sub	sp, #20
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	60f8      	str	r0, [r7, #12]
 8001da4:	60b9      	str	r1, [r7, #8]
 8001da6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	4a07      	ldr	r2, [pc, #28]	@ (8001dc8 <vApplicationGetTimerTaskMemory+0x2c>)
 8001dac:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8001dae:	68bb      	ldr	r3, [r7, #8]
 8001db0:	4a06      	ldr	r2, [pc, #24]	@ (8001dcc <vApplicationGetTimerTaskMemory+0x30>)
 8001db2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001dba:	601a      	str	r2, [r3, #0]
}
 8001dbc:	bf00      	nop
 8001dbe:	3714      	adds	r7, #20
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bc80      	pop	{r7}
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	20000328 	.word	0x20000328
 8001dcc:	20000384 	.word	0x20000384

08001dd0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f103 0208 	add.w	r2, r3, #8
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	f04f 32ff 	mov.w	r2, #4294967295
 8001de8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	f103 0208 	add.w	r2, r3, #8
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f103 0208 	add.w	r2, r3, #8
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2200      	movs	r2, #0
 8001e02:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001e04:	bf00      	nop
 8001e06:	370c      	adds	r7, #12
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bc80      	pop	{r7}
 8001e0c:	4770      	bx	lr

08001e0e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001e0e:	b480      	push	{r7}
 8001e10:	b083      	sub	sp, #12
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001e1c:	bf00      	nop
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bc80      	pop	{r7}
 8001e24:	4770      	bx	lr

08001e26 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001e26:	b480      	push	{r7}
 8001e28:	b085      	sub	sp, #20
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	6078      	str	r0, [r7, #4]
 8001e2e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	68fa      	ldr	r2, [r7, #12]
 8001e3a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	689a      	ldr	r2, [r3, #8]
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	683a      	ldr	r2, [r7, #0]
 8001e4a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	683a      	ldr	r2, [r7, #0]
 8001e50:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	687a      	ldr	r2, [r7, #4]
 8001e56:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	1c5a      	adds	r2, r3, #1
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	601a      	str	r2, [r3, #0]
}
 8001e62:	bf00      	nop
 8001e64:	3714      	adds	r7, #20
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bc80      	pop	{r7}
 8001e6a:	4770      	bx	lr

08001e6c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b085      	sub	sp, #20
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e82:	d103      	bne.n	8001e8c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	691b      	ldr	r3, [r3, #16]
 8001e88:	60fb      	str	r3, [r7, #12]
 8001e8a:	e00c      	b.n	8001ea6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	3308      	adds	r3, #8
 8001e90:	60fb      	str	r3, [r7, #12]
 8001e92:	e002      	b.n	8001e9a <vListInsert+0x2e>
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	60fb      	str	r3, [r7, #12]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	68ba      	ldr	r2, [r7, #8]
 8001ea2:	429a      	cmp	r2, r3
 8001ea4:	d2f6      	bcs.n	8001e94 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	685a      	ldr	r2, [r3, #4]
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	683a      	ldr	r2, [r7, #0]
 8001eb4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	68fa      	ldr	r2, [r7, #12]
 8001eba:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	683a      	ldr	r2, [r7, #0]
 8001ec0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	687a      	ldr	r2, [r7, #4]
 8001ec6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	1c5a      	adds	r2, r3, #1
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	601a      	str	r2, [r3, #0]
}
 8001ed2:	bf00      	nop
 8001ed4:	3714      	adds	r7, #20
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bc80      	pop	{r7}
 8001eda:	4770      	bx	lr

08001edc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001edc:	b480      	push	{r7}
 8001ede:	b085      	sub	sp, #20
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	691b      	ldr	r3, [r3, #16]
 8001ee8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	687a      	ldr	r2, [r7, #4]
 8001ef0:	6892      	ldr	r2, [r2, #8]
 8001ef2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	6852      	ldr	r2, [r2, #4]
 8001efc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	687a      	ldr	r2, [r7, #4]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d103      	bne.n	8001f10 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	689a      	ldr	r2, [r3, #8]
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2200      	movs	r2, #0
 8001f14:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	1e5a      	subs	r2, r3, #1
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681b      	ldr	r3, [r3, #0]
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3714      	adds	r7, #20
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bc80      	pop	{r7}
 8001f2c:	4770      	bx	lr
	...

08001f30 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b084      	sub	sp, #16
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d10b      	bne.n	8001f5c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001f44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f48:	f383 8811 	msr	BASEPRI, r3
 8001f4c:	f3bf 8f6f 	isb	sy
 8001f50:	f3bf 8f4f 	dsb	sy
 8001f54:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001f56:	bf00      	nop
 8001f58:	bf00      	nop
 8001f5a:	e7fd      	b.n	8001f58 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8001f5c:	f002 f836 	bl	8003fcc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f68:	68f9      	ldr	r1, [r7, #12]
 8001f6a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001f6c:	fb01 f303 	mul.w	r3, r1, r3
 8001f70:	441a      	add	r2, r3
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	2200      	movs	r2, #0
 8001f7a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f8c:	3b01      	subs	r3, #1
 8001f8e:	68f9      	ldr	r1, [r7, #12]
 8001f90:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001f92:	fb01 f303 	mul.w	r3, r1, r3
 8001f96:	441a      	add	r2, r3
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	22ff      	movs	r2, #255	@ 0xff
 8001fa0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	22ff      	movs	r2, #255	@ 0xff
 8001fa8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d114      	bne.n	8001fdc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	691b      	ldr	r3, [r3, #16]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d01a      	beq.n	8001ff0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	3310      	adds	r3, #16
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f001 f916 	bl	80031f0 <xTaskRemoveFromEventList>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d012      	beq.n	8001ff0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001fca:	4b0d      	ldr	r3, [pc, #52]	@ (8002000 <xQueueGenericReset+0xd0>)
 8001fcc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001fd0:	601a      	str	r2, [r3, #0]
 8001fd2:	f3bf 8f4f 	dsb	sy
 8001fd6:	f3bf 8f6f 	isb	sy
 8001fda:	e009      	b.n	8001ff0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	3310      	adds	r3, #16
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f7ff fef5 	bl	8001dd0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	3324      	adds	r3, #36	@ 0x24
 8001fea:	4618      	mov	r0, r3
 8001fec:	f7ff fef0 	bl	8001dd0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001ff0:	f002 f81c 	bl	800402c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001ff4:	2301      	movs	r3, #1
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3710      	adds	r7, #16
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	e000ed04 	.word	0xe000ed04

08002004 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002004:	b580      	push	{r7, lr}
 8002006:	b08e      	sub	sp, #56	@ 0x38
 8002008:	af02      	add	r7, sp, #8
 800200a:	60f8      	str	r0, [r7, #12]
 800200c:	60b9      	str	r1, [r7, #8]
 800200e:	607a      	str	r2, [r7, #4]
 8002010:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d10b      	bne.n	8002030 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800201c:	f383 8811 	msr	BASEPRI, r3
 8002020:	f3bf 8f6f 	isb	sy
 8002024:	f3bf 8f4f 	dsb	sy
 8002028:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800202a:	bf00      	nop
 800202c:	bf00      	nop
 800202e:	e7fd      	b.n	800202c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d10b      	bne.n	800204e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8002036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800203a:	f383 8811 	msr	BASEPRI, r3
 800203e:	f3bf 8f6f 	isb	sy
 8002042:	f3bf 8f4f 	dsb	sy
 8002046:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002048:	bf00      	nop
 800204a:	bf00      	nop
 800204c:	e7fd      	b.n	800204a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d002      	beq.n	800205a <xQueueGenericCreateStatic+0x56>
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <xQueueGenericCreateStatic+0x5a>
 800205a:	2301      	movs	r3, #1
 800205c:	e000      	b.n	8002060 <xQueueGenericCreateStatic+0x5c>
 800205e:	2300      	movs	r3, #0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d10b      	bne.n	800207c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002064:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002068:	f383 8811 	msr	BASEPRI, r3
 800206c:	f3bf 8f6f 	isb	sy
 8002070:	f3bf 8f4f 	dsb	sy
 8002074:	623b      	str	r3, [r7, #32]
}
 8002076:	bf00      	nop
 8002078:	bf00      	nop
 800207a:	e7fd      	b.n	8002078 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d102      	bne.n	8002088 <xQueueGenericCreateStatic+0x84>
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d101      	bne.n	800208c <xQueueGenericCreateStatic+0x88>
 8002088:	2301      	movs	r3, #1
 800208a:	e000      	b.n	800208e <xQueueGenericCreateStatic+0x8a>
 800208c:	2300      	movs	r3, #0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d10b      	bne.n	80020aa <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8002092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002096:	f383 8811 	msr	BASEPRI, r3
 800209a:	f3bf 8f6f 	isb	sy
 800209e:	f3bf 8f4f 	dsb	sy
 80020a2:	61fb      	str	r3, [r7, #28]
}
 80020a4:	bf00      	nop
 80020a6:	bf00      	nop
 80020a8:	e7fd      	b.n	80020a6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80020aa:	2350      	movs	r3, #80	@ 0x50
 80020ac:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	2b50      	cmp	r3, #80	@ 0x50
 80020b2:	d00b      	beq.n	80020cc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80020b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80020b8:	f383 8811 	msr	BASEPRI, r3
 80020bc:	f3bf 8f6f 	isb	sy
 80020c0:	f3bf 8f4f 	dsb	sy
 80020c4:	61bb      	str	r3, [r7, #24]
}
 80020c6:	bf00      	nop
 80020c8:	bf00      	nop
 80020ca:	e7fd      	b.n	80020c8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80020cc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80020d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d00d      	beq.n	80020f4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80020d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020da:	2201      	movs	r2, #1
 80020dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80020e0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80020e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020e6:	9300      	str	r3, [sp, #0]
 80020e8:	4613      	mov	r3, r2
 80020ea:	687a      	ldr	r2, [r7, #4]
 80020ec:	68b9      	ldr	r1, [r7, #8]
 80020ee:	68f8      	ldr	r0, [r7, #12]
 80020f0:	f000 f805 	bl	80020fe <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80020f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3730      	adds	r7, #48	@ 0x30
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}

080020fe <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80020fe:	b580      	push	{r7, lr}
 8002100:	b084      	sub	sp, #16
 8002102:	af00      	add	r7, sp, #0
 8002104:	60f8      	str	r0, [r7, #12]
 8002106:	60b9      	str	r1, [r7, #8]
 8002108:	607a      	str	r2, [r7, #4]
 800210a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d103      	bne.n	800211a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002112:	69bb      	ldr	r3, [r7, #24]
 8002114:	69ba      	ldr	r2, [r7, #24]
 8002116:	601a      	str	r2, [r3, #0]
 8002118:	e002      	b.n	8002120 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800211a:	69bb      	ldr	r3, [r7, #24]
 800211c:	687a      	ldr	r2, [r7, #4]
 800211e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002120:	69bb      	ldr	r3, [r7, #24]
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002126:	69bb      	ldr	r3, [r7, #24]
 8002128:	68ba      	ldr	r2, [r7, #8]
 800212a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800212c:	2101      	movs	r1, #1
 800212e:	69b8      	ldr	r0, [r7, #24]
 8002130:	f7ff fefe 	bl	8001f30 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002134:	69bb      	ldr	r3, [r7, #24]
 8002136:	78fa      	ldrb	r2, [r7, #3]
 8002138:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800213c:	bf00      	nop
 800213e:	3710      	adds	r7, #16
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b08e      	sub	sp, #56	@ 0x38
 8002148:	af00      	add	r7, sp, #0
 800214a:	60f8      	str	r0, [r7, #12]
 800214c:	60b9      	str	r1, [r7, #8]
 800214e:	607a      	str	r2, [r7, #4]
 8002150:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002152:	2300      	movs	r3, #0
 8002154:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800215a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800215c:	2b00      	cmp	r3, #0
 800215e:	d10b      	bne.n	8002178 <xQueueGenericSend+0x34>
	__asm volatile
 8002160:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002164:	f383 8811 	msr	BASEPRI, r3
 8002168:	f3bf 8f6f 	isb	sy
 800216c:	f3bf 8f4f 	dsb	sy
 8002170:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002172:	bf00      	nop
 8002174:	bf00      	nop
 8002176:	e7fd      	b.n	8002174 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d103      	bne.n	8002186 <xQueueGenericSend+0x42>
 800217e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002182:	2b00      	cmp	r3, #0
 8002184:	d101      	bne.n	800218a <xQueueGenericSend+0x46>
 8002186:	2301      	movs	r3, #1
 8002188:	e000      	b.n	800218c <xQueueGenericSend+0x48>
 800218a:	2300      	movs	r3, #0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d10b      	bne.n	80021a8 <xQueueGenericSend+0x64>
	__asm volatile
 8002190:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002194:	f383 8811 	msr	BASEPRI, r3
 8002198:	f3bf 8f6f 	isb	sy
 800219c:	f3bf 8f4f 	dsb	sy
 80021a0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80021a2:	bf00      	nop
 80021a4:	bf00      	nop
 80021a6:	e7fd      	b.n	80021a4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	d103      	bne.n	80021b6 <xQueueGenericSend+0x72>
 80021ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d101      	bne.n	80021ba <xQueueGenericSend+0x76>
 80021b6:	2301      	movs	r3, #1
 80021b8:	e000      	b.n	80021bc <xQueueGenericSend+0x78>
 80021ba:	2300      	movs	r3, #0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d10b      	bne.n	80021d8 <xQueueGenericSend+0x94>
	__asm volatile
 80021c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021c4:	f383 8811 	msr	BASEPRI, r3
 80021c8:	f3bf 8f6f 	isb	sy
 80021cc:	f3bf 8f4f 	dsb	sy
 80021d0:	623b      	str	r3, [r7, #32]
}
 80021d2:	bf00      	nop
 80021d4:	bf00      	nop
 80021d6:	e7fd      	b.n	80021d4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80021d8:	f001 f9ca 	bl	8003570 <xTaskGetSchedulerState>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d102      	bne.n	80021e8 <xQueueGenericSend+0xa4>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d101      	bne.n	80021ec <xQueueGenericSend+0xa8>
 80021e8:	2301      	movs	r3, #1
 80021ea:	e000      	b.n	80021ee <xQueueGenericSend+0xaa>
 80021ec:	2300      	movs	r3, #0
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d10b      	bne.n	800220a <xQueueGenericSend+0xc6>
	__asm volatile
 80021f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021f6:	f383 8811 	msr	BASEPRI, r3
 80021fa:	f3bf 8f6f 	isb	sy
 80021fe:	f3bf 8f4f 	dsb	sy
 8002202:	61fb      	str	r3, [r7, #28]
}
 8002204:	bf00      	nop
 8002206:	bf00      	nop
 8002208:	e7fd      	b.n	8002206 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800220a:	f001 fedf 	bl	8003fcc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800220e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002210:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002214:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002216:	429a      	cmp	r2, r3
 8002218:	d302      	bcc.n	8002220 <xQueueGenericSend+0xdc>
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	2b02      	cmp	r3, #2
 800221e:	d129      	bne.n	8002274 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002220:	683a      	ldr	r2, [r7, #0]
 8002222:	68b9      	ldr	r1, [r7, #8]
 8002224:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002226:	f000 fa0f 	bl	8002648 <prvCopyDataToQueue>
 800222a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800222c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800222e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002230:	2b00      	cmp	r3, #0
 8002232:	d010      	beq.n	8002256 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002236:	3324      	adds	r3, #36	@ 0x24
 8002238:	4618      	mov	r0, r3
 800223a:	f000 ffd9 	bl	80031f0 <xTaskRemoveFromEventList>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d013      	beq.n	800226c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002244:	4b3f      	ldr	r3, [pc, #252]	@ (8002344 <xQueueGenericSend+0x200>)
 8002246:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800224a:	601a      	str	r2, [r3, #0]
 800224c:	f3bf 8f4f 	dsb	sy
 8002250:	f3bf 8f6f 	isb	sy
 8002254:	e00a      	b.n	800226c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002258:	2b00      	cmp	r3, #0
 800225a:	d007      	beq.n	800226c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800225c:	4b39      	ldr	r3, [pc, #228]	@ (8002344 <xQueueGenericSend+0x200>)
 800225e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002262:	601a      	str	r2, [r3, #0]
 8002264:	f3bf 8f4f 	dsb	sy
 8002268:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800226c:	f001 fede 	bl	800402c <vPortExitCritical>
				return pdPASS;
 8002270:	2301      	movs	r3, #1
 8002272:	e063      	b.n	800233c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d103      	bne.n	8002282 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800227a:	f001 fed7 	bl	800402c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800227e:	2300      	movs	r3, #0
 8002280:	e05c      	b.n	800233c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002282:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002284:	2b00      	cmp	r3, #0
 8002286:	d106      	bne.n	8002296 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002288:	f107 0314 	add.w	r3, r7, #20
 800228c:	4618      	mov	r0, r3
 800228e:	f001 f813 	bl	80032b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002292:	2301      	movs	r3, #1
 8002294:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002296:	f001 fec9 	bl	800402c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800229a:	f000 fd85 	bl	8002da8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800229e:	f001 fe95 	bl	8003fcc <vPortEnterCritical>
 80022a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80022a8:	b25b      	sxtb	r3, r3
 80022aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022ae:	d103      	bne.n	80022b8 <xQueueGenericSend+0x174>
 80022b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022b2:	2200      	movs	r2, #0
 80022b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80022b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022ba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80022be:	b25b      	sxtb	r3, r3
 80022c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022c4:	d103      	bne.n	80022ce <xQueueGenericSend+0x18a>
 80022c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022c8:	2200      	movs	r2, #0
 80022ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80022ce:	f001 fead 	bl	800402c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80022d2:	1d3a      	adds	r2, r7, #4
 80022d4:	f107 0314 	add.w	r3, r7, #20
 80022d8:	4611      	mov	r1, r2
 80022da:	4618      	mov	r0, r3
 80022dc:	f001 f802 	bl	80032e4 <xTaskCheckForTimeOut>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d124      	bne.n	8002330 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80022e6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80022e8:	f000 faa6 	bl	8002838 <prvIsQueueFull>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d018      	beq.n	8002324 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80022f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022f4:	3310      	adds	r3, #16
 80022f6:	687a      	ldr	r2, [r7, #4]
 80022f8:	4611      	mov	r1, r2
 80022fa:	4618      	mov	r0, r3
 80022fc:	f000 ff26 	bl	800314c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002300:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002302:	f000 fa31 	bl	8002768 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002306:	f000 fd5d 	bl	8002dc4 <xTaskResumeAll>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	f47f af7c 	bne.w	800220a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8002312:	4b0c      	ldr	r3, [pc, #48]	@ (8002344 <xQueueGenericSend+0x200>)
 8002314:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002318:	601a      	str	r2, [r3, #0]
 800231a:	f3bf 8f4f 	dsb	sy
 800231e:	f3bf 8f6f 	isb	sy
 8002322:	e772      	b.n	800220a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002324:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002326:	f000 fa1f 	bl	8002768 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800232a:	f000 fd4b 	bl	8002dc4 <xTaskResumeAll>
 800232e:	e76c      	b.n	800220a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002330:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002332:	f000 fa19 	bl	8002768 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002336:	f000 fd45 	bl	8002dc4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800233a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800233c:	4618      	mov	r0, r3
 800233e:	3738      	adds	r7, #56	@ 0x38
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	e000ed04 	.word	0xe000ed04

08002348 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b090      	sub	sp, #64	@ 0x40
 800234c:	af00      	add	r7, sp, #0
 800234e:	60f8      	str	r0, [r7, #12]
 8002350:	60b9      	str	r1, [r7, #8]
 8002352:	607a      	str	r2, [r7, #4]
 8002354:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800235a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800235c:	2b00      	cmp	r3, #0
 800235e:	d10b      	bne.n	8002378 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8002360:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002364:	f383 8811 	msr	BASEPRI, r3
 8002368:	f3bf 8f6f 	isb	sy
 800236c:	f3bf 8f4f 	dsb	sy
 8002370:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002372:	bf00      	nop
 8002374:	bf00      	nop
 8002376:	e7fd      	b.n	8002374 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d103      	bne.n	8002386 <xQueueGenericSendFromISR+0x3e>
 800237e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002382:	2b00      	cmp	r3, #0
 8002384:	d101      	bne.n	800238a <xQueueGenericSendFromISR+0x42>
 8002386:	2301      	movs	r3, #1
 8002388:	e000      	b.n	800238c <xQueueGenericSendFromISR+0x44>
 800238a:	2300      	movs	r3, #0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d10b      	bne.n	80023a8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8002390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002394:	f383 8811 	msr	BASEPRI, r3
 8002398:	f3bf 8f6f 	isb	sy
 800239c:	f3bf 8f4f 	dsb	sy
 80023a0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80023a2:	bf00      	nop
 80023a4:	bf00      	nop
 80023a6:	e7fd      	b.n	80023a4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	2b02      	cmp	r3, #2
 80023ac:	d103      	bne.n	80023b6 <xQueueGenericSendFromISR+0x6e>
 80023ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d101      	bne.n	80023ba <xQueueGenericSendFromISR+0x72>
 80023b6:	2301      	movs	r3, #1
 80023b8:	e000      	b.n	80023bc <xQueueGenericSendFromISR+0x74>
 80023ba:	2300      	movs	r3, #0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d10b      	bne.n	80023d8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80023c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023c4:	f383 8811 	msr	BASEPRI, r3
 80023c8:	f3bf 8f6f 	isb	sy
 80023cc:	f3bf 8f4f 	dsb	sy
 80023d0:	623b      	str	r3, [r7, #32]
}
 80023d2:	bf00      	nop
 80023d4:	bf00      	nop
 80023d6:	e7fd      	b.n	80023d4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80023d8:	f001 feba 	bl	8004150 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80023dc:	f3ef 8211 	mrs	r2, BASEPRI
 80023e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023e4:	f383 8811 	msr	BASEPRI, r3
 80023e8:	f3bf 8f6f 	isb	sy
 80023ec:	f3bf 8f4f 	dsb	sy
 80023f0:	61fa      	str	r2, [r7, #28]
 80023f2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80023f4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80023f6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80023f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80023fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002400:	429a      	cmp	r2, r3
 8002402:	d302      	bcc.n	800240a <xQueueGenericSendFromISR+0xc2>
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	2b02      	cmp	r3, #2
 8002408:	d12f      	bne.n	800246a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800240a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800240c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002410:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002414:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002416:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002418:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800241a:	683a      	ldr	r2, [r7, #0]
 800241c:	68b9      	ldr	r1, [r7, #8]
 800241e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002420:	f000 f912 	bl	8002648 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002424:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002428:	f1b3 3fff 	cmp.w	r3, #4294967295
 800242c:	d112      	bne.n	8002454 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800242e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002432:	2b00      	cmp	r3, #0
 8002434:	d016      	beq.n	8002464 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002438:	3324      	adds	r3, #36	@ 0x24
 800243a:	4618      	mov	r0, r3
 800243c:	f000 fed8 	bl	80031f0 <xTaskRemoveFromEventList>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d00e      	beq.n	8002464 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d00b      	beq.n	8002464 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2201      	movs	r2, #1
 8002450:	601a      	str	r2, [r3, #0]
 8002452:	e007      	b.n	8002464 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002454:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002458:	3301      	adds	r3, #1
 800245a:	b2db      	uxtb	r3, r3
 800245c:	b25a      	sxtb	r2, r3
 800245e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002460:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8002464:	2301      	movs	r3, #1
 8002466:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8002468:	e001      	b.n	800246e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800246a:	2300      	movs	r3, #0
 800246c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800246e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002470:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002478:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800247a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800247c:	4618      	mov	r0, r3
 800247e:	3740      	adds	r7, #64	@ 0x40
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b08c      	sub	sp, #48	@ 0x30
 8002488:	af00      	add	r7, sp, #0
 800248a:	60f8      	str	r0, [r7, #12]
 800248c:	60b9      	str	r1, [r7, #8]
 800248e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002490:	2300      	movs	r3, #0
 8002492:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002498:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800249a:	2b00      	cmp	r3, #0
 800249c:	d10b      	bne.n	80024b6 <xQueueReceive+0x32>
	__asm volatile
 800249e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024a2:	f383 8811 	msr	BASEPRI, r3
 80024a6:	f3bf 8f6f 	isb	sy
 80024aa:	f3bf 8f4f 	dsb	sy
 80024ae:	623b      	str	r3, [r7, #32]
}
 80024b0:	bf00      	nop
 80024b2:	bf00      	nop
 80024b4:	e7fd      	b.n	80024b2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d103      	bne.n	80024c4 <xQueueReceive+0x40>
 80024bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d101      	bne.n	80024c8 <xQueueReceive+0x44>
 80024c4:	2301      	movs	r3, #1
 80024c6:	e000      	b.n	80024ca <xQueueReceive+0x46>
 80024c8:	2300      	movs	r3, #0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d10b      	bne.n	80024e6 <xQueueReceive+0x62>
	__asm volatile
 80024ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024d2:	f383 8811 	msr	BASEPRI, r3
 80024d6:	f3bf 8f6f 	isb	sy
 80024da:	f3bf 8f4f 	dsb	sy
 80024de:	61fb      	str	r3, [r7, #28]
}
 80024e0:	bf00      	nop
 80024e2:	bf00      	nop
 80024e4:	e7fd      	b.n	80024e2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80024e6:	f001 f843 	bl	8003570 <xTaskGetSchedulerState>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d102      	bne.n	80024f6 <xQueueReceive+0x72>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d101      	bne.n	80024fa <xQueueReceive+0x76>
 80024f6:	2301      	movs	r3, #1
 80024f8:	e000      	b.n	80024fc <xQueueReceive+0x78>
 80024fa:	2300      	movs	r3, #0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d10b      	bne.n	8002518 <xQueueReceive+0x94>
	__asm volatile
 8002500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002504:	f383 8811 	msr	BASEPRI, r3
 8002508:	f3bf 8f6f 	isb	sy
 800250c:	f3bf 8f4f 	dsb	sy
 8002510:	61bb      	str	r3, [r7, #24]
}
 8002512:	bf00      	nop
 8002514:	bf00      	nop
 8002516:	e7fd      	b.n	8002514 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002518:	f001 fd58 	bl	8003fcc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800251c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800251e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002520:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002524:	2b00      	cmp	r3, #0
 8002526:	d01f      	beq.n	8002568 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002528:	68b9      	ldr	r1, [r7, #8]
 800252a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800252c:	f000 f8f6 	bl	800271c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002532:	1e5a      	subs	r2, r3, #1
 8002534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002536:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800253a:	691b      	ldr	r3, [r3, #16]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d00f      	beq.n	8002560 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002542:	3310      	adds	r3, #16
 8002544:	4618      	mov	r0, r3
 8002546:	f000 fe53 	bl	80031f0 <xTaskRemoveFromEventList>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d007      	beq.n	8002560 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002550:	4b3c      	ldr	r3, [pc, #240]	@ (8002644 <xQueueReceive+0x1c0>)
 8002552:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002556:	601a      	str	r2, [r3, #0]
 8002558:	f3bf 8f4f 	dsb	sy
 800255c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002560:	f001 fd64 	bl	800402c <vPortExitCritical>
				return pdPASS;
 8002564:	2301      	movs	r3, #1
 8002566:	e069      	b.n	800263c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d103      	bne.n	8002576 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800256e:	f001 fd5d 	bl	800402c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002572:	2300      	movs	r3, #0
 8002574:	e062      	b.n	800263c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002578:	2b00      	cmp	r3, #0
 800257a:	d106      	bne.n	800258a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800257c:	f107 0310 	add.w	r3, r7, #16
 8002580:	4618      	mov	r0, r3
 8002582:	f000 fe99 	bl	80032b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002586:	2301      	movs	r3, #1
 8002588:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800258a:	f001 fd4f 	bl	800402c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800258e:	f000 fc0b 	bl	8002da8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002592:	f001 fd1b 	bl	8003fcc <vPortEnterCritical>
 8002596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002598:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800259c:	b25b      	sxtb	r3, r3
 800259e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025a2:	d103      	bne.n	80025ac <xQueueReceive+0x128>
 80025a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025a6:	2200      	movs	r2, #0
 80025a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80025ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025ae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80025b2:	b25b      	sxtb	r3, r3
 80025b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025b8:	d103      	bne.n	80025c2 <xQueueReceive+0x13e>
 80025ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025bc:	2200      	movs	r2, #0
 80025be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80025c2:	f001 fd33 	bl	800402c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80025c6:	1d3a      	adds	r2, r7, #4
 80025c8:	f107 0310 	add.w	r3, r7, #16
 80025cc:	4611      	mov	r1, r2
 80025ce:	4618      	mov	r0, r3
 80025d0:	f000 fe88 	bl	80032e4 <xTaskCheckForTimeOut>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d123      	bne.n	8002622 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80025da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80025dc:	f000 f916 	bl	800280c <prvIsQueueEmpty>
 80025e0:	4603      	mov	r3, r0
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d017      	beq.n	8002616 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80025e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025e8:	3324      	adds	r3, #36	@ 0x24
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	4611      	mov	r1, r2
 80025ee:	4618      	mov	r0, r3
 80025f0:	f000 fdac 	bl	800314c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80025f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80025f6:	f000 f8b7 	bl	8002768 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80025fa:	f000 fbe3 	bl	8002dc4 <xTaskResumeAll>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d189      	bne.n	8002518 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8002604:	4b0f      	ldr	r3, [pc, #60]	@ (8002644 <xQueueReceive+0x1c0>)
 8002606:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800260a:	601a      	str	r2, [r3, #0]
 800260c:	f3bf 8f4f 	dsb	sy
 8002610:	f3bf 8f6f 	isb	sy
 8002614:	e780      	b.n	8002518 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002616:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002618:	f000 f8a6 	bl	8002768 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800261c:	f000 fbd2 	bl	8002dc4 <xTaskResumeAll>
 8002620:	e77a      	b.n	8002518 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002622:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002624:	f000 f8a0 	bl	8002768 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002628:	f000 fbcc 	bl	8002dc4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800262c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800262e:	f000 f8ed 	bl	800280c <prvIsQueueEmpty>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	f43f af6f 	beq.w	8002518 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800263a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800263c:	4618      	mov	r0, r3
 800263e:	3730      	adds	r7, #48	@ 0x30
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	e000ed04 	.word	0xe000ed04

08002648 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b086      	sub	sp, #24
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	60b9      	str	r1, [r7, #8]
 8002652:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002654:	2300      	movs	r3, #0
 8002656:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800265c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002662:	2b00      	cmp	r3, #0
 8002664:	d10d      	bne.n	8002682 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d14d      	bne.n	800270a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	4618      	mov	r0, r3
 8002674:	f000 ff9a 	bl	80035ac <xTaskPriorityDisinherit>
 8002678:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	2200      	movs	r2, #0
 800267e:	609a      	str	r2, [r3, #8]
 8002680:	e043      	b.n	800270a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d119      	bne.n	80026bc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	6858      	ldr	r0, [r3, #4]
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002690:	461a      	mov	r2, r3
 8002692:	68b9      	ldr	r1, [r7, #8]
 8002694:	f001 ffb4 	bl	8004600 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	685a      	ldr	r2, [r3, #4]
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a0:	441a      	add	r2, r3
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	685a      	ldr	r2, [r3, #4]
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d32b      	bcc.n	800270a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	605a      	str	r2, [r3, #4]
 80026ba:	e026      	b.n	800270a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	68d8      	ldr	r0, [r3, #12]
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c4:	461a      	mov	r2, r3
 80026c6:	68b9      	ldr	r1, [r7, #8]
 80026c8:	f001 ff9a 	bl	8004600 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	68da      	ldr	r2, [r3, #12]
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d4:	425b      	negs	r3, r3
 80026d6:	441a      	add	r2, r3
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	68da      	ldr	r2, [r3, #12]
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	429a      	cmp	r2, r3
 80026e6:	d207      	bcs.n	80026f8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	689a      	ldr	r2, [r3, #8]
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f0:	425b      	negs	r3, r3
 80026f2:	441a      	add	r2, r3
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2b02      	cmp	r3, #2
 80026fc:	d105      	bne.n	800270a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d002      	beq.n	800270a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	3b01      	subs	r3, #1
 8002708:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	1c5a      	adds	r2, r3, #1
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8002712:	697b      	ldr	r3, [r7, #20]
}
 8002714:	4618      	mov	r0, r3
 8002716:	3718      	adds	r7, #24
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}

0800271c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b082      	sub	sp, #8
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272a:	2b00      	cmp	r3, #0
 800272c:	d018      	beq.n	8002760 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	68da      	ldr	r2, [r3, #12]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002736:	441a      	add	r2, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	68da      	ldr	r2, [r3, #12]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	429a      	cmp	r2, r3
 8002746:	d303      	bcc.n	8002750 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	68d9      	ldr	r1, [r3, #12]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002758:	461a      	mov	r2, r3
 800275a:	6838      	ldr	r0, [r7, #0]
 800275c:	f001 ff50 	bl	8004600 <memcpy>
	}
}
 8002760:	bf00      	nop
 8002762:	3708      	adds	r7, #8
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}

08002768 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b084      	sub	sp, #16
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002770:	f001 fc2c 	bl	8003fcc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800277a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800277c:	e011      	b.n	80027a2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002782:	2b00      	cmp	r3, #0
 8002784:	d012      	beq.n	80027ac <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	3324      	adds	r3, #36	@ 0x24
 800278a:	4618      	mov	r0, r3
 800278c:	f000 fd30 	bl	80031f0 <xTaskRemoveFromEventList>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002796:	f000 fe09 	bl	80033ac <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800279a:	7bfb      	ldrb	r3, [r7, #15]
 800279c:	3b01      	subs	r3, #1
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80027a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	dce9      	bgt.n	800277e <prvUnlockQueue+0x16>
 80027aa:	e000      	b.n	80027ae <prvUnlockQueue+0x46>
					break;
 80027ac:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	22ff      	movs	r2, #255	@ 0xff
 80027b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80027b6:	f001 fc39 	bl	800402c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80027ba:	f001 fc07 	bl	8003fcc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80027c4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80027c6:	e011      	b.n	80027ec <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	691b      	ldr	r3, [r3, #16]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d012      	beq.n	80027f6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	3310      	adds	r3, #16
 80027d4:	4618      	mov	r0, r3
 80027d6:	f000 fd0b 	bl	80031f0 <xTaskRemoveFromEventList>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d001      	beq.n	80027e4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80027e0:	f000 fde4 	bl	80033ac <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80027e4:	7bbb      	ldrb	r3, [r7, #14]
 80027e6:	3b01      	subs	r3, #1
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80027ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	dce9      	bgt.n	80027c8 <prvUnlockQueue+0x60>
 80027f4:	e000      	b.n	80027f8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80027f6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	22ff      	movs	r2, #255	@ 0xff
 80027fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8002800:	f001 fc14 	bl	800402c <vPortExitCritical>
}
 8002804:	bf00      	nop
 8002806:	3710      	adds	r7, #16
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}

0800280c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002814:	f001 fbda 	bl	8003fcc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800281c:	2b00      	cmp	r3, #0
 800281e:	d102      	bne.n	8002826 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002820:	2301      	movs	r3, #1
 8002822:	60fb      	str	r3, [r7, #12]
 8002824:	e001      	b.n	800282a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002826:	2300      	movs	r3, #0
 8002828:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800282a:	f001 fbff 	bl	800402c <vPortExitCritical>

	return xReturn;
 800282e:	68fb      	ldr	r3, [r7, #12]
}
 8002830:	4618      	mov	r0, r3
 8002832:	3710      	adds	r7, #16
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}

08002838 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002840:	f001 fbc4 	bl	8003fcc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800284c:	429a      	cmp	r2, r3
 800284e:	d102      	bne.n	8002856 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002850:	2301      	movs	r3, #1
 8002852:	60fb      	str	r3, [r7, #12]
 8002854:	e001      	b.n	800285a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002856:	2300      	movs	r3, #0
 8002858:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800285a:	f001 fbe7 	bl	800402c <vPortExitCritical>

	return xReturn;
 800285e:	68fb      	ldr	r3, [r7, #12]
}
 8002860:	4618      	mov	r0, r3
 8002862:	3710      	adds	r7, #16
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}

08002868 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002868:	b480      	push	{r7}
 800286a:	b085      	sub	sp, #20
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
 8002870:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002872:	2300      	movs	r3, #0
 8002874:	60fb      	str	r3, [r7, #12]
 8002876:	e014      	b.n	80028a2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002878:	4a0e      	ldr	r2, [pc, #56]	@ (80028b4 <vQueueAddToRegistry+0x4c>)
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d10b      	bne.n	800289c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002884:	490b      	ldr	r1, [pc, #44]	@ (80028b4 <vQueueAddToRegistry+0x4c>)
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	683a      	ldr	r2, [r7, #0]
 800288a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800288e:	4a09      	ldr	r2, [pc, #36]	@ (80028b4 <vQueueAddToRegistry+0x4c>)
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	00db      	lsls	r3, r3, #3
 8002894:	4413      	add	r3, r2
 8002896:	687a      	ldr	r2, [r7, #4]
 8002898:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800289a:	e006      	b.n	80028aa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	3301      	adds	r3, #1
 80028a0:	60fb      	str	r3, [r7, #12]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2b07      	cmp	r3, #7
 80028a6:	d9e7      	bls.n	8002878 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80028a8:	bf00      	nop
 80028aa:	bf00      	nop
 80028ac:	3714      	adds	r7, #20
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bc80      	pop	{r7}
 80028b2:	4770      	bx	lr
 80028b4:	20000784 	.word	0x20000784

080028b8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b086      	sub	sp, #24
 80028bc:	af00      	add	r7, sp, #0
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	60b9      	str	r1, [r7, #8]
 80028c2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80028c8:	f001 fb80 	bl	8003fcc <vPortEnterCritical>
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80028d2:	b25b      	sxtb	r3, r3
 80028d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028d8:	d103      	bne.n	80028e2 <vQueueWaitForMessageRestricted+0x2a>
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	2200      	movs	r2, #0
 80028de:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80028e8:	b25b      	sxtb	r3, r3
 80028ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028ee:	d103      	bne.n	80028f8 <vQueueWaitForMessageRestricted+0x40>
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	2200      	movs	r2, #0
 80028f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80028f8:	f001 fb98 	bl	800402c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002900:	2b00      	cmp	r3, #0
 8002902:	d106      	bne.n	8002912 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	3324      	adds	r3, #36	@ 0x24
 8002908:	687a      	ldr	r2, [r7, #4]
 800290a:	68b9      	ldr	r1, [r7, #8]
 800290c:	4618      	mov	r0, r3
 800290e:	f000 fc43 	bl	8003198 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002912:	6978      	ldr	r0, [r7, #20]
 8002914:	f7ff ff28 	bl	8002768 <prvUnlockQueue>
	}
 8002918:	bf00      	nop
 800291a:	3718      	adds	r7, #24
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}

08002920 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002920:	b580      	push	{r7, lr}
 8002922:	b08e      	sub	sp, #56	@ 0x38
 8002924:	af04      	add	r7, sp, #16
 8002926:	60f8      	str	r0, [r7, #12]
 8002928:	60b9      	str	r1, [r7, #8]
 800292a:	607a      	str	r2, [r7, #4]
 800292c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800292e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002930:	2b00      	cmp	r3, #0
 8002932:	d10b      	bne.n	800294c <xTaskCreateStatic+0x2c>
	__asm volatile
 8002934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002938:	f383 8811 	msr	BASEPRI, r3
 800293c:	f3bf 8f6f 	isb	sy
 8002940:	f3bf 8f4f 	dsb	sy
 8002944:	623b      	str	r3, [r7, #32]
}
 8002946:	bf00      	nop
 8002948:	bf00      	nop
 800294a:	e7fd      	b.n	8002948 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800294c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800294e:	2b00      	cmp	r3, #0
 8002950:	d10b      	bne.n	800296a <xTaskCreateStatic+0x4a>
	__asm volatile
 8002952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002956:	f383 8811 	msr	BASEPRI, r3
 800295a:	f3bf 8f6f 	isb	sy
 800295e:	f3bf 8f4f 	dsb	sy
 8002962:	61fb      	str	r3, [r7, #28]
}
 8002964:	bf00      	nop
 8002966:	bf00      	nop
 8002968:	e7fd      	b.n	8002966 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800296a:	235c      	movs	r3, #92	@ 0x5c
 800296c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	2b5c      	cmp	r3, #92	@ 0x5c
 8002972:	d00b      	beq.n	800298c <xTaskCreateStatic+0x6c>
	__asm volatile
 8002974:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002978:	f383 8811 	msr	BASEPRI, r3
 800297c:	f3bf 8f6f 	isb	sy
 8002980:	f3bf 8f4f 	dsb	sy
 8002984:	61bb      	str	r3, [r7, #24]
}
 8002986:	bf00      	nop
 8002988:	bf00      	nop
 800298a:	e7fd      	b.n	8002988 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800298c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800298e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002990:	2b00      	cmp	r3, #0
 8002992:	d01e      	beq.n	80029d2 <xTaskCreateStatic+0xb2>
 8002994:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002996:	2b00      	cmp	r3, #0
 8002998:	d01b      	beq.n	80029d2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800299a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800299c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800299e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80029a2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80029a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a6:	2202      	movs	r2, #2
 80029a8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80029ac:	2300      	movs	r3, #0
 80029ae:	9303      	str	r3, [sp, #12]
 80029b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b2:	9302      	str	r3, [sp, #8]
 80029b4:	f107 0314 	add.w	r3, r7, #20
 80029b8:	9301      	str	r3, [sp, #4]
 80029ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029bc:	9300      	str	r3, [sp, #0]
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	687a      	ldr	r2, [r7, #4]
 80029c2:	68b9      	ldr	r1, [r7, #8]
 80029c4:	68f8      	ldr	r0, [r7, #12]
 80029c6:	f000 f850 	bl	8002a6a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80029ca:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80029cc:	f000 f8de 	bl	8002b8c <prvAddNewTaskToReadyList>
 80029d0:	e001      	b.n	80029d6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80029d2:	2300      	movs	r3, #0
 80029d4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80029d6:	697b      	ldr	r3, [r7, #20]
	}
 80029d8:	4618      	mov	r0, r3
 80029da:	3728      	adds	r7, #40	@ 0x28
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}

080029e0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b08c      	sub	sp, #48	@ 0x30
 80029e4:	af04      	add	r7, sp, #16
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	603b      	str	r3, [r7, #0]
 80029ec:	4613      	mov	r3, r2
 80029ee:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80029f0:	88fb      	ldrh	r3, [r7, #6]
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	4618      	mov	r0, r3
 80029f6:	f001 fbeb 	bl	80041d0 <pvPortMalloc>
 80029fa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d00e      	beq.n	8002a20 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002a02:	205c      	movs	r0, #92	@ 0x5c
 8002a04:	f001 fbe4 	bl	80041d0 <pvPortMalloc>
 8002a08:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d003      	beq.n	8002a18 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	697a      	ldr	r2, [r7, #20]
 8002a14:	631a      	str	r2, [r3, #48]	@ 0x30
 8002a16:	e005      	b.n	8002a24 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002a18:	6978      	ldr	r0, [r7, #20]
 8002a1a:	f001 fca7 	bl	800436c <vPortFree>
 8002a1e:	e001      	b.n	8002a24 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002a20:	2300      	movs	r3, #0
 8002a22:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002a24:	69fb      	ldr	r3, [r7, #28]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d017      	beq.n	8002a5a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002a32:	88fa      	ldrh	r2, [r7, #6]
 8002a34:	2300      	movs	r3, #0
 8002a36:	9303      	str	r3, [sp, #12]
 8002a38:	69fb      	ldr	r3, [r7, #28]
 8002a3a:	9302      	str	r3, [sp, #8]
 8002a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a3e:	9301      	str	r3, [sp, #4]
 8002a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a42:	9300      	str	r3, [sp, #0]
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	68b9      	ldr	r1, [r7, #8]
 8002a48:	68f8      	ldr	r0, [r7, #12]
 8002a4a:	f000 f80e 	bl	8002a6a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002a4e:	69f8      	ldr	r0, [r7, #28]
 8002a50:	f000 f89c 	bl	8002b8c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002a54:	2301      	movs	r3, #1
 8002a56:	61bb      	str	r3, [r7, #24]
 8002a58:	e002      	b.n	8002a60 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002a5a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a5e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002a60:	69bb      	ldr	r3, [r7, #24]
	}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3720      	adds	r7, #32
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}

08002a6a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002a6a:	b580      	push	{r7, lr}
 8002a6c:	b088      	sub	sp, #32
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	60f8      	str	r0, [r7, #12]
 8002a72:	60b9      	str	r1, [r7, #8]
 8002a74:	607a      	str	r2, [r7, #4]
 8002a76:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a7a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	461a      	mov	r2, r3
 8002a82:	21a5      	movs	r1, #165	@ 0xa5
 8002a84:	f001 fd90 	bl	80045a8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002a88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a8a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002a92:	3b01      	subs	r3, #1
 8002a94:	009b      	lsls	r3, r3, #2
 8002a96:	4413      	add	r3, r2
 8002a98:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002a9a:	69bb      	ldr	r3, [r7, #24]
 8002a9c:	f023 0307 	bic.w	r3, r3, #7
 8002aa0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	f003 0307 	and.w	r3, r3, #7
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d00b      	beq.n	8002ac4 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8002aac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ab0:	f383 8811 	msr	BASEPRI, r3
 8002ab4:	f3bf 8f6f 	isb	sy
 8002ab8:	f3bf 8f4f 	dsb	sy
 8002abc:	617b      	str	r3, [r7, #20]
}
 8002abe:	bf00      	nop
 8002ac0:	bf00      	nop
 8002ac2:	e7fd      	b.n	8002ac0 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d01f      	beq.n	8002b0a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002aca:	2300      	movs	r3, #0
 8002acc:	61fb      	str	r3, [r7, #28]
 8002ace:	e012      	b.n	8002af6 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002ad0:	68ba      	ldr	r2, [r7, #8]
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	4413      	add	r3, r2
 8002ad6:	7819      	ldrb	r1, [r3, #0]
 8002ad8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	4413      	add	r3, r2
 8002ade:	3334      	adds	r3, #52	@ 0x34
 8002ae0:	460a      	mov	r2, r1
 8002ae2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002ae4:	68ba      	ldr	r2, [r7, #8]
 8002ae6:	69fb      	ldr	r3, [r7, #28]
 8002ae8:	4413      	add	r3, r2
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d006      	beq.n	8002afe <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	3301      	adds	r3, #1
 8002af4:	61fb      	str	r3, [r7, #28]
 8002af6:	69fb      	ldr	r3, [r7, #28]
 8002af8:	2b0f      	cmp	r3, #15
 8002afa:	d9e9      	bls.n	8002ad0 <prvInitialiseNewTask+0x66>
 8002afc:	e000      	b.n	8002b00 <prvInitialiseNewTask+0x96>
			{
				break;
 8002afe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b02:	2200      	movs	r2, #0
 8002b04:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002b08:	e003      	b.n	8002b12 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b14:	2b37      	cmp	r3, #55	@ 0x37
 8002b16:	d901      	bls.n	8002b1c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002b18:	2337      	movs	r3, #55	@ 0x37
 8002b1a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002b1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b1e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002b20:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b24:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002b26:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b30:	3304      	adds	r3, #4
 8002b32:	4618      	mov	r0, r3
 8002b34:	f7ff f96b 	bl	8001e0e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b3a:	3318      	adds	r3, #24
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f7ff f966 	bl	8001e0e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b46:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b4a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8002b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b50:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b56:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b60:	2200      	movs	r2, #0
 8002b62:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002b66:	683a      	ldr	r2, [r7, #0]
 8002b68:	68f9      	ldr	r1, [r7, #12]
 8002b6a:	69b8      	ldr	r0, [r7, #24]
 8002b6c:	f001 f93a 	bl	8003de4 <pxPortInitialiseStack>
 8002b70:	4602      	mov	r2, r0
 8002b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b74:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002b76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d002      	beq.n	8002b82 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002b7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b80:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002b82:	bf00      	nop
 8002b84:	3720      	adds	r7, #32
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}
	...

08002b8c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002b94:	f001 fa1a 	bl	8003fcc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002b98:	4b2d      	ldr	r3, [pc, #180]	@ (8002c50 <prvAddNewTaskToReadyList+0xc4>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	3301      	adds	r3, #1
 8002b9e:	4a2c      	ldr	r2, [pc, #176]	@ (8002c50 <prvAddNewTaskToReadyList+0xc4>)
 8002ba0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002ba2:	4b2c      	ldr	r3, [pc, #176]	@ (8002c54 <prvAddNewTaskToReadyList+0xc8>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d109      	bne.n	8002bbe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002baa:	4a2a      	ldr	r2, [pc, #168]	@ (8002c54 <prvAddNewTaskToReadyList+0xc8>)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002bb0:	4b27      	ldr	r3, [pc, #156]	@ (8002c50 <prvAddNewTaskToReadyList+0xc4>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d110      	bne.n	8002bda <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002bb8:	f000 fc1c 	bl	80033f4 <prvInitialiseTaskLists>
 8002bbc:	e00d      	b.n	8002bda <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002bbe:	4b26      	ldr	r3, [pc, #152]	@ (8002c58 <prvAddNewTaskToReadyList+0xcc>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d109      	bne.n	8002bda <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002bc6:	4b23      	ldr	r3, [pc, #140]	@ (8002c54 <prvAddNewTaskToReadyList+0xc8>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d802      	bhi.n	8002bda <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002bd4:	4a1f      	ldr	r2, [pc, #124]	@ (8002c54 <prvAddNewTaskToReadyList+0xc8>)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002bda:	4b20      	ldr	r3, [pc, #128]	@ (8002c5c <prvAddNewTaskToReadyList+0xd0>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	3301      	adds	r3, #1
 8002be0:	4a1e      	ldr	r2, [pc, #120]	@ (8002c5c <prvAddNewTaskToReadyList+0xd0>)
 8002be2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002be4:	4b1d      	ldr	r3, [pc, #116]	@ (8002c5c <prvAddNewTaskToReadyList+0xd0>)
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bf0:	4b1b      	ldr	r3, [pc, #108]	@ (8002c60 <prvAddNewTaskToReadyList+0xd4>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d903      	bls.n	8002c00 <prvAddNewTaskToReadyList+0x74>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bfc:	4a18      	ldr	r2, [pc, #96]	@ (8002c60 <prvAddNewTaskToReadyList+0xd4>)
 8002bfe:	6013      	str	r3, [r2, #0]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c04:	4613      	mov	r3, r2
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	4413      	add	r3, r2
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	4a15      	ldr	r2, [pc, #84]	@ (8002c64 <prvAddNewTaskToReadyList+0xd8>)
 8002c0e:	441a      	add	r2, r3
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	3304      	adds	r3, #4
 8002c14:	4619      	mov	r1, r3
 8002c16:	4610      	mov	r0, r2
 8002c18:	f7ff f905 	bl	8001e26 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002c1c:	f001 fa06 	bl	800402c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002c20:	4b0d      	ldr	r3, [pc, #52]	@ (8002c58 <prvAddNewTaskToReadyList+0xcc>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d00e      	beq.n	8002c46 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002c28:	4b0a      	ldr	r3, [pc, #40]	@ (8002c54 <prvAddNewTaskToReadyList+0xc8>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c32:	429a      	cmp	r2, r3
 8002c34:	d207      	bcs.n	8002c46 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002c36:	4b0c      	ldr	r3, [pc, #48]	@ (8002c68 <prvAddNewTaskToReadyList+0xdc>)
 8002c38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c3c:	601a      	str	r2, [r3, #0]
 8002c3e:	f3bf 8f4f 	dsb	sy
 8002c42:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002c46:	bf00      	nop
 8002c48:	3708      	adds	r7, #8
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	20000c98 	.word	0x20000c98
 8002c54:	200007c4 	.word	0x200007c4
 8002c58:	20000ca4 	.word	0x20000ca4
 8002c5c:	20000cb4 	.word	0x20000cb4
 8002c60:	20000ca0 	.word	0x20000ca0
 8002c64:	200007c8 	.word	0x200007c8
 8002c68:	e000ed04 	.word	0xe000ed04

08002c6c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002c74:	2300      	movs	r3, #0
 8002c76:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d018      	beq.n	8002cb0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002c7e:	4b14      	ldr	r3, [pc, #80]	@ (8002cd0 <vTaskDelay+0x64>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d00b      	beq.n	8002c9e <vTaskDelay+0x32>
	__asm volatile
 8002c86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c8a:	f383 8811 	msr	BASEPRI, r3
 8002c8e:	f3bf 8f6f 	isb	sy
 8002c92:	f3bf 8f4f 	dsb	sy
 8002c96:	60bb      	str	r3, [r7, #8]
}
 8002c98:	bf00      	nop
 8002c9a:	bf00      	nop
 8002c9c:	e7fd      	b.n	8002c9a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002c9e:	f000 f883 	bl	8002da8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002ca2:	2100      	movs	r1, #0
 8002ca4:	6878      	ldr	r0, [r7, #4]
 8002ca6:	f000 fcf1 	bl	800368c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002caa:	f000 f88b 	bl	8002dc4 <xTaskResumeAll>
 8002cae:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d107      	bne.n	8002cc6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8002cb6:	4b07      	ldr	r3, [pc, #28]	@ (8002cd4 <vTaskDelay+0x68>)
 8002cb8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002cbc:	601a      	str	r2, [r3, #0]
 8002cbe:	f3bf 8f4f 	dsb	sy
 8002cc2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002cc6:	bf00      	nop
 8002cc8:	3710      	adds	r7, #16
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	20000cc0 	.word	0x20000cc0
 8002cd4:	e000ed04 	.word	0xe000ed04

08002cd8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b08a      	sub	sp, #40	@ 0x28
 8002cdc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002ce6:	463a      	mov	r2, r7
 8002ce8:	1d39      	adds	r1, r7, #4
 8002cea:	f107 0308 	add.w	r3, r7, #8
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f7ff f83c 	bl	8001d6c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002cf4:	6839      	ldr	r1, [r7, #0]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	68ba      	ldr	r2, [r7, #8]
 8002cfa:	9202      	str	r2, [sp, #8]
 8002cfc:	9301      	str	r3, [sp, #4]
 8002cfe:	2300      	movs	r3, #0
 8002d00:	9300      	str	r3, [sp, #0]
 8002d02:	2300      	movs	r3, #0
 8002d04:	460a      	mov	r2, r1
 8002d06:	4922      	ldr	r1, [pc, #136]	@ (8002d90 <vTaskStartScheduler+0xb8>)
 8002d08:	4822      	ldr	r0, [pc, #136]	@ (8002d94 <vTaskStartScheduler+0xbc>)
 8002d0a:	f7ff fe09 	bl	8002920 <xTaskCreateStatic>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	4a21      	ldr	r2, [pc, #132]	@ (8002d98 <vTaskStartScheduler+0xc0>)
 8002d12:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002d14:	4b20      	ldr	r3, [pc, #128]	@ (8002d98 <vTaskStartScheduler+0xc0>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d002      	beq.n	8002d22 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	617b      	str	r3, [r7, #20]
 8002d20:	e001      	b.n	8002d26 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8002d22:	2300      	movs	r3, #0
 8002d24:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d102      	bne.n	8002d32 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8002d2c:	f000 fd02 	bl	8003734 <xTimerCreateTimerTask>
 8002d30:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d116      	bne.n	8002d66 <vTaskStartScheduler+0x8e>
	__asm volatile
 8002d38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d3c:	f383 8811 	msr	BASEPRI, r3
 8002d40:	f3bf 8f6f 	isb	sy
 8002d44:	f3bf 8f4f 	dsb	sy
 8002d48:	613b      	str	r3, [r7, #16]
}
 8002d4a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002d4c:	4b13      	ldr	r3, [pc, #76]	@ (8002d9c <vTaskStartScheduler+0xc4>)
 8002d4e:	f04f 32ff 	mov.w	r2, #4294967295
 8002d52:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002d54:	4b12      	ldr	r3, [pc, #72]	@ (8002da0 <vTaskStartScheduler+0xc8>)
 8002d56:	2201      	movs	r2, #1
 8002d58:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002d5a:	4b12      	ldr	r3, [pc, #72]	@ (8002da4 <vTaskStartScheduler+0xcc>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002d60:	f001 f8c2 	bl	8003ee8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002d64:	e00f      	b.n	8002d86 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d6c:	d10b      	bne.n	8002d86 <vTaskStartScheduler+0xae>
	__asm volatile
 8002d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d72:	f383 8811 	msr	BASEPRI, r3
 8002d76:	f3bf 8f6f 	isb	sy
 8002d7a:	f3bf 8f4f 	dsb	sy
 8002d7e:	60fb      	str	r3, [r7, #12]
}
 8002d80:	bf00      	nop
 8002d82:	bf00      	nop
 8002d84:	e7fd      	b.n	8002d82 <vTaskStartScheduler+0xaa>
}
 8002d86:	bf00      	nop
 8002d88:	3718      	adds	r7, #24
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	0800464c 	.word	0x0800464c
 8002d94:	080033c5 	.word	0x080033c5
 8002d98:	20000cbc 	.word	0x20000cbc
 8002d9c:	20000cb8 	.word	0x20000cb8
 8002da0:	20000ca4 	.word	0x20000ca4
 8002da4:	20000c9c 	.word	0x20000c9c

08002da8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002da8:	b480      	push	{r7}
 8002daa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8002dac:	4b04      	ldr	r3, [pc, #16]	@ (8002dc0 <vTaskSuspendAll+0x18>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	3301      	adds	r3, #1
 8002db2:	4a03      	ldr	r2, [pc, #12]	@ (8002dc0 <vTaskSuspendAll+0x18>)
 8002db4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8002db6:	bf00      	nop
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bc80      	pop	{r7}
 8002dbc:	4770      	bx	lr
 8002dbe:	bf00      	nop
 8002dc0:	20000cc0 	.word	0x20000cc0

08002dc4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b084      	sub	sp, #16
 8002dc8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002dd2:	4b42      	ldr	r3, [pc, #264]	@ (8002edc <xTaskResumeAll+0x118>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d10b      	bne.n	8002df2 <xTaskResumeAll+0x2e>
	__asm volatile
 8002dda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dde:	f383 8811 	msr	BASEPRI, r3
 8002de2:	f3bf 8f6f 	isb	sy
 8002de6:	f3bf 8f4f 	dsb	sy
 8002dea:	603b      	str	r3, [r7, #0]
}
 8002dec:	bf00      	nop
 8002dee:	bf00      	nop
 8002df0:	e7fd      	b.n	8002dee <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002df2:	f001 f8eb 	bl	8003fcc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002df6:	4b39      	ldr	r3, [pc, #228]	@ (8002edc <xTaskResumeAll+0x118>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	3b01      	subs	r3, #1
 8002dfc:	4a37      	ldr	r2, [pc, #220]	@ (8002edc <xTaskResumeAll+0x118>)
 8002dfe:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002e00:	4b36      	ldr	r3, [pc, #216]	@ (8002edc <xTaskResumeAll+0x118>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d162      	bne.n	8002ece <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002e08:	4b35      	ldr	r3, [pc, #212]	@ (8002ee0 <xTaskResumeAll+0x11c>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d05e      	beq.n	8002ece <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002e10:	e02f      	b.n	8002e72 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e12:	4b34      	ldr	r3, [pc, #208]	@ (8002ee4 <xTaskResumeAll+0x120>)
 8002e14:	68db      	ldr	r3, [r3, #12]
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	3318      	adds	r3, #24
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f7ff f85c 	bl	8001edc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	3304      	adds	r3, #4
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f7ff f857 	bl	8001edc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e32:	4b2d      	ldr	r3, [pc, #180]	@ (8002ee8 <xTaskResumeAll+0x124>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d903      	bls.n	8002e42 <xTaskResumeAll+0x7e>
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e3e:	4a2a      	ldr	r2, [pc, #168]	@ (8002ee8 <xTaskResumeAll+0x124>)
 8002e40:	6013      	str	r3, [r2, #0]
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e46:	4613      	mov	r3, r2
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	4413      	add	r3, r2
 8002e4c:	009b      	lsls	r3, r3, #2
 8002e4e:	4a27      	ldr	r2, [pc, #156]	@ (8002eec <xTaskResumeAll+0x128>)
 8002e50:	441a      	add	r2, r3
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	3304      	adds	r3, #4
 8002e56:	4619      	mov	r1, r3
 8002e58:	4610      	mov	r0, r2
 8002e5a:	f7fe ffe4 	bl	8001e26 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e62:	4b23      	ldr	r3, [pc, #140]	@ (8002ef0 <xTaskResumeAll+0x12c>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d302      	bcc.n	8002e72 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8002e6c:	4b21      	ldr	r3, [pc, #132]	@ (8002ef4 <xTaskResumeAll+0x130>)
 8002e6e:	2201      	movs	r2, #1
 8002e70:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002e72:	4b1c      	ldr	r3, [pc, #112]	@ (8002ee4 <xTaskResumeAll+0x120>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d1cb      	bne.n	8002e12 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d001      	beq.n	8002e84 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002e80:	f000 fb56 	bl	8003530 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002e84:	4b1c      	ldr	r3, [pc, #112]	@ (8002ef8 <xTaskResumeAll+0x134>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d010      	beq.n	8002eb2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002e90:	f000 f844 	bl	8002f1c <xTaskIncrementTick>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d002      	beq.n	8002ea0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8002e9a:	4b16      	ldr	r3, [pc, #88]	@ (8002ef4 <xTaskResumeAll+0x130>)
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	3b01      	subs	r3, #1
 8002ea4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d1f1      	bne.n	8002e90 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8002eac:	4b12      	ldr	r3, [pc, #72]	@ (8002ef8 <xTaskResumeAll+0x134>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002eb2:	4b10      	ldr	r3, [pc, #64]	@ (8002ef4 <xTaskResumeAll+0x130>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d009      	beq.n	8002ece <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002ebe:	4b0f      	ldr	r3, [pc, #60]	@ (8002efc <xTaskResumeAll+0x138>)
 8002ec0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ec4:	601a      	str	r2, [r3, #0]
 8002ec6:	f3bf 8f4f 	dsb	sy
 8002eca:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002ece:	f001 f8ad 	bl	800402c <vPortExitCritical>

	return xAlreadyYielded;
 8002ed2:	68bb      	ldr	r3, [r7, #8]
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3710      	adds	r7, #16
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	20000cc0 	.word	0x20000cc0
 8002ee0:	20000c98 	.word	0x20000c98
 8002ee4:	20000c58 	.word	0x20000c58
 8002ee8:	20000ca0 	.word	0x20000ca0
 8002eec:	200007c8 	.word	0x200007c8
 8002ef0:	200007c4 	.word	0x200007c4
 8002ef4:	20000cac 	.word	0x20000cac
 8002ef8:	20000ca8 	.word	0x20000ca8
 8002efc:	e000ed04 	.word	0xe000ed04

08002f00 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002f00:	b480      	push	{r7}
 8002f02:	b083      	sub	sp, #12
 8002f04:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002f06:	4b04      	ldr	r3, [pc, #16]	@ (8002f18 <xTaskGetTickCount+0x18>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002f0c:	687b      	ldr	r3, [r7, #4]
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	370c      	adds	r7, #12
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bc80      	pop	{r7}
 8002f16:	4770      	bx	lr
 8002f18:	20000c9c 	.word	0x20000c9c

08002f1c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b086      	sub	sp, #24
 8002f20:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002f22:	2300      	movs	r3, #0
 8002f24:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002f26:	4b4f      	ldr	r3, [pc, #316]	@ (8003064 <xTaskIncrementTick+0x148>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	f040 8090 	bne.w	8003050 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002f30:	4b4d      	ldr	r3, [pc, #308]	@ (8003068 <xTaskIncrementTick+0x14c>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	3301      	adds	r3, #1
 8002f36:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002f38:	4a4b      	ldr	r2, [pc, #300]	@ (8003068 <xTaskIncrementTick+0x14c>)
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d121      	bne.n	8002f88 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8002f44:	4b49      	ldr	r3, [pc, #292]	@ (800306c <xTaskIncrementTick+0x150>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d00b      	beq.n	8002f66 <xTaskIncrementTick+0x4a>
	__asm volatile
 8002f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f52:	f383 8811 	msr	BASEPRI, r3
 8002f56:	f3bf 8f6f 	isb	sy
 8002f5a:	f3bf 8f4f 	dsb	sy
 8002f5e:	603b      	str	r3, [r7, #0]
}
 8002f60:	bf00      	nop
 8002f62:	bf00      	nop
 8002f64:	e7fd      	b.n	8002f62 <xTaskIncrementTick+0x46>
 8002f66:	4b41      	ldr	r3, [pc, #260]	@ (800306c <xTaskIncrementTick+0x150>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	60fb      	str	r3, [r7, #12]
 8002f6c:	4b40      	ldr	r3, [pc, #256]	@ (8003070 <xTaskIncrementTick+0x154>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a3e      	ldr	r2, [pc, #248]	@ (800306c <xTaskIncrementTick+0x150>)
 8002f72:	6013      	str	r3, [r2, #0]
 8002f74:	4a3e      	ldr	r2, [pc, #248]	@ (8003070 <xTaskIncrementTick+0x154>)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	6013      	str	r3, [r2, #0]
 8002f7a:	4b3e      	ldr	r3, [pc, #248]	@ (8003074 <xTaskIncrementTick+0x158>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	3301      	adds	r3, #1
 8002f80:	4a3c      	ldr	r2, [pc, #240]	@ (8003074 <xTaskIncrementTick+0x158>)
 8002f82:	6013      	str	r3, [r2, #0]
 8002f84:	f000 fad4 	bl	8003530 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002f88:	4b3b      	ldr	r3, [pc, #236]	@ (8003078 <xTaskIncrementTick+0x15c>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	693a      	ldr	r2, [r7, #16]
 8002f8e:	429a      	cmp	r2, r3
 8002f90:	d349      	bcc.n	8003026 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002f92:	4b36      	ldr	r3, [pc, #216]	@ (800306c <xTaskIncrementTick+0x150>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d104      	bne.n	8002fa6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002f9c:	4b36      	ldr	r3, [pc, #216]	@ (8003078 <xTaskIncrementTick+0x15c>)
 8002f9e:	f04f 32ff 	mov.w	r2, #4294967295
 8002fa2:	601a      	str	r2, [r3, #0]
					break;
 8002fa4:	e03f      	b.n	8003026 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002fa6:	4b31      	ldr	r3, [pc, #196]	@ (800306c <xTaskIncrementTick+0x150>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	68db      	ldr	r3, [r3, #12]
 8002fae:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002fb6:	693a      	ldr	r2, [r7, #16]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	429a      	cmp	r2, r3
 8002fbc:	d203      	bcs.n	8002fc6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002fbe:	4a2e      	ldr	r2, [pc, #184]	@ (8003078 <xTaskIncrementTick+0x15c>)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002fc4:	e02f      	b.n	8003026 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	3304      	adds	r3, #4
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f7fe ff86 	bl	8001edc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d004      	beq.n	8002fe2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	3318      	adds	r3, #24
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f7fe ff7d 	bl	8001edc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fe6:	4b25      	ldr	r3, [pc, #148]	@ (800307c <xTaskIncrementTick+0x160>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d903      	bls.n	8002ff6 <xTaskIncrementTick+0xda>
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ff2:	4a22      	ldr	r2, [pc, #136]	@ (800307c <xTaskIncrementTick+0x160>)
 8002ff4:	6013      	str	r3, [r2, #0]
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	4413      	add	r3, r2
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	4a1f      	ldr	r2, [pc, #124]	@ (8003080 <xTaskIncrementTick+0x164>)
 8003004:	441a      	add	r2, r3
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	3304      	adds	r3, #4
 800300a:	4619      	mov	r1, r3
 800300c:	4610      	mov	r0, r2
 800300e:	f7fe ff0a 	bl	8001e26 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003016:	4b1b      	ldr	r3, [pc, #108]	@ (8003084 <xTaskIncrementTick+0x168>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800301c:	429a      	cmp	r2, r3
 800301e:	d3b8      	bcc.n	8002f92 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003020:	2301      	movs	r3, #1
 8003022:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003024:	e7b5      	b.n	8002f92 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003026:	4b17      	ldr	r3, [pc, #92]	@ (8003084 <xTaskIncrementTick+0x168>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800302c:	4914      	ldr	r1, [pc, #80]	@ (8003080 <xTaskIncrementTick+0x164>)
 800302e:	4613      	mov	r3, r2
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	4413      	add	r3, r2
 8003034:	009b      	lsls	r3, r3, #2
 8003036:	440b      	add	r3, r1
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	2b01      	cmp	r3, #1
 800303c:	d901      	bls.n	8003042 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800303e:	2301      	movs	r3, #1
 8003040:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003042:	4b11      	ldr	r3, [pc, #68]	@ (8003088 <xTaskIncrementTick+0x16c>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d007      	beq.n	800305a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800304a:	2301      	movs	r3, #1
 800304c:	617b      	str	r3, [r7, #20]
 800304e:	e004      	b.n	800305a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003050:	4b0e      	ldr	r3, [pc, #56]	@ (800308c <xTaskIncrementTick+0x170>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	3301      	adds	r3, #1
 8003056:	4a0d      	ldr	r2, [pc, #52]	@ (800308c <xTaskIncrementTick+0x170>)
 8003058:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800305a:	697b      	ldr	r3, [r7, #20]
}
 800305c:	4618      	mov	r0, r3
 800305e:	3718      	adds	r7, #24
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}
 8003064:	20000cc0 	.word	0x20000cc0
 8003068:	20000c9c 	.word	0x20000c9c
 800306c:	20000c50 	.word	0x20000c50
 8003070:	20000c54 	.word	0x20000c54
 8003074:	20000cb0 	.word	0x20000cb0
 8003078:	20000cb8 	.word	0x20000cb8
 800307c:	20000ca0 	.word	0x20000ca0
 8003080:	200007c8 	.word	0x200007c8
 8003084:	200007c4 	.word	0x200007c4
 8003088:	20000cac 	.word	0x20000cac
 800308c:	20000ca8 	.word	0x20000ca8

08003090 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003090:	b480      	push	{r7}
 8003092:	b085      	sub	sp, #20
 8003094:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003096:	4b28      	ldr	r3, [pc, #160]	@ (8003138 <vTaskSwitchContext+0xa8>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d003      	beq.n	80030a6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800309e:	4b27      	ldr	r3, [pc, #156]	@ (800313c <vTaskSwitchContext+0xac>)
 80030a0:	2201      	movs	r2, #1
 80030a2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80030a4:	e042      	b.n	800312c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 80030a6:	4b25      	ldr	r3, [pc, #148]	@ (800313c <vTaskSwitchContext+0xac>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80030ac:	4b24      	ldr	r3, [pc, #144]	@ (8003140 <vTaskSwitchContext+0xb0>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	60fb      	str	r3, [r7, #12]
 80030b2:	e011      	b.n	80030d8 <vTaskSwitchContext+0x48>
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d10b      	bne.n	80030d2 <vTaskSwitchContext+0x42>
	__asm volatile
 80030ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030be:	f383 8811 	msr	BASEPRI, r3
 80030c2:	f3bf 8f6f 	isb	sy
 80030c6:	f3bf 8f4f 	dsb	sy
 80030ca:	607b      	str	r3, [r7, #4]
}
 80030cc:	bf00      	nop
 80030ce:	bf00      	nop
 80030d0:	e7fd      	b.n	80030ce <vTaskSwitchContext+0x3e>
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	3b01      	subs	r3, #1
 80030d6:	60fb      	str	r3, [r7, #12]
 80030d8:	491a      	ldr	r1, [pc, #104]	@ (8003144 <vTaskSwitchContext+0xb4>)
 80030da:	68fa      	ldr	r2, [r7, #12]
 80030dc:	4613      	mov	r3, r2
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	4413      	add	r3, r2
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	440b      	add	r3, r1
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d0e3      	beq.n	80030b4 <vTaskSwitchContext+0x24>
 80030ec:	68fa      	ldr	r2, [r7, #12]
 80030ee:	4613      	mov	r3, r2
 80030f0:	009b      	lsls	r3, r3, #2
 80030f2:	4413      	add	r3, r2
 80030f4:	009b      	lsls	r3, r3, #2
 80030f6:	4a13      	ldr	r2, [pc, #76]	@ (8003144 <vTaskSwitchContext+0xb4>)
 80030f8:	4413      	add	r3, r2
 80030fa:	60bb      	str	r3, [r7, #8]
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	685a      	ldr	r2, [r3, #4]
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	605a      	str	r2, [r3, #4]
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	685a      	ldr	r2, [r3, #4]
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	3308      	adds	r3, #8
 800310e:	429a      	cmp	r2, r3
 8003110:	d104      	bne.n	800311c <vTaskSwitchContext+0x8c>
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	685a      	ldr	r2, [r3, #4]
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	605a      	str	r2, [r3, #4]
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	4a09      	ldr	r2, [pc, #36]	@ (8003148 <vTaskSwitchContext+0xb8>)
 8003124:	6013      	str	r3, [r2, #0]
 8003126:	4a06      	ldr	r2, [pc, #24]	@ (8003140 <vTaskSwitchContext+0xb0>)
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6013      	str	r3, [r2, #0]
}
 800312c:	bf00      	nop
 800312e:	3714      	adds	r7, #20
 8003130:	46bd      	mov	sp, r7
 8003132:	bc80      	pop	{r7}
 8003134:	4770      	bx	lr
 8003136:	bf00      	nop
 8003138:	20000cc0 	.word	0x20000cc0
 800313c:	20000cac 	.word	0x20000cac
 8003140:	20000ca0 	.word	0x20000ca0
 8003144:	200007c8 	.word	0x200007c8
 8003148:	200007c4 	.word	0x200007c4

0800314c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b084      	sub	sp, #16
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
 8003154:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d10b      	bne.n	8003174 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800315c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003160:	f383 8811 	msr	BASEPRI, r3
 8003164:	f3bf 8f6f 	isb	sy
 8003168:	f3bf 8f4f 	dsb	sy
 800316c:	60fb      	str	r3, [r7, #12]
}
 800316e:	bf00      	nop
 8003170:	bf00      	nop
 8003172:	e7fd      	b.n	8003170 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003174:	4b07      	ldr	r3, [pc, #28]	@ (8003194 <vTaskPlaceOnEventList+0x48>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	3318      	adds	r3, #24
 800317a:	4619      	mov	r1, r3
 800317c:	6878      	ldr	r0, [r7, #4]
 800317e:	f7fe fe75 	bl	8001e6c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003182:	2101      	movs	r1, #1
 8003184:	6838      	ldr	r0, [r7, #0]
 8003186:	f000 fa81 	bl	800368c <prvAddCurrentTaskToDelayedList>
}
 800318a:	bf00      	nop
 800318c:	3710      	adds	r7, #16
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	200007c4 	.word	0x200007c4

08003198 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003198:	b580      	push	{r7, lr}
 800319a:	b086      	sub	sp, #24
 800319c:	af00      	add	r7, sp, #0
 800319e:	60f8      	str	r0, [r7, #12]
 80031a0:	60b9      	str	r1, [r7, #8]
 80031a2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d10b      	bne.n	80031c2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80031aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031ae:	f383 8811 	msr	BASEPRI, r3
 80031b2:	f3bf 8f6f 	isb	sy
 80031b6:	f3bf 8f4f 	dsb	sy
 80031ba:	617b      	str	r3, [r7, #20]
}
 80031bc:	bf00      	nop
 80031be:	bf00      	nop
 80031c0:	e7fd      	b.n	80031be <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80031c2:	4b0a      	ldr	r3, [pc, #40]	@ (80031ec <vTaskPlaceOnEventListRestricted+0x54>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	3318      	adds	r3, #24
 80031c8:	4619      	mov	r1, r3
 80031ca:	68f8      	ldr	r0, [r7, #12]
 80031cc:	f7fe fe2b 	bl	8001e26 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d002      	beq.n	80031dc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80031d6:	f04f 33ff 	mov.w	r3, #4294967295
 80031da:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80031dc:	6879      	ldr	r1, [r7, #4]
 80031de:	68b8      	ldr	r0, [r7, #8]
 80031e0:	f000 fa54 	bl	800368c <prvAddCurrentTaskToDelayedList>
	}
 80031e4:	bf00      	nop
 80031e6:	3718      	adds	r7, #24
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}
 80031ec:	200007c4 	.word	0x200007c4

080031f0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b086      	sub	sp, #24
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	68db      	ldr	r3, [r3, #12]
 80031fe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d10b      	bne.n	800321e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800320a:	f383 8811 	msr	BASEPRI, r3
 800320e:	f3bf 8f6f 	isb	sy
 8003212:	f3bf 8f4f 	dsb	sy
 8003216:	60fb      	str	r3, [r7, #12]
}
 8003218:	bf00      	nop
 800321a:	bf00      	nop
 800321c:	e7fd      	b.n	800321a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	3318      	adds	r3, #24
 8003222:	4618      	mov	r0, r3
 8003224:	f7fe fe5a 	bl	8001edc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003228:	4b1d      	ldr	r3, [pc, #116]	@ (80032a0 <xTaskRemoveFromEventList+0xb0>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d11d      	bne.n	800326c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	3304      	adds	r3, #4
 8003234:	4618      	mov	r0, r3
 8003236:	f7fe fe51 	bl	8001edc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800323e:	4b19      	ldr	r3, [pc, #100]	@ (80032a4 <xTaskRemoveFromEventList+0xb4>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	429a      	cmp	r2, r3
 8003244:	d903      	bls.n	800324e <xTaskRemoveFromEventList+0x5e>
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800324a:	4a16      	ldr	r2, [pc, #88]	@ (80032a4 <xTaskRemoveFromEventList+0xb4>)
 800324c:	6013      	str	r3, [r2, #0]
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003252:	4613      	mov	r3, r2
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	4413      	add	r3, r2
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	4a13      	ldr	r2, [pc, #76]	@ (80032a8 <xTaskRemoveFromEventList+0xb8>)
 800325c:	441a      	add	r2, r3
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	3304      	adds	r3, #4
 8003262:	4619      	mov	r1, r3
 8003264:	4610      	mov	r0, r2
 8003266:	f7fe fdde 	bl	8001e26 <vListInsertEnd>
 800326a:	e005      	b.n	8003278 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	3318      	adds	r3, #24
 8003270:	4619      	mov	r1, r3
 8003272:	480e      	ldr	r0, [pc, #56]	@ (80032ac <xTaskRemoveFromEventList+0xbc>)
 8003274:	f7fe fdd7 	bl	8001e26 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800327c:	4b0c      	ldr	r3, [pc, #48]	@ (80032b0 <xTaskRemoveFromEventList+0xc0>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003282:	429a      	cmp	r2, r3
 8003284:	d905      	bls.n	8003292 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003286:	2301      	movs	r3, #1
 8003288:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800328a:	4b0a      	ldr	r3, [pc, #40]	@ (80032b4 <xTaskRemoveFromEventList+0xc4>)
 800328c:	2201      	movs	r2, #1
 800328e:	601a      	str	r2, [r3, #0]
 8003290:	e001      	b.n	8003296 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8003292:	2300      	movs	r3, #0
 8003294:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003296:	697b      	ldr	r3, [r7, #20]
}
 8003298:	4618      	mov	r0, r3
 800329a:	3718      	adds	r7, #24
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	20000cc0 	.word	0x20000cc0
 80032a4:	20000ca0 	.word	0x20000ca0
 80032a8:	200007c8 	.word	0x200007c8
 80032ac:	20000c58 	.word	0x20000c58
 80032b0:	200007c4 	.word	0x200007c4
 80032b4:	20000cac 	.word	0x20000cac

080032b8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80032c0:	4b06      	ldr	r3, [pc, #24]	@ (80032dc <vTaskInternalSetTimeOutState+0x24>)
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80032c8:	4b05      	ldr	r3, [pc, #20]	@ (80032e0 <vTaskInternalSetTimeOutState+0x28>)
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	605a      	str	r2, [r3, #4]
}
 80032d0:	bf00      	nop
 80032d2:	370c      	adds	r7, #12
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bc80      	pop	{r7}
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop
 80032dc:	20000cb0 	.word	0x20000cb0
 80032e0:	20000c9c 	.word	0x20000c9c

080032e4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b088      	sub	sp, #32
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 80032ec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d10b      	bne.n	800330c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80032f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032f8:	f383 8811 	msr	BASEPRI, r3
 80032fc:	f3bf 8f6f 	isb	sy
 8003300:	f3bf 8f4f 	dsb	sy
 8003304:	613b      	str	r3, [r7, #16]
}
 8003306:	bf00      	nop
 8003308:	bf00      	nop
 800330a:	e7fd      	b.n	8003308 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d10b      	bne.n	800332a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8003312:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003316:	f383 8811 	msr	BASEPRI, r3
 800331a:	f3bf 8f6f 	isb	sy
 800331e:	f3bf 8f4f 	dsb	sy
 8003322:	60fb      	str	r3, [r7, #12]
}
 8003324:	bf00      	nop
 8003326:	bf00      	nop
 8003328:	e7fd      	b.n	8003326 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800332a:	f000 fe4f 	bl	8003fcc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800332e:	4b1d      	ldr	r3, [pc, #116]	@ (80033a4 <xTaskCheckForTimeOut+0xc0>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	69ba      	ldr	r2, [r7, #24]
 800333a:	1ad3      	subs	r3, r2, r3
 800333c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003346:	d102      	bne.n	800334e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003348:	2300      	movs	r3, #0
 800334a:	61fb      	str	r3, [r7, #28]
 800334c:	e023      	b.n	8003396 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	4b15      	ldr	r3, [pc, #84]	@ (80033a8 <xTaskCheckForTimeOut+0xc4>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	429a      	cmp	r2, r3
 8003358:	d007      	beq.n	800336a <xTaskCheckForTimeOut+0x86>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	69ba      	ldr	r2, [r7, #24]
 8003360:	429a      	cmp	r2, r3
 8003362:	d302      	bcc.n	800336a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003364:	2301      	movs	r3, #1
 8003366:	61fb      	str	r3, [r7, #28]
 8003368:	e015      	b.n	8003396 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	697a      	ldr	r2, [r7, #20]
 8003370:	429a      	cmp	r2, r3
 8003372:	d20b      	bcs.n	800338c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	1ad2      	subs	r2, r2, r3
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f7ff ff99 	bl	80032b8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003386:	2300      	movs	r3, #0
 8003388:	61fb      	str	r3, [r7, #28]
 800338a:	e004      	b.n	8003396 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	2200      	movs	r2, #0
 8003390:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003392:	2301      	movs	r3, #1
 8003394:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003396:	f000 fe49 	bl	800402c <vPortExitCritical>

	return xReturn;
 800339a:	69fb      	ldr	r3, [r7, #28]
}
 800339c:	4618      	mov	r0, r3
 800339e:	3720      	adds	r7, #32
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}
 80033a4:	20000c9c 	.word	0x20000c9c
 80033a8:	20000cb0 	.word	0x20000cb0

080033ac <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80033ac:	b480      	push	{r7}
 80033ae:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80033b0:	4b03      	ldr	r3, [pc, #12]	@ (80033c0 <vTaskMissedYield+0x14>)
 80033b2:	2201      	movs	r2, #1
 80033b4:	601a      	str	r2, [r3, #0]
}
 80033b6:	bf00      	nop
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bc80      	pop	{r7}
 80033bc:	4770      	bx	lr
 80033be:	bf00      	nop
 80033c0:	20000cac 	.word	0x20000cac

080033c4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b082      	sub	sp, #8
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80033cc:	f000 f852 	bl	8003474 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80033d0:	4b06      	ldr	r3, [pc, #24]	@ (80033ec <prvIdleTask+0x28>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d9f9      	bls.n	80033cc <prvIdleTask+0x8>
			{
				taskYIELD();
 80033d8:	4b05      	ldr	r3, [pc, #20]	@ (80033f0 <prvIdleTask+0x2c>)
 80033da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80033de:	601a      	str	r2, [r3, #0]
 80033e0:	f3bf 8f4f 	dsb	sy
 80033e4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80033e8:	e7f0      	b.n	80033cc <prvIdleTask+0x8>
 80033ea:	bf00      	nop
 80033ec:	200007c8 	.word	0x200007c8
 80033f0:	e000ed04 	.word	0xe000ed04

080033f4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b082      	sub	sp, #8
 80033f8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80033fa:	2300      	movs	r3, #0
 80033fc:	607b      	str	r3, [r7, #4]
 80033fe:	e00c      	b.n	800341a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003400:	687a      	ldr	r2, [r7, #4]
 8003402:	4613      	mov	r3, r2
 8003404:	009b      	lsls	r3, r3, #2
 8003406:	4413      	add	r3, r2
 8003408:	009b      	lsls	r3, r3, #2
 800340a:	4a12      	ldr	r2, [pc, #72]	@ (8003454 <prvInitialiseTaskLists+0x60>)
 800340c:	4413      	add	r3, r2
 800340e:	4618      	mov	r0, r3
 8003410:	f7fe fcde 	bl	8001dd0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	3301      	adds	r3, #1
 8003418:	607b      	str	r3, [r7, #4]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2b37      	cmp	r3, #55	@ 0x37
 800341e:	d9ef      	bls.n	8003400 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003420:	480d      	ldr	r0, [pc, #52]	@ (8003458 <prvInitialiseTaskLists+0x64>)
 8003422:	f7fe fcd5 	bl	8001dd0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003426:	480d      	ldr	r0, [pc, #52]	@ (800345c <prvInitialiseTaskLists+0x68>)
 8003428:	f7fe fcd2 	bl	8001dd0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800342c:	480c      	ldr	r0, [pc, #48]	@ (8003460 <prvInitialiseTaskLists+0x6c>)
 800342e:	f7fe fccf 	bl	8001dd0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003432:	480c      	ldr	r0, [pc, #48]	@ (8003464 <prvInitialiseTaskLists+0x70>)
 8003434:	f7fe fccc 	bl	8001dd0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003438:	480b      	ldr	r0, [pc, #44]	@ (8003468 <prvInitialiseTaskLists+0x74>)
 800343a:	f7fe fcc9 	bl	8001dd0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800343e:	4b0b      	ldr	r3, [pc, #44]	@ (800346c <prvInitialiseTaskLists+0x78>)
 8003440:	4a05      	ldr	r2, [pc, #20]	@ (8003458 <prvInitialiseTaskLists+0x64>)
 8003442:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003444:	4b0a      	ldr	r3, [pc, #40]	@ (8003470 <prvInitialiseTaskLists+0x7c>)
 8003446:	4a05      	ldr	r2, [pc, #20]	@ (800345c <prvInitialiseTaskLists+0x68>)
 8003448:	601a      	str	r2, [r3, #0]
}
 800344a:	bf00      	nop
 800344c:	3708      	adds	r7, #8
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	200007c8 	.word	0x200007c8
 8003458:	20000c28 	.word	0x20000c28
 800345c:	20000c3c 	.word	0x20000c3c
 8003460:	20000c58 	.word	0x20000c58
 8003464:	20000c6c 	.word	0x20000c6c
 8003468:	20000c84 	.word	0x20000c84
 800346c:	20000c50 	.word	0x20000c50
 8003470:	20000c54 	.word	0x20000c54

08003474 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b082      	sub	sp, #8
 8003478:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800347a:	e019      	b.n	80034b0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800347c:	f000 fda6 	bl	8003fcc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003480:	4b10      	ldr	r3, [pc, #64]	@ (80034c4 <prvCheckTasksWaitingTermination+0x50>)
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	68db      	ldr	r3, [r3, #12]
 8003486:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	3304      	adds	r3, #4
 800348c:	4618      	mov	r0, r3
 800348e:	f7fe fd25 	bl	8001edc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003492:	4b0d      	ldr	r3, [pc, #52]	@ (80034c8 <prvCheckTasksWaitingTermination+0x54>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	3b01      	subs	r3, #1
 8003498:	4a0b      	ldr	r2, [pc, #44]	@ (80034c8 <prvCheckTasksWaitingTermination+0x54>)
 800349a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800349c:	4b0b      	ldr	r3, [pc, #44]	@ (80034cc <prvCheckTasksWaitingTermination+0x58>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	3b01      	subs	r3, #1
 80034a2:	4a0a      	ldr	r2, [pc, #40]	@ (80034cc <prvCheckTasksWaitingTermination+0x58>)
 80034a4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80034a6:	f000 fdc1 	bl	800402c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f000 f810 	bl	80034d0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80034b0:	4b06      	ldr	r3, [pc, #24]	@ (80034cc <prvCheckTasksWaitingTermination+0x58>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d1e1      	bne.n	800347c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80034b8:	bf00      	nop
 80034ba:	bf00      	nop
 80034bc:	3708      	adds	r7, #8
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	bf00      	nop
 80034c4:	20000c6c 	.word	0x20000c6c
 80034c8:	20000c98 	.word	0x20000c98
 80034cc:	20000c80 	.word	0x20000c80

080034d0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b084      	sub	sp, #16
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d108      	bne.n	80034f4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034e6:	4618      	mov	r0, r3
 80034e8:	f000 ff40 	bl	800436c <vPortFree>
				vPortFree( pxTCB );
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	f000 ff3d 	bl	800436c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80034f2:	e019      	b.n	8003528 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d103      	bne.n	8003506 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f000 ff34 	bl	800436c <vPortFree>
	}
 8003504:	e010      	b.n	8003528 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800350c:	2b02      	cmp	r3, #2
 800350e:	d00b      	beq.n	8003528 <prvDeleteTCB+0x58>
	__asm volatile
 8003510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003514:	f383 8811 	msr	BASEPRI, r3
 8003518:	f3bf 8f6f 	isb	sy
 800351c:	f3bf 8f4f 	dsb	sy
 8003520:	60fb      	str	r3, [r7, #12]
}
 8003522:	bf00      	nop
 8003524:	bf00      	nop
 8003526:	e7fd      	b.n	8003524 <prvDeleteTCB+0x54>
	}
 8003528:	bf00      	nop
 800352a:	3710      	adds	r7, #16
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}

08003530 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003536:	4b0c      	ldr	r3, [pc, #48]	@ (8003568 <prvResetNextTaskUnblockTime+0x38>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d104      	bne.n	800354a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003540:	4b0a      	ldr	r3, [pc, #40]	@ (800356c <prvResetNextTaskUnblockTime+0x3c>)
 8003542:	f04f 32ff 	mov.w	r2, #4294967295
 8003546:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003548:	e008      	b.n	800355c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800354a:	4b07      	ldr	r3, [pc, #28]	@ (8003568 <prvResetNextTaskUnblockTime+0x38>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	68db      	ldr	r3, [r3, #12]
 8003552:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	4a04      	ldr	r2, [pc, #16]	@ (800356c <prvResetNextTaskUnblockTime+0x3c>)
 800355a:	6013      	str	r3, [r2, #0]
}
 800355c:	bf00      	nop
 800355e:	370c      	adds	r7, #12
 8003560:	46bd      	mov	sp, r7
 8003562:	bc80      	pop	{r7}
 8003564:	4770      	bx	lr
 8003566:	bf00      	nop
 8003568:	20000c50 	.word	0x20000c50
 800356c:	20000cb8 	.word	0x20000cb8

08003570 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003570:	b480      	push	{r7}
 8003572:	b083      	sub	sp, #12
 8003574:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003576:	4b0b      	ldr	r3, [pc, #44]	@ (80035a4 <xTaskGetSchedulerState+0x34>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d102      	bne.n	8003584 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800357e:	2301      	movs	r3, #1
 8003580:	607b      	str	r3, [r7, #4]
 8003582:	e008      	b.n	8003596 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003584:	4b08      	ldr	r3, [pc, #32]	@ (80035a8 <xTaskGetSchedulerState+0x38>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d102      	bne.n	8003592 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800358c:	2302      	movs	r3, #2
 800358e:	607b      	str	r3, [r7, #4]
 8003590:	e001      	b.n	8003596 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003592:	2300      	movs	r3, #0
 8003594:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003596:	687b      	ldr	r3, [r7, #4]
	}
 8003598:	4618      	mov	r0, r3
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	bc80      	pop	{r7}
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop
 80035a4:	20000ca4 	.word	0x20000ca4
 80035a8:	20000cc0 	.word	0x20000cc0

080035ac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b086      	sub	sp, #24
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80035b8:	2300      	movs	r3, #0
 80035ba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d058      	beq.n	8003674 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80035c2:	4b2f      	ldr	r3, [pc, #188]	@ (8003680 <xTaskPriorityDisinherit+0xd4>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	693a      	ldr	r2, [r7, #16]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d00b      	beq.n	80035e4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80035cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035d0:	f383 8811 	msr	BASEPRI, r3
 80035d4:	f3bf 8f6f 	isb	sy
 80035d8:	f3bf 8f4f 	dsb	sy
 80035dc:	60fb      	str	r3, [r7, #12]
}
 80035de:	bf00      	nop
 80035e0:	bf00      	nop
 80035e2:	e7fd      	b.n	80035e0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d10b      	bne.n	8003604 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80035ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035f0:	f383 8811 	msr	BASEPRI, r3
 80035f4:	f3bf 8f6f 	isb	sy
 80035f8:	f3bf 8f4f 	dsb	sy
 80035fc:	60bb      	str	r3, [r7, #8]
}
 80035fe:	bf00      	nop
 8003600:	bf00      	nop
 8003602:	e7fd      	b.n	8003600 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003608:	1e5a      	subs	r2, r3, #1
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003612:	693b      	ldr	r3, [r7, #16]
 8003614:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003616:	429a      	cmp	r2, r3
 8003618:	d02c      	beq.n	8003674 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800361e:	2b00      	cmp	r3, #0
 8003620:	d128      	bne.n	8003674 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	3304      	adds	r3, #4
 8003626:	4618      	mov	r0, r3
 8003628:	f7fe fc58 	bl	8001edc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003638:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003644:	4b0f      	ldr	r3, [pc, #60]	@ (8003684 <xTaskPriorityDisinherit+0xd8>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	429a      	cmp	r2, r3
 800364a:	d903      	bls.n	8003654 <xTaskPriorityDisinherit+0xa8>
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003650:	4a0c      	ldr	r2, [pc, #48]	@ (8003684 <xTaskPriorityDisinherit+0xd8>)
 8003652:	6013      	str	r3, [r2, #0]
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003658:	4613      	mov	r3, r2
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	4413      	add	r3, r2
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	4a09      	ldr	r2, [pc, #36]	@ (8003688 <xTaskPriorityDisinherit+0xdc>)
 8003662:	441a      	add	r2, r3
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	3304      	adds	r3, #4
 8003668:	4619      	mov	r1, r3
 800366a:	4610      	mov	r0, r2
 800366c:	f7fe fbdb 	bl	8001e26 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003670:	2301      	movs	r3, #1
 8003672:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003674:	697b      	ldr	r3, [r7, #20]
	}
 8003676:	4618      	mov	r0, r3
 8003678:	3718      	adds	r7, #24
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	200007c4 	.word	0x200007c4
 8003684:	20000ca0 	.word	0x20000ca0
 8003688:	200007c8 	.word	0x200007c8

0800368c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003696:	4b21      	ldr	r3, [pc, #132]	@ (800371c <prvAddCurrentTaskToDelayedList+0x90>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800369c:	4b20      	ldr	r3, [pc, #128]	@ (8003720 <prvAddCurrentTaskToDelayedList+0x94>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	3304      	adds	r3, #4
 80036a2:	4618      	mov	r0, r3
 80036a4:	f7fe fc1a 	bl	8001edc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036ae:	d10a      	bne.n	80036c6 <prvAddCurrentTaskToDelayedList+0x3a>
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d007      	beq.n	80036c6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80036b6:	4b1a      	ldr	r3, [pc, #104]	@ (8003720 <prvAddCurrentTaskToDelayedList+0x94>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	3304      	adds	r3, #4
 80036bc:	4619      	mov	r1, r3
 80036be:	4819      	ldr	r0, [pc, #100]	@ (8003724 <prvAddCurrentTaskToDelayedList+0x98>)
 80036c0:	f7fe fbb1 	bl	8001e26 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80036c4:	e026      	b.n	8003714 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80036c6:	68fa      	ldr	r2, [r7, #12]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	4413      	add	r3, r2
 80036cc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80036ce:	4b14      	ldr	r3, [pc, #80]	@ (8003720 <prvAddCurrentTaskToDelayedList+0x94>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	68ba      	ldr	r2, [r7, #8]
 80036d4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80036d6:	68ba      	ldr	r2, [r7, #8]
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	429a      	cmp	r2, r3
 80036dc:	d209      	bcs.n	80036f2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80036de:	4b12      	ldr	r3, [pc, #72]	@ (8003728 <prvAddCurrentTaskToDelayedList+0x9c>)
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	4b0f      	ldr	r3, [pc, #60]	@ (8003720 <prvAddCurrentTaskToDelayedList+0x94>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	3304      	adds	r3, #4
 80036e8:	4619      	mov	r1, r3
 80036ea:	4610      	mov	r0, r2
 80036ec:	f7fe fbbe 	bl	8001e6c <vListInsert>
}
 80036f0:	e010      	b.n	8003714 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80036f2:	4b0e      	ldr	r3, [pc, #56]	@ (800372c <prvAddCurrentTaskToDelayedList+0xa0>)
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	4b0a      	ldr	r3, [pc, #40]	@ (8003720 <prvAddCurrentTaskToDelayedList+0x94>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	3304      	adds	r3, #4
 80036fc:	4619      	mov	r1, r3
 80036fe:	4610      	mov	r0, r2
 8003700:	f7fe fbb4 	bl	8001e6c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003704:	4b0a      	ldr	r3, [pc, #40]	@ (8003730 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	68ba      	ldr	r2, [r7, #8]
 800370a:	429a      	cmp	r2, r3
 800370c:	d202      	bcs.n	8003714 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800370e:	4a08      	ldr	r2, [pc, #32]	@ (8003730 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	6013      	str	r3, [r2, #0]
}
 8003714:	bf00      	nop
 8003716:	3710      	adds	r7, #16
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}
 800371c:	20000c9c 	.word	0x20000c9c
 8003720:	200007c4 	.word	0x200007c4
 8003724:	20000c84 	.word	0x20000c84
 8003728:	20000c54 	.word	0x20000c54
 800372c:	20000c50 	.word	0x20000c50
 8003730:	20000cb8 	.word	0x20000cb8

08003734 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b08a      	sub	sp, #40	@ 0x28
 8003738:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800373a:	2300      	movs	r3, #0
 800373c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800373e:	f000 fb11 	bl	8003d64 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8003742:	4b1d      	ldr	r3, [pc, #116]	@ (80037b8 <xTimerCreateTimerTask+0x84>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d021      	beq.n	800378e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800374a:	2300      	movs	r3, #0
 800374c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800374e:	2300      	movs	r3, #0
 8003750:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003752:	1d3a      	adds	r2, r7, #4
 8003754:	f107 0108 	add.w	r1, r7, #8
 8003758:	f107 030c 	add.w	r3, r7, #12
 800375c:	4618      	mov	r0, r3
 800375e:	f7fe fb1d 	bl	8001d9c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8003762:	6879      	ldr	r1, [r7, #4]
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	68fa      	ldr	r2, [r7, #12]
 8003768:	9202      	str	r2, [sp, #8]
 800376a:	9301      	str	r3, [sp, #4]
 800376c:	2302      	movs	r3, #2
 800376e:	9300      	str	r3, [sp, #0]
 8003770:	2300      	movs	r3, #0
 8003772:	460a      	mov	r2, r1
 8003774:	4911      	ldr	r1, [pc, #68]	@ (80037bc <xTimerCreateTimerTask+0x88>)
 8003776:	4812      	ldr	r0, [pc, #72]	@ (80037c0 <xTimerCreateTimerTask+0x8c>)
 8003778:	f7ff f8d2 	bl	8002920 <xTaskCreateStatic>
 800377c:	4603      	mov	r3, r0
 800377e:	4a11      	ldr	r2, [pc, #68]	@ (80037c4 <xTimerCreateTimerTask+0x90>)
 8003780:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8003782:	4b10      	ldr	r3, [pc, #64]	@ (80037c4 <xTimerCreateTimerTask+0x90>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d001      	beq.n	800378e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800378a:	2301      	movs	r3, #1
 800378c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d10b      	bne.n	80037ac <xTimerCreateTimerTask+0x78>
	__asm volatile
 8003794:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003798:	f383 8811 	msr	BASEPRI, r3
 800379c:	f3bf 8f6f 	isb	sy
 80037a0:	f3bf 8f4f 	dsb	sy
 80037a4:	613b      	str	r3, [r7, #16]
}
 80037a6:	bf00      	nop
 80037a8:	bf00      	nop
 80037aa:	e7fd      	b.n	80037a8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80037ac:	697b      	ldr	r3, [r7, #20]
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3718      	adds	r7, #24
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	20000cf4 	.word	0x20000cf4
 80037bc:	08004654 	.word	0x08004654
 80037c0:	08003901 	.word	0x08003901
 80037c4:	20000cf8 	.word	0x20000cf8

080037c8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b08a      	sub	sp, #40	@ 0x28
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	60f8      	str	r0, [r7, #12]
 80037d0:	60b9      	str	r1, [r7, #8]
 80037d2:	607a      	str	r2, [r7, #4]
 80037d4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80037d6:	2300      	movs	r3, #0
 80037d8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d10b      	bne.n	80037f8 <xTimerGenericCommand+0x30>
	__asm volatile
 80037e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037e4:	f383 8811 	msr	BASEPRI, r3
 80037e8:	f3bf 8f6f 	isb	sy
 80037ec:	f3bf 8f4f 	dsb	sy
 80037f0:	623b      	str	r3, [r7, #32]
}
 80037f2:	bf00      	nop
 80037f4:	bf00      	nop
 80037f6:	e7fd      	b.n	80037f4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80037f8:	4b19      	ldr	r3, [pc, #100]	@ (8003860 <xTimerGenericCommand+0x98>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d02a      	beq.n	8003856 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	2b05      	cmp	r3, #5
 8003810:	dc18      	bgt.n	8003844 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003812:	f7ff fead 	bl	8003570 <xTaskGetSchedulerState>
 8003816:	4603      	mov	r3, r0
 8003818:	2b02      	cmp	r3, #2
 800381a:	d109      	bne.n	8003830 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800381c:	4b10      	ldr	r3, [pc, #64]	@ (8003860 <xTimerGenericCommand+0x98>)
 800381e:	6818      	ldr	r0, [r3, #0]
 8003820:	f107 0110 	add.w	r1, r7, #16
 8003824:	2300      	movs	r3, #0
 8003826:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003828:	f7fe fc8c 	bl	8002144 <xQueueGenericSend>
 800382c:	6278      	str	r0, [r7, #36]	@ 0x24
 800382e:	e012      	b.n	8003856 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003830:	4b0b      	ldr	r3, [pc, #44]	@ (8003860 <xTimerGenericCommand+0x98>)
 8003832:	6818      	ldr	r0, [r3, #0]
 8003834:	f107 0110 	add.w	r1, r7, #16
 8003838:	2300      	movs	r3, #0
 800383a:	2200      	movs	r2, #0
 800383c:	f7fe fc82 	bl	8002144 <xQueueGenericSend>
 8003840:	6278      	str	r0, [r7, #36]	@ 0x24
 8003842:	e008      	b.n	8003856 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003844:	4b06      	ldr	r3, [pc, #24]	@ (8003860 <xTimerGenericCommand+0x98>)
 8003846:	6818      	ldr	r0, [r3, #0]
 8003848:	f107 0110 	add.w	r1, r7, #16
 800384c:	2300      	movs	r3, #0
 800384e:	683a      	ldr	r2, [r7, #0]
 8003850:	f7fe fd7a 	bl	8002348 <xQueueGenericSendFromISR>
 8003854:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003858:	4618      	mov	r0, r3
 800385a:	3728      	adds	r7, #40	@ 0x28
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}
 8003860:	20000cf4 	.word	0x20000cf4

08003864 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b088      	sub	sp, #32
 8003868:	af02      	add	r7, sp, #8
 800386a:	6078      	str	r0, [r7, #4]
 800386c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800386e:	4b23      	ldr	r3, [pc, #140]	@ (80038fc <prvProcessExpiredTimer+0x98>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	68db      	ldr	r3, [r3, #12]
 8003876:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	3304      	adds	r3, #4
 800387c:	4618      	mov	r0, r3
 800387e:	f7fe fb2d 	bl	8001edc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003888:	f003 0304 	and.w	r3, r3, #4
 800388c:	2b00      	cmp	r3, #0
 800388e:	d023      	beq.n	80038d8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	699a      	ldr	r2, [r3, #24]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	18d1      	adds	r1, r2, r3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	683a      	ldr	r2, [r7, #0]
 800389c:	6978      	ldr	r0, [r7, #20]
 800389e:	f000 f8d3 	bl	8003a48 <prvInsertTimerInActiveList>
 80038a2:	4603      	mov	r3, r0
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d020      	beq.n	80038ea <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80038a8:	2300      	movs	r3, #0
 80038aa:	9300      	str	r3, [sp, #0]
 80038ac:	2300      	movs	r3, #0
 80038ae:	687a      	ldr	r2, [r7, #4]
 80038b0:	2100      	movs	r1, #0
 80038b2:	6978      	ldr	r0, [r7, #20]
 80038b4:	f7ff ff88 	bl	80037c8 <xTimerGenericCommand>
 80038b8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d114      	bne.n	80038ea <prvProcessExpiredTimer+0x86>
	__asm volatile
 80038c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038c4:	f383 8811 	msr	BASEPRI, r3
 80038c8:	f3bf 8f6f 	isb	sy
 80038cc:	f3bf 8f4f 	dsb	sy
 80038d0:	60fb      	str	r3, [r7, #12]
}
 80038d2:	bf00      	nop
 80038d4:	bf00      	nop
 80038d6:	e7fd      	b.n	80038d4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80038de:	f023 0301 	bic.w	r3, r3, #1
 80038e2:	b2da      	uxtb	r2, r3
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	6a1b      	ldr	r3, [r3, #32]
 80038ee:	6978      	ldr	r0, [r7, #20]
 80038f0:	4798      	blx	r3
}
 80038f2:	bf00      	nop
 80038f4:	3718      	adds	r7, #24
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	bf00      	nop
 80038fc:	20000cec 	.word	0x20000cec

08003900 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003908:	f107 0308 	add.w	r3, r7, #8
 800390c:	4618      	mov	r0, r3
 800390e:	f000 f859 	bl	80039c4 <prvGetNextExpireTime>
 8003912:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	4619      	mov	r1, r3
 8003918:	68f8      	ldr	r0, [r7, #12]
 800391a:	f000 f805 	bl	8003928 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800391e:	f000 f8d5 	bl	8003acc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003922:	bf00      	nop
 8003924:	e7f0      	b.n	8003908 <prvTimerTask+0x8>
	...

08003928 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b084      	sub	sp, #16
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
 8003930:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003932:	f7ff fa39 	bl	8002da8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003936:	f107 0308 	add.w	r3, r7, #8
 800393a:	4618      	mov	r0, r3
 800393c:	f000 f864 	bl	8003a08 <prvSampleTimeNow>
 8003940:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d130      	bne.n	80039aa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d10a      	bne.n	8003964 <prvProcessTimerOrBlockTask+0x3c>
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	429a      	cmp	r2, r3
 8003954:	d806      	bhi.n	8003964 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003956:	f7ff fa35 	bl	8002dc4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800395a:	68f9      	ldr	r1, [r7, #12]
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	f7ff ff81 	bl	8003864 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003962:	e024      	b.n	80039ae <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d008      	beq.n	800397c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800396a:	4b13      	ldr	r3, [pc, #76]	@ (80039b8 <prvProcessTimerOrBlockTask+0x90>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d101      	bne.n	8003978 <prvProcessTimerOrBlockTask+0x50>
 8003974:	2301      	movs	r3, #1
 8003976:	e000      	b.n	800397a <prvProcessTimerOrBlockTask+0x52>
 8003978:	2300      	movs	r3, #0
 800397a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800397c:	4b0f      	ldr	r3, [pc, #60]	@ (80039bc <prvProcessTimerOrBlockTask+0x94>)
 800397e:	6818      	ldr	r0, [r3, #0]
 8003980:	687a      	ldr	r2, [r7, #4]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	1ad3      	subs	r3, r2, r3
 8003986:	683a      	ldr	r2, [r7, #0]
 8003988:	4619      	mov	r1, r3
 800398a:	f7fe ff95 	bl	80028b8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800398e:	f7ff fa19 	bl	8002dc4 <xTaskResumeAll>
 8003992:	4603      	mov	r3, r0
 8003994:	2b00      	cmp	r3, #0
 8003996:	d10a      	bne.n	80039ae <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003998:	4b09      	ldr	r3, [pc, #36]	@ (80039c0 <prvProcessTimerOrBlockTask+0x98>)
 800399a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800399e:	601a      	str	r2, [r3, #0]
 80039a0:	f3bf 8f4f 	dsb	sy
 80039a4:	f3bf 8f6f 	isb	sy
}
 80039a8:	e001      	b.n	80039ae <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80039aa:	f7ff fa0b 	bl	8002dc4 <xTaskResumeAll>
}
 80039ae:	bf00      	nop
 80039b0:	3710      	adds	r7, #16
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	bf00      	nop
 80039b8:	20000cf0 	.word	0x20000cf0
 80039bc:	20000cf4 	.word	0x20000cf4
 80039c0:	e000ed04 	.word	0xe000ed04

080039c4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80039c4:	b480      	push	{r7}
 80039c6:	b085      	sub	sp, #20
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80039cc:	4b0d      	ldr	r3, [pc, #52]	@ (8003a04 <prvGetNextExpireTime+0x40>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d101      	bne.n	80039da <prvGetNextExpireTime+0x16>
 80039d6:	2201      	movs	r2, #1
 80039d8:	e000      	b.n	80039dc <prvGetNextExpireTime+0x18>
 80039da:	2200      	movs	r2, #0
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d105      	bne.n	80039f4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80039e8:	4b06      	ldr	r3, [pc, #24]	@ (8003a04 <prvGetNextExpireTime+0x40>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	68db      	ldr	r3, [r3, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	60fb      	str	r3, [r7, #12]
 80039f2:	e001      	b.n	80039f8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80039f4:	2300      	movs	r3, #0
 80039f6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80039f8:	68fb      	ldr	r3, [r7, #12]
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3714      	adds	r7, #20
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bc80      	pop	{r7}
 8003a02:	4770      	bx	lr
 8003a04:	20000cec 	.word	0x20000cec

08003a08 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003a10:	f7ff fa76 	bl	8002f00 <xTaskGetTickCount>
 8003a14:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003a16:	4b0b      	ldr	r3, [pc, #44]	@ (8003a44 <prvSampleTimeNow+0x3c>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	68fa      	ldr	r2, [r7, #12]
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d205      	bcs.n	8003a2c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003a20:	f000 f93a 	bl	8003c98 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2201      	movs	r2, #1
 8003a28:	601a      	str	r2, [r3, #0]
 8003a2a:	e002      	b.n	8003a32 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003a32:	4a04      	ldr	r2, [pc, #16]	@ (8003a44 <prvSampleTimeNow+0x3c>)
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003a38:	68fb      	ldr	r3, [r7, #12]
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3710      	adds	r7, #16
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	bf00      	nop
 8003a44:	20000cfc 	.word	0x20000cfc

08003a48 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b086      	sub	sp, #24
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	60f8      	str	r0, [r7, #12]
 8003a50:	60b9      	str	r1, [r7, #8]
 8003a52:	607a      	str	r2, [r7, #4]
 8003a54:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003a56:	2300      	movs	r3, #0
 8003a58:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	68ba      	ldr	r2, [r7, #8]
 8003a5e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	68fa      	ldr	r2, [r7, #12]
 8003a64:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003a66:	68ba      	ldr	r2, [r7, #8]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	d812      	bhi.n	8003a94 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a6e:	687a      	ldr	r2, [r7, #4]
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	1ad2      	subs	r2, r2, r3
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	699b      	ldr	r3, [r3, #24]
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	d302      	bcc.n	8003a82 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	617b      	str	r3, [r7, #20]
 8003a80:	e01b      	b.n	8003aba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003a82:	4b10      	ldr	r3, [pc, #64]	@ (8003ac4 <prvInsertTimerInActiveList+0x7c>)
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	3304      	adds	r3, #4
 8003a8a:	4619      	mov	r1, r3
 8003a8c:	4610      	mov	r0, r2
 8003a8e:	f7fe f9ed 	bl	8001e6c <vListInsert>
 8003a92:	e012      	b.n	8003aba <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003a94:	687a      	ldr	r2, [r7, #4]
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	d206      	bcs.n	8003aaa <prvInsertTimerInActiveList+0x62>
 8003a9c:	68ba      	ldr	r2, [r7, #8]
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d302      	bcc.n	8003aaa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	617b      	str	r3, [r7, #20]
 8003aa8:	e007      	b.n	8003aba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003aaa:	4b07      	ldr	r3, [pc, #28]	@ (8003ac8 <prvInsertTimerInActiveList+0x80>)
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	3304      	adds	r3, #4
 8003ab2:	4619      	mov	r1, r3
 8003ab4:	4610      	mov	r0, r2
 8003ab6:	f7fe f9d9 	bl	8001e6c <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003aba:	697b      	ldr	r3, [r7, #20]
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3718      	adds	r7, #24
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}
 8003ac4:	20000cf0 	.word	0x20000cf0
 8003ac8:	20000cec 	.word	0x20000cec

08003acc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b08e      	sub	sp, #56	@ 0x38
 8003ad0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003ad2:	e0ce      	b.n	8003c72 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	da19      	bge.n	8003b0e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003ada:	1d3b      	adds	r3, r7, #4
 8003adc:	3304      	adds	r3, #4
 8003ade:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003ae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d10b      	bne.n	8003afe <prvProcessReceivedCommands+0x32>
	__asm volatile
 8003ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003aea:	f383 8811 	msr	BASEPRI, r3
 8003aee:	f3bf 8f6f 	isb	sy
 8003af2:	f3bf 8f4f 	dsb	sy
 8003af6:	61fb      	str	r3, [r7, #28]
}
 8003af8:	bf00      	nop
 8003afa:	bf00      	nop
 8003afc:	e7fd      	b.n	8003afa <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003afe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b04:	6850      	ldr	r0, [r2, #4]
 8003b06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b08:	6892      	ldr	r2, [r2, #8]
 8003b0a:	4611      	mov	r1, r2
 8003b0c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	f2c0 80ae 	blt.w	8003c72 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b1c:	695b      	ldr	r3, [r3, #20]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d004      	beq.n	8003b2c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003b22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b24:	3304      	adds	r3, #4
 8003b26:	4618      	mov	r0, r3
 8003b28:	f7fe f9d8 	bl	8001edc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003b2c:	463b      	mov	r3, r7
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f7ff ff6a 	bl	8003a08 <prvSampleTimeNow>
 8003b34:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2b09      	cmp	r3, #9
 8003b3a:	f200 8097 	bhi.w	8003c6c <prvProcessReceivedCommands+0x1a0>
 8003b3e:	a201      	add	r2, pc, #4	@ (adr r2, 8003b44 <prvProcessReceivedCommands+0x78>)
 8003b40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b44:	08003b6d 	.word	0x08003b6d
 8003b48:	08003b6d 	.word	0x08003b6d
 8003b4c:	08003b6d 	.word	0x08003b6d
 8003b50:	08003be3 	.word	0x08003be3
 8003b54:	08003bf7 	.word	0x08003bf7
 8003b58:	08003c43 	.word	0x08003c43
 8003b5c:	08003b6d 	.word	0x08003b6d
 8003b60:	08003b6d 	.word	0x08003b6d
 8003b64:	08003be3 	.word	0x08003be3
 8003b68:	08003bf7 	.word	0x08003bf7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b6e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003b72:	f043 0301 	orr.w	r3, r3, #1
 8003b76:	b2da      	uxtb	r2, r3
 8003b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b7a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003b7e:	68ba      	ldr	r2, [r7, #8]
 8003b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b82:	699b      	ldr	r3, [r3, #24]
 8003b84:	18d1      	adds	r1, r2, r3
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b8c:	f7ff ff5c 	bl	8003a48 <prvInsertTimerInActiveList>
 8003b90:	4603      	mov	r3, r0
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d06c      	beq.n	8003c70 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b98:	6a1b      	ldr	r3, [r3, #32]
 8003b9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b9c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ba0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003ba4:	f003 0304 	and.w	r3, r3, #4
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d061      	beq.n	8003c70 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003bac:	68ba      	ldr	r2, [r7, #8]
 8003bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bb0:	699b      	ldr	r3, [r3, #24]
 8003bb2:	441a      	add	r2, r3
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	9300      	str	r3, [sp, #0]
 8003bb8:	2300      	movs	r3, #0
 8003bba:	2100      	movs	r1, #0
 8003bbc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003bbe:	f7ff fe03 	bl	80037c8 <xTimerGenericCommand>
 8003bc2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8003bc4:	6a3b      	ldr	r3, [r7, #32]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d152      	bne.n	8003c70 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8003bca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bce:	f383 8811 	msr	BASEPRI, r3
 8003bd2:	f3bf 8f6f 	isb	sy
 8003bd6:	f3bf 8f4f 	dsb	sy
 8003bda:	61bb      	str	r3, [r7, #24]
}
 8003bdc:	bf00      	nop
 8003bde:	bf00      	nop
 8003be0:	e7fd      	b.n	8003bde <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003be2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003be4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003be8:	f023 0301 	bic.w	r3, r3, #1
 8003bec:	b2da      	uxtb	r2, r3
 8003bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bf0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8003bf4:	e03d      	b.n	8003c72 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bf8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003bfc:	f043 0301 	orr.w	r3, r3, #1
 8003c00:	b2da      	uxtb	r2, r3
 8003c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c04:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003c08:	68ba      	ldr	r2, [r7, #8]
 8003c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c0c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003c0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c10:	699b      	ldr	r3, [r3, #24]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d10b      	bne.n	8003c2e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8003c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c1a:	f383 8811 	msr	BASEPRI, r3
 8003c1e:	f3bf 8f6f 	isb	sy
 8003c22:	f3bf 8f4f 	dsb	sy
 8003c26:	617b      	str	r3, [r7, #20]
}
 8003c28:	bf00      	nop
 8003c2a:	bf00      	nop
 8003c2c:	e7fd      	b.n	8003c2a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c30:	699a      	ldr	r2, [r3, #24]
 8003c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c34:	18d1      	adds	r1, r2, r3
 8003c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c3c:	f7ff ff04 	bl	8003a48 <prvInsertTimerInActiveList>
					break;
 8003c40:	e017      	b.n	8003c72 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003c42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003c48:	f003 0302 	and.w	r3, r3, #2
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d103      	bne.n	8003c58 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8003c50:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c52:	f000 fb8b 	bl	800436c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003c56:	e00c      	b.n	8003c72 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c5a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003c5e:	f023 0301 	bic.w	r3, r3, #1
 8003c62:	b2da      	uxtb	r2, r3
 8003c64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c66:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8003c6a:	e002      	b.n	8003c72 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8003c6c:	bf00      	nop
 8003c6e:	e000      	b.n	8003c72 <prvProcessReceivedCommands+0x1a6>
					break;
 8003c70:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003c72:	4b08      	ldr	r3, [pc, #32]	@ (8003c94 <prvProcessReceivedCommands+0x1c8>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	1d39      	adds	r1, r7, #4
 8003c78:	2200      	movs	r2, #0
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f7fe fc02 	bl	8002484 <xQueueReceive>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	f47f af26 	bne.w	8003ad4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8003c88:	bf00      	nop
 8003c8a:	bf00      	nop
 8003c8c:	3730      	adds	r7, #48	@ 0x30
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}
 8003c92:	bf00      	nop
 8003c94:	20000cf4 	.word	0x20000cf4

08003c98 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b088      	sub	sp, #32
 8003c9c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003c9e:	e049      	b.n	8003d34 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003ca0:	4b2e      	ldr	r3, [pc, #184]	@ (8003d5c <prvSwitchTimerLists+0xc4>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	68db      	ldr	r3, [r3, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003caa:	4b2c      	ldr	r3, [pc, #176]	@ (8003d5c <prvSwitchTimerLists+0xc4>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	68db      	ldr	r3, [r3, #12]
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	3304      	adds	r3, #4
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f7fe f90f 	bl	8001edc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	6a1b      	ldr	r3, [r3, #32]
 8003cc2:	68f8      	ldr	r0, [r7, #12]
 8003cc4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003ccc:	f003 0304 	and.w	r3, r3, #4
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d02f      	beq.n	8003d34 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	699b      	ldr	r3, [r3, #24]
 8003cd8:	693a      	ldr	r2, [r7, #16]
 8003cda:	4413      	add	r3, r2
 8003cdc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8003cde:	68ba      	ldr	r2, [r7, #8]
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d90e      	bls.n	8003d04 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	68ba      	ldr	r2, [r7, #8]
 8003cea:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	68fa      	ldr	r2, [r7, #12]
 8003cf0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003cf2:	4b1a      	ldr	r3, [pc, #104]	@ (8003d5c <prvSwitchTimerLists+0xc4>)
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	3304      	adds	r3, #4
 8003cfa:	4619      	mov	r1, r3
 8003cfc:	4610      	mov	r0, r2
 8003cfe:	f7fe f8b5 	bl	8001e6c <vListInsert>
 8003d02:	e017      	b.n	8003d34 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003d04:	2300      	movs	r3, #0
 8003d06:	9300      	str	r3, [sp, #0]
 8003d08:	2300      	movs	r3, #0
 8003d0a:	693a      	ldr	r2, [r7, #16]
 8003d0c:	2100      	movs	r1, #0
 8003d0e:	68f8      	ldr	r0, [r7, #12]
 8003d10:	f7ff fd5a 	bl	80037c8 <xTimerGenericCommand>
 8003d14:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d10b      	bne.n	8003d34 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8003d1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d20:	f383 8811 	msr	BASEPRI, r3
 8003d24:	f3bf 8f6f 	isb	sy
 8003d28:	f3bf 8f4f 	dsb	sy
 8003d2c:	603b      	str	r3, [r7, #0]
}
 8003d2e:	bf00      	nop
 8003d30:	bf00      	nop
 8003d32:	e7fd      	b.n	8003d30 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003d34:	4b09      	ldr	r3, [pc, #36]	@ (8003d5c <prvSwitchTimerLists+0xc4>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d1b0      	bne.n	8003ca0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8003d3e:	4b07      	ldr	r3, [pc, #28]	@ (8003d5c <prvSwitchTimerLists+0xc4>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8003d44:	4b06      	ldr	r3, [pc, #24]	@ (8003d60 <prvSwitchTimerLists+0xc8>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a04      	ldr	r2, [pc, #16]	@ (8003d5c <prvSwitchTimerLists+0xc4>)
 8003d4a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8003d4c:	4a04      	ldr	r2, [pc, #16]	@ (8003d60 <prvSwitchTimerLists+0xc8>)
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	6013      	str	r3, [r2, #0]
}
 8003d52:	bf00      	nop
 8003d54:	3718      	adds	r7, #24
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	20000cec 	.word	0x20000cec
 8003d60:	20000cf0 	.word	0x20000cf0

08003d64 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b082      	sub	sp, #8
 8003d68:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003d6a:	f000 f92f 	bl	8003fcc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003d6e:	4b15      	ldr	r3, [pc, #84]	@ (8003dc4 <prvCheckForValidListAndQueue+0x60>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d120      	bne.n	8003db8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8003d76:	4814      	ldr	r0, [pc, #80]	@ (8003dc8 <prvCheckForValidListAndQueue+0x64>)
 8003d78:	f7fe f82a 	bl	8001dd0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8003d7c:	4813      	ldr	r0, [pc, #76]	@ (8003dcc <prvCheckForValidListAndQueue+0x68>)
 8003d7e:	f7fe f827 	bl	8001dd0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003d82:	4b13      	ldr	r3, [pc, #76]	@ (8003dd0 <prvCheckForValidListAndQueue+0x6c>)
 8003d84:	4a10      	ldr	r2, [pc, #64]	@ (8003dc8 <prvCheckForValidListAndQueue+0x64>)
 8003d86:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003d88:	4b12      	ldr	r3, [pc, #72]	@ (8003dd4 <prvCheckForValidListAndQueue+0x70>)
 8003d8a:	4a10      	ldr	r2, [pc, #64]	@ (8003dcc <prvCheckForValidListAndQueue+0x68>)
 8003d8c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8003d8e:	2300      	movs	r3, #0
 8003d90:	9300      	str	r3, [sp, #0]
 8003d92:	4b11      	ldr	r3, [pc, #68]	@ (8003dd8 <prvCheckForValidListAndQueue+0x74>)
 8003d94:	4a11      	ldr	r2, [pc, #68]	@ (8003ddc <prvCheckForValidListAndQueue+0x78>)
 8003d96:	2110      	movs	r1, #16
 8003d98:	200a      	movs	r0, #10
 8003d9a:	f7fe f933 	bl	8002004 <xQueueGenericCreateStatic>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	4a08      	ldr	r2, [pc, #32]	@ (8003dc4 <prvCheckForValidListAndQueue+0x60>)
 8003da2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8003da4:	4b07      	ldr	r3, [pc, #28]	@ (8003dc4 <prvCheckForValidListAndQueue+0x60>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d005      	beq.n	8003db8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003dac:	4b05      	ldr	r3, [pc, #20]	@ (8003dc4 <prvCheckForValidListAndQueue+0x60>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	490b      	ldr	r1, [pc, #44]	@ (8003de0 <prvCheckForValidListAndQueue+0x7c>)
 8003db2:	4618      	mov	r0, r3
 8003db4:	f7fe fd58 	bl	8002868 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003db8:	f000 f938 	bl	800402c <vPortExitCritical>
}
 8003dbc:	bf00      	nop
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	bf00      	nop
 8003dc4:	20000cf4 	.word	0x20000cf4
 8003dc8:	20000cc4 	.word	0x20000cc4
 8003dcc:	20000cd8 	.word	0x20000cd8
 8003dd0:	20000cec 	.word	0x20000cec
 8003dd4:	20000cf0 	.word	0x20000cf0
 8003dd8:	20000da0 	.word	0x20000da0
 8003ddc:	20000d00 	.word	0x20000d00
 8003de0:	0800465c 	.word	0x0800465c

08003de4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003de4:	b480      	push	{r7}
 8003de6:	b085      	sub	sp, #20
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	60f8      	str	r0, [r7, #12]
 8003dec:	60b9      	str	r1, [r7, #8]
 8003dee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	3b04      	subs	r3, #4
 8003df4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003dfc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	3b04      	subs	r3, #4
 8003e02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	f023 0201 	bic.w	r2, r3, #1
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	3b04      	subs	r3, #4
 8003e12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003e14:	4a08      	ldr	r2, [pc, #32]	@ (8003e38 <pxPortInitialiseStack+0x54>)
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	3b14      	subs	r3, #20
 8003e1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003e20:	687a      	ldr	r2, [r7, #4]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	3b20      	subs	r3, #32
 8003e2a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3714      	adds	r7, #20
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bc80      	pop	{r7}
 8003e36:	4770      	bx	lr
 8003e38:	08003e3d 	.word	0x08003e3d

08003e3c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b085      	sub	sp, #20
 8003e40:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8003e42:	2300      	movs	r3, #0
 8003e44:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003e46:	4b12      	ldr	r3, [pc, #72]	@ (8003e90 <prvTaskExitError+0x54>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e4e:	d00b      	beq.n	8003e68 <prvTaskExitError+0x2c>
	__asm volatile
 8003e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e54:	f383 8811 	msr	BASEPRI, r3
 8003e58:	f3bf 8f6f 	isb	sy
 8003e5c:	f3bf 8f4f 	dsb	sy
 8003e60:	60fb      	str	r3, [r7, #12]
}
 8003e62:	bf00      	nop
 8003e64:	bf00      	nop
 8003e66:	e7fd      	b.n	8003e64 <prvTaskExitError+0x28>
	__asm volatile
 8003e68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e6c:	f383 8811 	msr	BASEPRI, r3
 8003e70:	f3bf 8f6f 	isb	sy
 8003e74:	f3bf 8f4f 	dsb	sy
 8003e78:	60bb      	str	r3, [r7, #8]
}
 8003e7a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003e7c:	bf00      	nop
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d0fc      	beq.n	8003e7e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003e84:	bf00      	nop
 8003e86:	bf00      	nop
 8003e88:	3714      	adds	r7, #20
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bc80      	pop	{r7}
 8003e8e:	4770      	bx	lr
 8003e90:	2000000c 	.word	0x2000000c
	...

08003ea0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003ea0:	4b07      	ldr	r3, [pc, #28]	@ (8003ec0 <pxCurrentTCBConst2>)
 8003ea2:	6819      	ldr	r1, [r3, #0]
 8003ea4:	6808      	ldr	r0, [r1, #0]
 8003ea6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003eaa:	f380 8809 	msr	PSP, r0
 8003eae:	f3bf 8f6f 	isb	sy
 8003eb2:	f04f 0000 	mov.w	r0, #0
 8003eb6:	f380 8811 	msr	BASEPRI, r0
 8003eba:	f04e 0e0d 	orr.w	lr, lr, #13
 8003ebe:	4770      	bx	lr

08003ec0 <pxCurrentTCBConst2>:
 8003ec0:	200007c4 	.word	0x200007c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003ec4:	bf00      	nop
 8003ec6:	bf00      	nop

08003ec8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003ec8:	4806      	ldr	r0, [pc, #24]	@ (8003ee4 <prvPortStartFirstTask+0x1c>)
 8003eca:	6800      	ldr	r0, [r0, #0]
 8003ecc:	6800      	ldr	r0, [r0, #0]
 8003ece:	f380 8808 	msr	MSP, r0
 8003ed2:	b662      	cpsie	i
 8003ed4:	b661      	cpsie	f
 8003ed6:	f3bf 8f4f 	dsb	sy
 8003eda:	f3bf 8f6f 	isb	sy
 8003ede:	df00      	svc	0
 8003ee0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003ee2:	bf00      	nop
 8003ee4:	e000ed08 	.word	0xe000ed08

08003ee8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b084      	sub	sp, #16
 8003eec:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003eee:	4b32      	ldr	r3, [pc, #200]	@ (8003fb8 <xPortStartScheduler+0xd0>)
 8003ef0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	781b      	ldrb	r3, [r3, #0]
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	22ff      	movs	r2, #255	@ 0xff
 8003efe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	781b      	ldrb	r3, [r3, #0]
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003f08:	78fb      	ldrb	r3, [r7, #3]
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003f10:	b2da      	uxtb	r2, r3
 8003f12:	4b2a      	ldr	r3, [pc, #168]	@ (8003fbc <xPortStartScheduler+0xd4>)
 8003f14:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003f16:	4b2a      	ldr	r3, [pc, #168]	@ (8003fc0 <xPortStartScheduler+0xd8>)
 8003f18:	2207      	movs	r2, #7
 8003f1a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003f1c:	e009      	b.n	8003f32 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8003f1e:	4b28      	ldr	r3, [pc, #160]	@ (8003fc0 <xPortStartScheduler+0xd8>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	3b01      	subs	r3, #1
 8003f24:	4a26      	ldr	r2, [pc, #152]	@ (8003fc0 <xPortStartScheduler+0xd8>)
 8003f26:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003f28:	78fb      	ldrb	r3, [r7, #3]
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	005b      	lsls	r3, r3, #1
 8003f2e:	b2db      	uxtb	r3, r3
 8003f30:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003f32:	78fb      	ldrb	r3, [r7, #3]
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f3a:	2b80      	cmp	r3, #128	@ 0x80
 8003f3c:	d0ef      	beq.n	8003f1e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003f3e:	4b20      	ldr	r3, [pc, #128]	@ (8003fc0 <xPortStartScheduler+0xd8>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f1c3 0307 	rsb	r3, r3, #7
 8003f46:	2b04      	cmp	r3, #4
 8003f48:	d00b      	beq.n	8003f62 <xPortStartScheduler+0x7a>
	__asm volatile
 8003f4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f4e:	f383 8811 	msr	BASEPRI, r3
 8003f52:	f3bf 8f6f 	isb	sy
 8003f56:	f3bf 8f4f 	dsb	sy
 8003f5a:	60bb      	str	r3, [r7, #8]
}
 8003f5c:	bf00      	nop
 8003f5e:	bf00      	nop
 8003f60:	e7fd      	b.n	8003f5e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003f62:	4b17      	ldr	r3, [pc, #92]	@ (8003fc0 <xPortStartScheduler+0xd8>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	021b      	lsls	r3, r3, #8
 8003f68:	4a15      	ldr	r2, [pc, #84]	@ (8003fc0 <xPortStartScheduler+0xd8>)
 8003f6a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003f6c:	4b14      	ldr	r3, [pc, #80]	@ (8003fc0 <xPortStartScheduler+0xd8>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003f74:	4a12      	ldr	r2, [pc, #72]	@ (8003fc0 <xPortStartScheduler+0xd8>)
 8003f76:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	b2da      	uxtb	r2, r3
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003f80:	4b10      	ldr	r3, [pc, #64]	@ (8003fc4 <xPortStartScheduler+0xdc>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a0f      	ldr	r2, [pc, #60]	@ (8003fc4 <xPortStartScheduler+0xdc>)
 8003f86:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003f8a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003f8c:	4b0d      	ldr	r3, [pc, #52]	@ (8003fc4 <xPortStartScheduler+0xdc>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a0c      	ldr	r2, [pc, #48]	@ (8003fc4 <xPortStartScheduler+0xdc>)
 8003f92:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003f96:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003f98:	f000 f8b8 	bl	800410c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8003fc8 <xPortStartScheduler+0xe0>)
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003fa2:	f7ff ff91 	bl	8003ec8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003fa6:	f7ff f873 	bl	8003090 <vTaskSwitchContext>
	prvTaskExitError();
 8003faa:	f7ff ff47 	bl	8003e3c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003fae:	2300      	movs	r3, #0
}
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	3710      	adds	r7, #16
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bd80      	pop	{r7, pc}
 8003fb8:	e000e400 	.word	0xe000e400
 8003fbc:	20000df0 	.word	0x20000df0
 8003fc0:	20000df4 	.word	0x20000df4
 8003fc4:	e000ed20 	.word	0xe000ed20
 8003fc8:	2000000c 	.word	0x2000000c

08003fcc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
	__asm volatile
 8003fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fd6:	f383 8811 	msr	BASEPRI, r3
 8003fda:	f3bf 8f6f 	isb	sy
 8003fde:	f3bf 8f4f 	dsb	sy
 8003fe2:	607b      	str	r3, [r7, #4]
}
 8003fe4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003fe6:	4b0f      	ldr	r3, [pc, #60]	@ (8004024 <vPortEnterCritical+0x58>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	3301      	adds	r3, #1
 8003fec:	4a0d      	ldr	r2, [pc, #52]	@ (8004024 <vPortEnterCritical+0x58>)
 8003fee:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003ff0:	4b0c      	ldr	r3, [pc, #48]	@ (8004024 <vPortEnterCritical+0x58>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d110      	bne.n	800401a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003ff8:	4b0b      	ldr	r3, [pc, #44]	@ (8004028 <vPortEnterCritical+0x5c>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d00b      	beq.n	800401a <vPortEnterCritical+0x4e>
	__asm volatile
 8004002:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004006:	f383 8811 	msr	BASEPRI, r3
 800400a:	f3bf 8f6f 	isb	sy
 800400e:	f3bf 8f4f 	dsb	sy
 8004012:	603b      	str	r3, [r7, #0]
}
 8004014:	bf00      	nop
 8004016:	bf00      	nop
 8004018:	e7fd      	b.n	8004016 <vPortEnterCritical+0x4a>
	}
}
 800401a:	bf00      	nop
 800401c:	370c      	adds	r7, #12
 800401e:	46bd      	mov	sp, r7
 8004020:	bc80      	pop	{r7}
 8004022:	4770      	bx	lr
 8004024:	2000000c 	.word	0x2000000c
 8004028:	e000ed04 	.word	0xe000ed04

0800402c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800402c:	b480      	push	{r7}
 800402e:	b083      	sub	sp, #12
 8004030:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004032:	4b12      	ldr	r3, [pc, #72]	@ (800407c <vPortExitCritical+0x50>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d10b      	bne.n	8004052 <vPortExitCritical+0x26>
	__asm volatile
 800403a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800403e:	f383 8811 	msr	BASEPRI, r3
 8004042:	f3bf 8f6f 	isb	sy
 8004046:	f3bf 8f4f 	dsb	sy
 800404a:	607b      	str	r3, [r7, #4]
}
 800404c:	bf00      	nop
 800404e:	bf00      	nop
 8004050:	e7fd      	b.n	800404e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004052:	4b0a      	ldr	r3, [pc, #40]	@ (800407c <vPortExitCritical+0x50>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	3b01      	subs	r3, #1
 8004058:	4a08      	ldr	r2, [pc, #32]	@ (800407c <vPortExitCritical+0x50>)
 800405a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800405c:	4b07      	ldr	r3, [pc, #28]	@ (800407c <vPortExitCritical+0x50>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d105      	bne.n	8004070 <vPortExitCritical+0x44>
 8004064:	2300      	movs	r3, #0
 8004066:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	f383 8811 	msr	BASEPRI, r3
}
 800406e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004070:	bf00      	nop
 8004072:	370c      	adds	r7, #12
 8004074:	46bd      	mov	sp, r7
 8004076:	bc80      	pop	{r7}
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	2000000c 	.word	0x2000000c

08004080 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004080:	f3ef 8009 	mrs	r0, PSP
 8004084:	f3bf 8f6f 	isb	sy
 8004088:	4b0d      	ldr	r3, [pc, #52]	@ (80040c0 <pxCurrentTCBConst>)
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004090:	6010      	str	r0, [r2, #0]
 8004092:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004096:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800409a:	f380 8811 	msr	BASEPRI, r0
 800409e:	f7fe fff7 	bl	8003090 <vTaskSwitchContext>
 80040a2:	f04f 0000 	mov.w	r0, #0
 80040a6:	f380 8811 	msr	BASEPRI, r0
 80040aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80040ae:	6819      	ldr	r1, [r3, #0]
 80040b0:	6808      	ldr	r0, [r1, #0]
 80040b2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80040b6:	f380 8809 	msr	PSP, r0
 80040ba:	f3bf 8f6f 	isb	sy
 80040be:	4770      	bx	lr

080040c0 <pxCurrentTCBConst>:
 80040c0:	200007c4 	.word	0x200007c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80040c4:	bf00      	nop
 80040c6:	bf00      	nop

080040c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b082      	sub	sp, #8
 80040cc:	af00      	add	r7, sp, #0
	__asm volatile
 80040ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040d2:	f383 8811 	msr	BASEPRI, r3
 80040d6:	f3bf 8f6f 	isb	sy
 80040da:	f3bf 8f4f 	dsb	sy
 80040de:	607b      	str	r3, [r7, #4]
}
 80040e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80040e2:	f7fe ff1b 	bl	8002f1c <xTaskIncrementTick>
 80040e6:	4603      	mov	r3, r0
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d003      	beq.n	80040f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80040ec:	4b06      	ldr	r3, [pc, #24]	@ (8004108 <xPortSysTickHandler+0x40>)
 80040ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040f2:	601a      	str	r2, [r3, #0]
 80040f4:	2300      	movs	r3, #0
 80040f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	f383 8811 	msr	BASEPRI, r3
}
 80040fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004100:	bf00      	nop
 8004102:	3708      	adds	r7, #8
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}
 8004108:	e000ed04 	.word	0xe000ed04

0800410c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800410c:	b480      	push	{r7}
 800410e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004110:	4b0a      	ldr	r3, [pc, #40]	@ (800413c <vPortSetupTimerInterrupt+0x30>)
 8004112:	2200      	movs	r2, #0
 8004114:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004116:	4b0a      	ldr	r3, [pc, #40]	@ (8004140 <vPortSetupTimerInterrupt+0x34>)
 8004118:	2200      	movs	r2, #0
 800411a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800411c:	4b09      	ldr	r3, [pc, #36]	@ (8004144 <vPortSetupTimerInterrupt+0x38>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a09      	ldr	r2, [pc, #36]	@ (8004148 <vPortSetupTimerInterrupt+0x3c>)
 8004122:	fba2 2303 	umull	r2, r3, r2, r3
 8004126:	099b      	lsrs	r3, r3, #6
 8004128:	4a08      	ldr	r2, [pc, #32]	@ (800414c <vPortSetupTimerInterrupt+0x40>)
 800412a:	3b01      	subs	r3, #1
 800412c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800412e:	4b03      	ldr	r3, [pc, #12]	@ (800413c <vPortSetupTimerInterrupt+0x30>)
 8004130:	2207      	movs	r2, #7
 8004132:	601a      	str	r2, [r3, #0]
}
 8004134:	bf00      	nop
 8004136:	46bd      	mov	sp, r7
 8004138:	bc80      	pop	{r7}
 800413a:	4770      	bx	lr
 800413c:	e000e010 	.word	0xe000e010
 8004140:	e000e018 	.word	0xe000e018
 8004144:	20000000 	.word	0x20000000
 8004148:	10624dd3 	.word	0x10624dd3
 800414c:	e000e014 	.word	0xe000e014

08004150 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004150:	b480      	push	{r7}
 8004152:	b085      	sub	sp, #20
 8004154:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004156:	f3ef 8305 	mrs	r3, IPSR
 800415a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2b0f      	cmp	r3, #15
 8004160:	d915      	bls.n	800418e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004162:	4a17      	ldr	r2, [pc, #92]	@ (80041c0 <vPortValidateInterruptPriority+0x70>)
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	4413      	add	r3, r2
 8004168:	781b      	ldrb	r3, [r3, #0]
 800416a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800416c:	4b15      	ldr	r3, [pc, #84]	@ (80041c4 <vPortValidateInterruptPriority+0x74>)
 800416e:	781b      	ldrb	r3, [r3, #0]
 8004170:	7afa      	ldrb	r2, [r7, #11]
 8004172:	429a      	cmp	r2, r3
 8004174:	d20b      	bcs.n	800418e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8004176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800417a:	f383 8811 	msr	BASEPRI, r3
 800417e:	f3bf 8f6f 	isb	sy
 8004182:	f3bf 8f4f 	dsb	sy
 8004186:	607b      	str	r3, [r7, #4]
}
 8004188:	bf00      	nop
 800418a:	bf00      	nop
 800418c:	e7fd      	b.n	800418a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800418e:	4b0e      	ldr	r3, [pc, #56]	@ (80041c8 <vPortValidateInterruptPriority+0x78>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004196:	4b0d      	ldr	r3, [pc, #52]	@ (80041cc <vPortValidateInterruptPriority+0x7c>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	429a      	cmp	r2, r3
 800419c:	d90b      	bls.n	80041b6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800419e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041a2:	f383 8811 	msr	BASEPRI, r3
 80041a6:	f3bf 8f6f 	isb	sy
 80041aa:	f3bf 8f4f 	dsb	sy
 80041ae:	603b      	str	r3, [r7, #0]
}
 80041b0:	bf00      	nop
 80041b2:	bf00      	nop
 80041b4:	e7fd      	b.n	80041b2 <vPortValidateInterruptPriority+0x62>
	}
 80041b6:	bf00      	nop
 80041b8:	3714      	adds	r7, #20
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bc80      	pop	{r7}
 80041be:	4770      	bx	lr
 80041c0:	e000e3f0 	.word	0xe000e3f0
 80041c4:	20000df0 	.word	0x20000df0
 80041c8:	e000ed0c 	.word	0xe000ed0c
 80041cc:	20000df4 	.word	0x20000df4

080041d0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b08a      	sub	sp, #40	@ 0x28
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80041d8:	2300      	movs	r3, #0
 80041da:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80041dc:	f7fe fde4 	bl	8002da8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80041e0:	4b5c      	ldr	r3, [pc, #368]	@ (8004354 <pvPortMalloc+0x184>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d101      	bne.n	80041ec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80041e8:	f000 f924 	bl	8004434 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80041ec:	4b5a      	ldr	r3, [pc, #360]	@ (8004358 <pvPortMalloc+0x188>)
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	4013      	ands	r3, r2
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	f040 8095 	bne.w	8004324 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d01e      	beq.n	800423e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004200:	2208      	movs	r2, #8
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	4413      	add	r3, r2
 8004206:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f003 0307 	and.w	r3, r3, #7
 800420e:	2b00      	cmp	r3, #0
 8004210:	d015      	beq.n	800423e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f023 0307 	bic.w	r3, r3, #7
 8004218:	3308      	adds	r3, #8
 800421a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	f003 0307 	and.w	r3, r3, #7
 8004222:	2b00      	cmp	r3, #0
 8004224:	d00b      	beq.n	800423e <pvPortMalloc+0x6e>
	__asm volatile
 8004226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800422a:	f383 8811 	msr	BASEPRI, r3
 800422e:	f3bf 8f6f 	isb	sy
 8004232:	f3bf 8f4f 	dsb	sy
 8004236:	617b      	str	r3, [r7, #20]
}
 8004238:	bf00      	nop
 800423a:	bf00      	nop
 800423c:	e7fd      	b.n	800423a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d06f      	beq.n	8004324 <pvPortMalloc+0x154>
 8004244:	4b45      	ldr	r3, [pc, #276]	@ (800435c <pvPortMalloc+0x18c>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	687a      	ldr	r2, [r7, #4]
 800424a:	429a      	cmp	r2, r3
 800424c:	d86a      	bhi.n	8004324 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800424e:	4b44      	ldr	r3, [pc, #272]	@ (8004360 <pvPortMalloc+0x190>)
 8004250:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004252:	4b43      	ldr	r3, [pc, #268]	@ (8004360 <pvPortMalloc+0x190>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004258:	e004      	b.n	8004264 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800425a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800425c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800425e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	687a      	ldr	r2, [r7, #4]
 800426a:	429a      	cmp	r2, r3
 800426c:	d903      	bls.n	8004276 <pvPortMalloc+0xa6>
 800426e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d1f1      	bne.n	800425a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004276:	4b37      	ldr	r3, [pc, #220]	@ (8004354 <pvPortMalloc+0x184>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800427c:	429a      	cmp	r2, r3
 800427e:	d051      	beq.n	8004324 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004280:	6a3b      	ldr	r3, [r7, #32]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	2208      	movs	r2, #8
 8004286:	4413      	add	r3, r2
 8004288:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800428a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	6a3b      	ldr	r3, [r7, #32]
 8004290:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004294:	685a      	ldr	r2, [r3, #4]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	1ad2      	subs	r2, r2, r3
 800429a:	2308      	movs	r3, #8
 800429c:	005b      	lsls	r3, r3, #1
 800429e:	429a      	cmp	r2, r3
 80042a0:	d920      	bls.n	80042e4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80042a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	4413      	add	r3, r2
 80042a8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80042aa:	69bb      	ldr	r3, [r7, #24]
 80042ac:	f003 0307 	and.w	r3, r3, #7
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d00b      	beq.n	80042cc <pvPortMalloc+0xfc>
	__asm volatile
 80042b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042b8:	f383 8811 	msr	BASEPRI, r3
 80042bc:	f3bf 8f6f 	isb	sy
 80042c0:	f3bf 8f4f 	dsb	sy
 80042c4:	613b      	str	r3, [r7, #16]
}
 80042c6:	bf00      	nop
 80042c8:	bf00      	nop
 80042ca:	e7fd      	b.n	80042c8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80042cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ce:	685a      	ldr	r2, [r3, #4]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	1ad2      	subs	r2, r2, r3
 80042d4:	69bb      	ldr	r3, [r7, #24]
 80042d6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80042d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042da:	687a      	ldr	r2, [r7, #4]
 80042dc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80042de:	69b8      	ldr	r0, [r7, #24]
 80042e0:	f000 f90a 	bl	80044f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80042e4:	4b1d      	ldr	r3, [pc, #116]	@ (800435c <pvPortMalloc+0x18c>)
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	4a1b      	ldr	r2, [pc, #108]	@ (800435c <pvPortMalloc+0x18c>)
 80042f0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80042f2:	4b1a      	ldr	r3, [pc, #104]	@ (800435c <pvPortMalloc+0x18c>)
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	4b1b      	ldr	r3, [pc, #108]	@ (8004364 <pvPortMalloc+0x194>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d203      	bcs.n	8004306 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80042fe:	4b17      	ldr	r3, [pc, #92]	@ (800435c <pvPortMalloc+0x18c>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a18      	ldr	r2, [pc, #96]	@ (8004364 <pvPortMalloc+0x194>)
 8004304:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004308:	685a      	ldr	r2, [r3, #4]
 800430a:	4b13      	ldr	r3, [pc, #76]	@ (8004358 <pvPortMalloc+0x188>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	431a      	orrs	r2, r3
 8004310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004312:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004316:	2200      	movs	r2, #0
 8004318:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800431a:	4b13      	ldr	r3, [pc, #76]	@ (8004368 <pvPortMalloc+0x198>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	3301      	adds	r3, #1
 8004320:	4a11      	ldr	r2, [pc, #68]	@ (8004368 <pvPortMalloc+0x198>)
 8004322:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004324:	f7fe fd4e 	bl	8002dc4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004328:	69fb      	ldr	r3, [r7, #28]
 800432a:	f003 0307 	and.w	r3, r3, #7
 800432e:	2b00      	cmp	r3, #0
 8004330:	d00b      	beq.n	800434a <pvPortMalloc+0x17a>
	__asm volatile
 8004332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004336:	f383 8811 	msr	BASEPRI, r3
 800433a:	f3bf 8f6f 	isb	sy
 800433e:	f3bf 8f4f 	dsb	sy
 8004342:	60fb      	str	r3, [r7, #12]
}
 8004344:	bf00      	nop
 8004346:	bf00      	nop
 8004348:	e7fd      	b.n	8004346 <pvPortMalloc+0x176>
	return pvReturn;
 800434a:	69fb      	ldr	r3, [r7, #28]
}
 800434c:	4618      	mov	r0, r3
 800434e:	3728      	adds	r7, #40	@ 0x28
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}
 8004354:	20001a00 	.word	0x20001a00
 8004358:	20001a14 	.word	0x20001a14
 800435c:	20001a04 	.word	0x20001a04
 8004360:	200019f8 	.word	0x200019f8
 8004364:	20001a08 	.word	0x20001a08
 8004368:	20001a0c 	.word	0x20001a0c

0800436c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b086      	sub	sp, #24
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d04f      	beq.n	800441e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800437e:	2308      	movs	r3, #8
 8004380:	425b      	negs	r3, r3
 8004382:	697a      	ldr	r2, [r7, #20]
 8004384:	4413      	add	r3, r2
 8004386:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	685a      	ldr	r2, [r3, #4]
 8004390:	4b25      	ldr	r3, [pc, #148]	@ (8004428 <vPortFree+0xbc>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4013      	ands	r3, r2
 8004396:	2b00      	cmp	r3, #0
 8004398:	d10b      	bne.n	80043b2 <vPortFree+0x46>
	__asm volatile
 800439a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800439e:	f383 8811 	msr	BASEPRI, r3
 80043a2:	f3bf 8f6f 	isb	sy
 80043a6:	f3bf 8f4f 	dsb	sy
 80043aa:	60fb      	str	r3, [r7, #12]
}
 80043ac:	bf00      	nop
 80043ae:	bf00      	nop
 80043b0:	e7fd      	b.n	80043ae <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d00b      	beq.n	80043d2 <vPortFree+0x66>
	__asm volatile
 80043ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043be:	f383 8811 	msr	BASEPRI, r3
 80043c2:	f3bf 8f6f 	isb	sy
 80043c6:	f3bf 8f4f 	dsb	sy
 80043ca:	60bb      	str	r3, [r7, #8]
}
 80043cc:	bf00      	nop
 80043ce:	bf00      	nop
 80043d0:	e7fd      	b.n	80043ce <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	685a      	ldr	r2, [r3, #4]
 80043d6:	4b14      	ldr	r3, [pc, #80]	@ (8004428 <vPortFree+0xbc>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4013      	ands	r3, r2
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d01e      	beq.n	800441e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d11a      	bne.n	800441e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	685a      	ldr	r2, [r3, #4]
 80043ec:	4b0e      	ldr	r3, [pc, #56]	@ (8004428 <vPortFree+0xbc>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	43db      	mvns	r3, r3
 80043f2:	401a      	ands	r2, r3
 80043f4:	693b      	ldr	r3, [r7, #16]
 80043f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80043f8:	f7fe fcd6 	bl	8002da8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	685a      	ldr	r2, [r3, #4]
 8004400:	4b0a      	ldr	r3, [pc, #40]	@ (800442c <vPortFree+0xc0>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4413      	add	r3, r2
 8004406:	4a09      	ldr	r2, [pc, #36]	@ (800442c <vPortFree+0xc0>)
 8004408:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800440a:	6938      	ldr	r0, [r7, #16]
 800440c:	f000 f874 	bl	80044f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004410:	4b07      	ldr	r3, [pc, #28]	@ (8004430 <vPortFree+0xc4>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	3301      	adds	r3, #1
 8004416:	4a06      	ldr	r2, [pc, #24]	@ (8004430 <vPortFree+0xc4>)
 8004418:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800441a:	f7fe fcd3 	bl	8002dc4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800441e:	bf00      	nop
 8004420:	3718      	adds	r7, #24
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	20001a14 	.word	0x20001a14
 800442c:	20001a04 	.word	0x20001a04
 8004430:	20001a10 	.word	0x20001a10

08004434 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004434:	b480      	push	{r7}
 8004436:	b085      	sub	sp, #20
 8004438:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800443a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800443e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004440:	4b27      	ldr	r3, [pc, #156]	@ (80044e0 <prvHeapInit+0xac>)
 8004442:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f003 0307 	and.w	r3, r3, #7
 800444a:	2b00      	cmp	r3, #0
 800444c:	d00c      	beq.n	8004468 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	3307      	adds	r3, #7
 8004452:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f023 0307 	bic.w	r3, r3, #7
 800445a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800445c:	68ba      	ldr	r2, [r7, #8]
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	1ad3      	subs	r3, r2, r3
 8004462:	4a1f      	ldr	r2, [pc, #124]	@ (80044e0 <prvHeapInit+0xac>)
 8004464:	4413      	add	r3, r2
 8004466:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800446c:	4a1d      	ldr	r2, [pc, #116]	@ (80044e4 <prvHeapInit+0xb0>)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004472:	4b1c      	ldr	r3, [pc, #112]	@ (80044e4 <prvHeapInit+0xb0>)
 8004474:	2200      	movs	r2, #0
 8004476:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	68ba      	ldr	r2, [r7, #8]
 800447c:	4413      	add	r3, r2
 800447e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004480:	2208      	movs	r2, #8
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	1a9b      	subs	r3, r3, r2
 8004486:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	f023 0307 	bic.w	r3, r3, #7
 800448e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	4a15      	ldr	r2, [pc, #84]	@ (80044e8 <prvHeapInit+0xb4>)
 8004494:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004496:	4b14      	ldr	r3, [pc, #80]	@ (80044e8 <prvHeapInit+0xb4>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	2200      	movs	r2, #0
 800449c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800449e:	4b12      	ldr	r3, [pc, #72]	@ (80044e8 <prvHeapInit+0xb4>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	2200      	movs	r2, #0
 80044a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	68fa      	ldr	r2, [r7, #12]
 80044ae:	1ad2      	subs	r2, r2, r3
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80044b4:	4b0c      	ldr	r3, [pc, #48]	@ (80044e8 <prvHeapInit+0xb4>)
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	4a0a      	ldr	r2, [pc, #40]	@ (80044ec <prvHeapInit+0xb8>)
 80044c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	4a09      	ldr	r2, [pc, #36]	@ (80044f0 <prvHeapInit+0xbc>)
 80044ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80044cc:	4b09      	ldr	r3, [pc, #36]	@ (80044f4 <prvHeapInit+0xc0>)
 80044ce:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80044d2:	601a      	str	r2, [r3, #0]
}
 80044d4:	bf00      	nop
 80044d6:	3714      	adds	r7, #20
 80044d8:	46bd      	mov	sp, r7
 80044da:	bc80      	pop	{r7}
 80044dc:	4770      	bx	lr
 80044de:	bf00      	nop
 80044e0:	20000df8 	.word	0x20000df8
 80044e4:	200019f8 	.word	0x200019f8
 80044e8:	20001a00 	.word	0x20001a00
 80044ec:	20001a08 	.word	0x20001a08
 80044f0:	20001a04 	.word	0x20001a04
 80044f4:	20001a14 	.word	0x20001a14

080044f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80044f8:	b480      	push	{r7}
 80044fa:	b085      	sub	sp, #20
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004500:	4b27      	ldr	r3, [pc, #156]	@ (80045a0 <prvInsertBlockIntoFreeList+0xa8>)
 8004502:	60fb      	str	r3, [r7, #12]
 8004504:	e002      	b.n	800450c <prvInsertBlockIntoFreeList+0x14>
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	60fb      	str	r3, [r7, #12]
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	687a      	ldr	r2, [r7, #4]
 8004512:	429a      	cmp	r2, r3
 8004514:	d8f7      	bhi.n	8004506 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	68ba      	ldr	r2, [r7, #8]
 8004520:	4413      	add	r3, r2
 8004522:	687a      	ldr	r2, [r7, #4]
 8004524:	429a      	cmp	r2, r3
 8004526:	d108      	bne.n	800453a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	685a      	ldr	r2, [r3, #4]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	441a      	add	r2, r3
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	68ba      	ldr	r2, [r7, #8]
 8004544:	441a      	add	r2, r3
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	429a      	cmp	r2, r3
 800454c:	d118      	bne.n	8004580 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	4b14      	ldr	r3, [pc, #80]	@ (80045a4 <prvInsertBlockIntoFreeList+0xac>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	429a      	cmp	r2, r3
 8004558:	d00d      	beq.n	8004576 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	685a      	ldr	r2, [r3, #4]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	441a      	add	r2, r3
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	601a      	str	r2, [r3, #0]
 8004574:	e008      	b.n	8004588 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004576:	4b0b      	ldr	r3, [pc, #44]	@ (80045a4 <prvInsertBlockIntoFreeList+0xac>)
 8004578:	681a      	ldr	r2, [r3, #0]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	601a      	str	r2, [r3, #0]
 800457e:	e003      	b.n	8004588 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681a      	ldr	r2, [r3, #0]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004588:	68fa      	ldr	r2, [r7, #12]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	429a      	cmp	r2, r3
 800458e:	d002      	beq.n	8004596 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004596:	bf00      	nop
 8004598:	3714      	adds	r7, #20
 800459a:	46bd      	mov	sp, r7
 800459c:	bc80      	pop	{r7}
 800459e:	4770      	bx	lr
 80045a0:	200019f8 	.word	0x200019f8
 80045a4:	20001a00 	.word	0x20001a00

080045a8 <memset>:
 80045a8:	4603      	mov	r3, r0
 80045aa:	4402      	add	r2, r0
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d100      	bne.n	80045b2 <memset+0xa>
 80045b0:	4770      	bx	lr
 80045b2:	f803 1b01 	strb.w	r1, [r3], #1
 80045b6:	e7f9      	b.n	80045ac <memset+0x4>

080045b8 <__libc_init_array>:
 80045b8:	b570      	push	{r4, r5, r6, lr}
 80045ba:	2600      	movs	r6, #0
 80045bc:	4d0c      	ldr	r5, [pc, #48]	@ (80045f0 <__libc_init_array+0x38>)
 80045be:	4c0d      	ldr	r4, [pc, #52]	@ (80045f4 <__libc_init_array+0x3c>)
 80045c0:	1b64      	subs	r4, r4, r5
 80045c2:	10a4      	asrs	r4, r4, #2
 80045c4:	42a6      	cmp	r6, r4
 80045c6:	d109      	bne.n	80045dc <__libc_init_array+0x24>
 80045c8:	f000 f828 	bl	800461c <_init>
 80045cc:	2600      	movs	r6, #0
 80045ce:	4d0a      	ldr	r5, [pc, #40]	@ (80045f8 <__libc_init_array+0x40>)
 80045d0:	4c0a      	ldr	r4, [pc, #40]	@ (80045fc <__libc_init_array+0x44>)
 80045d2:	1b64      	subs	r4, r4, r5
 80045d4:	10a4      	asrs	r4, r4, #2
 80045d6:	42a6      	cmp	r6, r4
 80045d8:	d105      	bne.n	80045e6 <__libc_init_array+0x2e>
 80045da:	bd70      	pop	{r4, r5, r6, pc}
 80045dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80045e0:	4798      	blx	r3
 80045e2:	3601      	adds	r6, #1
 80045e4:	e7ee      	b.n	80045c4 <__libc_init_array+0xc>
 80045e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80045ea:	4798      	blx	r3
 80045ec:	3601      	adds	r6, #1
 80045ee:	e7f2      	b.n	80045d6 <__libc_init_array+0x1e>
 80045f0:	080046d8 	.word	0x080046d8
 80045f4:	080046d8 	.word	0x080046d8
 80045f8:	080046d8 	.word	0x080046d8
 80045fc:	080046dc 	.word	0x080046dc

08004600 <memcpy>:
 8004600:	440a      	add	r2, r1
 8004602:	4291      	cmp	r1, r2
 8004604:	f100 33ff 	add.w	r3, r0, #4294967295
 8004608:	d100      	bne.n	800460c <memcpy+0xc>
 800460a:	4770      	bx	lr
 800460c:	b510      	push	{r4, lr}
 800460e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004612:	4291      	cmp	r1, r2
 8004614:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004618:	d1f9      	bne.n	800460e <memcpy+0xe>
 800461a:	bd10      	pop	{r4, pc}

0800461c <_init>:
 800461c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800461e:	bf00      	nop
 8004620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004622:	bc08      	pop	{r3}
 8004624:	469e      	mov	lr, r3
 8004626:	4770      	bx	lr

08004628 <_fini>:
 8004628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800462a:	bf00      	nop
 800462c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800462e:	bc08      	pop	{r3}
 8004630:	469e      	mov	lr, r3
 8004632:	4770      	bx	lr
