

================================================================
== Vitis HLS Report for 'example'
================================================================
* Date:           Thu Nov  2 17:42:04 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Assigment2Hls
* Solution:       Assignment2_HLS_Solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.203 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     45|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|      36|     40|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     47|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      41|    132|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+----+----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------+---------------+---------+----+----+----+-----+
    |AXI_CPU_s_axi_U  |AXI_CPU_s_axi  |        0|   0|  36|  40|    0|
    +-----------------+---------------+---------+----+----+----+-----+
    |Total            |               |        0|   0|  36|  40|    0|
    +-----------------+---------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |out_r_TDATA_int_regslice          |         +|   0|  0|  39|          32|           3|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  45|          35|           7|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |in_r_TDATA_blk_n         |   9|          2|    1|          2|
    |out_r_TDATA_blk_n        |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  47|         10|    4|         10|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXI_CPU_AWVALID  |   in|    1|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_AWREADY  |  out|    1|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_AWADDR   |   in|    4|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_WVALID   |   in|    1|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_WREADY   |  out|    1|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_WDATA    |   in|   32|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_WSTRB    |   in|    4|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_ARVALID  |   in|    1|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_ARREADY  |  out|    1|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_ARADDR   |   in|    4|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_RVALID   |  out|    1|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_RREADY   |   in|    1|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_RDATA    |  out|   32|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_RRESP    |  out|    2|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_BVALID   |  out|    1|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_BREADY   |   in|    1|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_BRESP    |  out|    2|       s_axi|       AXI_CPU|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       example|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       example|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|       example|  return value|
|in_r_TDATA             |   in|   32|        axis|   in_V_data_V|       pointer|
|in_r_TVALID            |   in|    1|        axis|   in_V_dest_V|       pointer|
|in_r_TREADY            |  out|    1|        axis|   in_V_dest_V|       pointer|
|in_r_TDEST             |   in|    6|        axis|   in_V_dest_V|       pointer|
|in_r_TKEEP             |   in|    4|        axis|   in_V_keep_V|       pointer|
|in_r_TSTRB             |   in|    4|        axis|   in_V_strb_V|       pointer|
|in_r_TUSER             |   in|    2|        axis|   in_V_user_V|       pointer|
|in_r_TLAST             |   in|    1|        axis|   in_V_last_V|       pointer|
|in_r_TID               |   in|    5|        axis|     in_V_id_V|       pointer|
|out_r_TDATA            |  out|   32|        axis|  out_V_data_V|       pointer|
|out_r_TVALID           |  out|    1|        axis|  out_V_dest_V|       pointer|
|out_r_TREADY           |   in|    1|        axis|  out_V_dest_V|       pointer|
|out_r_TDEST            |  out|    6|        axis|  out_V_dest_V|       pointer|
|out_r_TKEEP            |  out|    4|        axis|  out_V_keep_V|       pointer|
|out_r_TSTRB            |  out|    4|        axis|  out_V_strb_V|       pointer|
|out_r_TUSER            |  out|    2|        axis|  out_V_user_V|       pointer|
|out_r_TLAST            |  out|    1|        axis|  out_V_last_V|       pointer|
|out_r_TID              |  out|    5|        axis|    out_V_id_V|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 5 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_V_data_V, i4 %in_V_keep_V, i4 %in_V_strb_V, i2 %in_V_user_V, i1 %in_V_last_V, i5 %in_V_id_V, i6 %in_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_V_data_V"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_V_keep_V"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_V_strb_V"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_V_user_V"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_V_last_V"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %in_V_id_V"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %in_V_dest_V"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_V_data_V, i4 %out_V_keep_V, i4 %out_V_strb_V, i2 %out_V_user_V, i1 %out_V_last_V, i5 %out_V_id_V, i6 %out_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_V_data_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_V_keep_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_V_strb_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %out_V_user_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_V_last_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %out_V_id_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %out_V_dest_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln14 = br void" [../../../../../../Downloads/example_hls.cpp:14]   --->   Operation 23 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %in_V_data_V, i4 %in_V_keep_V, i4 %in_V_strb_V, i2 %in_V_user_V, i1 %in_V_last_V, i5 %in_V_id_V, i6 %in_V_dest_V"   --->   Operation 24 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%tmp_data_V = extractvalue i54 %empty"   --->   Operation 25 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_i_keep = extractvalue i54 %empty"   --->   Operation 26 'extractvalue' 'tmp_i_keep' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_i_strb = extractvalue i54 %empty"   --->   Operation 27 'extractvalue' 'tmp_i_strb' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_i_user = extractvalue i54 %empty"   --->   Operation 28 'extractvalue' 'tmp_i_user' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i54 %empty"   --->   Operation 29 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_i_id = extractvalue i54 %empty"   --->   Operation 30 'extractvalue' 'tmp_i_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_i_dest = extractvalue i54 %empty"   --->   Operation 31 'extractvalue' 'tmp_i_dest' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.20ns) (out node of the LUT)   --->   "%tmp_data_V_1 = add i32 %tmp_data_V, i32 5" [../../../../../../Downloads/example_hls.cpp:17]   --->   Operation 32 'add' 'tmp_data_V_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %out_V_data_V, i4 %out_V_keep_V, i4 %out_V_strb_V, i2 %out_V_user_V, i1 %out_V_last_V, i5 %out_V_id_V, i6 %out_V_dest_V, i32 %tmp_data_V_1, i4 %tmp_i_keep, i4 %tmp_i_strb, i2 %tmp_i_user, i1 %tmp_last_V, i5 %tmp_i_id, i6 %tmp_i_dest"   --->   Operation 33 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %tmp_last_V, void, void" [../../../../../../Downloads/example_hls.cpp:19]   --->   Operation 34 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../../../../../../Downloads/example_hls.cpp:14]   --->   Operation 35 'specloopname' 'specloopname_ln14' <Predicate = (!tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln14 = br void" [../../../../../../Downloads/example_hls.cpp:14]   --->   Operation 36 'br' 'br_ln14' <Predicate = (!tmp_last_V)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %out_V_data_V, i4 %out_V_keep_V, i4 %out_V_strb_V, i2 %out_V_user_V, i1 %out_V_last_V, i5 %out_V_id_V, i6 %out_V_dest_V, i32 %tmp_data_V_1, i4 %tmp_i_keep, i4 %tmp_i_strb, i2 %tmp_i_user, i1 %tmp_last_V, i5 %tmp_i_id, i6 %tmp_i_dest"   --->   Operation 38 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [../../../../../../Downloads/example_hls.cpp:40]   --->   Operation 39 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
br_ln14           (br           ) [ 00000]
empty             (read         ) [ 00000]
tmp_data_V        (extractvalue ) [ 00000]
tmp_i_keep        (extractvalue ) [ 00110]
tmp_i_strb        (extractvalue ) [ 00110]
tmp_i_user        (extractvalue ) [ 00110]
tmp_last_V        (extractvalue ) [ 00110]
tmp_i_id          (extractvalue ) [ 00110]
tmp_i_dest        (extractvalue ) [ 00110]
tmp_data_V_1      (add          ) [ 00110]
br_ln19           (br           ) [ 00000]
specloopname_ln14 (specloopname ) [ 00000]
br_ln14           (br           ) [ 00000]
specpipeline_ln0  (specpipeline ) [ 00000]
write_ln304       (write        ) [ 00000]
ret_ln40          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="empty_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="54" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="4" slack="0"/>
<pin id="70" dir="0" index="3" bw="4" slack="0"/>
<pin id="71" dir="0" index="4" bw="2" slack="0"/>
<pin id="72" dir="0" index="5" bw="1" slack="0"/>
<pin id="73" dir="0" index="6" bw="5" slack="0"/>
<pin id="74" dir="0" index="7" bw="6" slack="0"/>
<pin id="75" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="0"/>
<pin id="88" dir="0" index="3" bw="4" slack="0"/>
<pin id="89" dir="0" index="4" bw="2" slack="0"/>
<pin id="90" dir="0" index="5" bw="1" slack="0"/>
<pin id="91" dir="0" index="6" bw="5" slack="0"/>
<pin id="92" dir="0" index="7" bw="6" slack="0"/>
<pin id="93" dir="0" index="8" bw="32" slack="0"/>
<pin id="94" dir="0" index="9" bw="4" slack="0"/>
<pin id="95" dir="0" index="10" bw="4" slack="0"/>
<pin id="96" dir="0" index="11" bw="2" slack="0"/>
<pin id="97" dir="0" index="12" bw="1" slack="0"/>
<pin id="98" dir="0" index="13" bw="5" slack="0"/>
<pin id="99" dir="0" index="14" bw="6" slack="0"/>
<pin id="100" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_data_V_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="54" slack="0"/>
<pin id="111" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_i_keep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="54" slack="0"/>
<pin id="115" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_i_keep/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_i_strb_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="54" slack="0"/>
<pin id="120" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_i_strb/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_i_user_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="54" slack="0"/>
<pin id="125" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_i_user/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_last_V_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="54" slack="0"/>
<pin id="130" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_i_id_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="54" slack="0"/>
<pin id="135" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_i_id/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_i_dest_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="54" slack="0"/>
<pin id="140" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_i_dest/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_data_V_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="4" slack="0"/>
<pin id="146" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_data_V_1/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="tmp_i_keep_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="1"/>
<pin id="152" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_keep "/>
</bind>
</comp>

<comp id="155" class="1005" name="tmp_i_strb_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="1"/>
<pin id="157" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_strb "/>
</bind>
</comp>

<comp id="160" class="1005" name="tmp_i_user_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="1"/>
<pin id="162" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_user "/>
</bind>
</comp>

<comp id="165" class="1005" name="tmp_last_V_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="170" class="1005" name="tmp_i_id_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="1"/>
<pin id="172" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_id "/>
</bind>
</comp>

<comp id="175" class="1005" name="tmp_i_dest_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="1"/>
<pin id="177" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_dest "/>
</bind>
</comp>

<comp id="180" class="1005" name="tmp_data_V_1_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="50" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="66" pin=4"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="66" pin=5"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="66" pin=6"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="66" pin=7"/></net>

<net id="101"><net_src comp="54" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="84" pin=4"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="84" pin=5"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="84" pin=6"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="84" pin=7"/></net>

<net id="112"><net_src comp="66" pin="8"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="66" pin="8"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="84" pin=9"/></net>

<net id="121"><net_src comp="66" pin="8"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="84" pin=10"/></net>

<net id="126"><net_src comp="66" pin="8"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="84" pin=11"/></net>

<net id="131"><net_src comp="66" pin="8"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="84" pin=12"/></net>

<net id="136"><net_src comp="66" pin="8"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="84" pin=13"/></net>

<net id="141"><net_src comp="66" pin="8"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="84" pin=14"/></net>

<net id="147"><net_src comp="109" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="52" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="143" pin="2"/><net_sink comp="84" pin=8"/></net>

<net id="153"><net_src comp="113" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="84" pin=9"/></net>

<net id="158"><net_src comp="118" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="84" pin=10"/></net>

<net id="163"><net_src comp="123" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="84" pin=11"/></net>

<net id="168"><net_src comp="128" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="84" pin=12"/></net>

<net id="173"><net_src comp="133" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="84" pin=13"/></net>

<net id="178"><net_src comp="138" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="84" pin=14"/></net>

<net id="183"><net_src comp="143" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="84" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_data_V | {3 }
	Port: out_V_keep_V | {3 }
	Port: out_V_strb_V | {3 }
	Port: out_V_user_V | {3 }
	Port: out_V_last_V | {3 }
	Port: out_V_id_V | {3 }
	Port: out_V_dest_V | {3 }
 - Input state : 
	Port: example : in_V_data_V | {2 }
	Port: example : in_V_keep_V | {2 }
	Port: example : in_V_strb_V | {2 }
	Port: example : in_V_user_V | {2 }
	Port: example : in_V_last_V | {2 }
	Port: example : in_V_id_V | {2 }
	Port: example : in_V_dest_V | {2 }
  - Chain level:
	State 1
	State 2
		tmp_data_V_1 : 1
		write_ln304 : 2
		br_ln19 : 1
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   | tmp_data_V_1_fu_143 |    0    |    39   |
|----------|---------------------|---------|---------|
|   read   |   empty_read_fu_66  |    0    |    0    |
|----------|---------------------|---------|---------|
|   write  |   grp_write_fu_84   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  tmp_data_V_fu_109  |    0    |    0    |
|          |  tmp_i_keep_fu_113  |    0    |    0    |
|          |  tmp_i_strb_fu_118  |    0    |    0    |
|extractvalue|  tmp_i_user_fu_123  |    0    |    0    |
|          |  tmp_last_V_fu_128  |    0    |    0    |
|          |   tmp_i_id_fu_133   |    0    |    0    |
|          |  tmp_i_dest_fu_138  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    39   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|tmp_data_V_1_reg_180|   32   |
| tmp_i_dest_reg_175 |    6   |
|  tmp_i_id_reg_170  |    5   |
| tmp_i_keep_reg_150 |    4   |
| tmp_i_strb_reg_155 |    4   |
| tmp_i_user_reg_160 |    2   |
| tmp_last_V_reg_165 |    1   |
+--------------------+--------+
|        Total       |   54   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_84 |  p8  |   2  |  32  |   64   ||    9    |
| grp_write_fu_84 |  p9  |   2  |   4  |    8   ||    9    |
| grp_write_fu_84 |  p10 |   2  |   4  |    8   ||    9    |
| grp_write_fu_84 |  p11 |   2  |   2  |    4   ||    9    |
| grp_write_fu_84 |  p12 |   2  |   1  |    2   ||    9    |
| grp_write_fu_84 |  p13 |   2  |   5  |   10   ||    9    |
| grp_write_fu_84 |  p14 |   2  |   6  |   12   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   108  ||  3.423  ||    63   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   39   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   63   |
|  Register |    -   |   54   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   54   |   102  |
+-----------+--------+--------+--------+
