Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/luisardila/ProjectB/DCC --output-directory=/home/luisardila/ProjectB/DCC/de2i_150_qsys --report-file=bsf:/home/luisardila/ProjectB/DCC/de2i_150_qsys/de2i_150_qsys.bsf --system-info=DEVICE_FAMILY="Cyclone IV GX" --system-info=DEVICE=EP4CGX150DF31C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/luisardila/ProjectB/DCC/de2i_150_qsys.qsys
Progress: Loading DCC/de2i_150_qsys.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 14.0]
Progress: Parameterizing module clk_50
Progress: Adding pcie_ip [altera_pcie_hard_ip 14.0]
Progress: Parameterizing module pcie_ip
Progress: Adding sgdma [altera_avalon_sgdma 14.0]
Progress: Parameterizing module sgdma
Progress: Adding fir_memory [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module fir_memory
Progress: Adding led [altera_avalon_pio 14.0]
Progress: Parameterizing module led
Progress: Adding button [altera_avalon_pio 14.0]
Progress: Parameterizing module button
Progress: Adding fifo_memory [altera_avalon_fifo 14.0]
Progress: Parameterizing module fifo_memory
Progress: Adding Interpo_4_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module Interpo_4_0
Progress: Adding Interpo_5_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module Interpo_5_0
Progress: Adding Interpo_5_1 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module Interpo_5_1
Progress: Adding Interpo_5_2 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module Interpo_5_2
Progress: Adding Interpo_5_3 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module Interpo_5_3
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: de2i_150_qsys.de2i_150_qsys: There are recommended upgrades for: pcie_ip
Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 1_0 mapped to 19 -bit Avalon-MM address
Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 2 mapped to 15 -bit Avalon-MM address
Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 14.0)
Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 14.0), "avalon_clk" (altera_clock_bridge 14.0)
Info: de2i_150_qsys.pcie_ip.pcie_internal_hip:  Txs Address width is 31
Info: de2i_150_qsys.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz 
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals
Info: de2i_150_qsys.pcie_ip.altgx_internal: Family: Cyclone IV GX
Info: de2i_150_qsys.pcie_ip.altgx_internal: Lanes: 1
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported
Info: de2i_150_qsys.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: de2i_150_qsys.fifo_memory: The Nios II HAL drivers for the Altera Avalon FIFO support only 32-bit data width.
        If you connect this FIFO to a Nios II CPU, you will need to access the registers directly.
Warning: de2i_150_qsys.pcie_ip: pcie_ip.powerdown must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/luisardila/ProjectB/DCC --output-directory=/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis --file-set=QUARTUS_SYNTH --report-file=html:/home/luisardila/ProjectB/DCC/de2i_150_qsys/de2i_150_qsys.html --report-file=sopcinfo:/home/luisardila/ProjectB/DCC/de2i_150_qsys.sopcinfo --report-file=cmp:/home/luisardila/ProjectB/DCC/de2i_150_qsys/de2i_150_qsys.cmp --report-file=qip:/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.qip --report-file=svd:/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.svd --report-file=regmap:/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.regmap --report-file=xml:/home/luisardila/ProjectB/DCC/de2i_150_qsys/de2i_150_qsys.xml --report-file=debuginfo:/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV GX" --system-info=DEVICE=EP4CGX150DF31C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/luisardila/ProjectB/DCC/de2i_150_qsys.qsys --language=VERILOG
Progress: Loading DCC/de2i_150_qsys.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 14.0]
Progress: Parameterizing module clk_50
Progress: Adding pcie_ip [altera_pcie_hard_ip 14.0]
Progress: Parameterizing module pcie_ip
Progress: Adding sgdma [altera_avalon_sgdma 14.0]
Progress: Parameterizing module sgdma
Progress: Adding fir_memory [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module fir_memory
Progress: Adding led [altera_avalon_pio 14.0]
Progress: Parameterizing module led
Progress: Adding button [altera_avalon_pio 14.0]
Progress: Parameterizing module button
Progress: Adding fifo_memory [altera_avalon_fifo 14.0]
Progress: Parameterizing module fifo_memory
Progress: Adding Interpo_4_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module Interpo_4_0
Progress: Adding Interpo_5_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module Interpo_5_0
Progress: Adding Interpo_5_1 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module Interpo_5_1
Progress: Adding Interpo_5_2 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module Interpo_5_2
Progress: Adding Interpo_5_3 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module Interpo_5_3
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: de2i_150_qsys.de2i_150_qsys: There are recommended upgrades for: pcie_ip
Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 1_0 mapped to 19 -bit Avalon-MM address
Info: de2i_150_qsys.pcie_ip:  Rx Master BAR 2 mapped to 15 -bit Avalon-MM address
Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 14.0)
Warning: de2i_150_qsys.pcie_ip.pcie_ip: Module dependency loop involving: "avalon_clk" (altera_clock_bridge 14.0), "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 14.0)
Info: de2i_150_qsys.pcie_ip.pcie_internal_hip:  Txs Address width is 31
Info: de2i_150_qsys.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz 
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals
Info: de2i_150_qsys.pcie_ip.altgx_internal: Family: Cyclone IV GX
Info: de2i_150_qsys.pcie_ip.altgx_internal: Lanes: 1
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported
Info: de2i_150_qsys.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: de2i_150_qsys.fifo_memory: The Nios II HAL drivers for the Altera Avalon FIFO support only 32-bit data width.
        If you connect this FIFO to a Nios II CPU, you will need to access the registers directly.
Warning: de2i_150_qsys.pcie_ip: pcie_ip.powerdown must be exported, or connected to a matching conduit.
Warning: de2i_150_qsys.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver
Info: de2i_150_qsys: Generating de2i_150_qsys "de2i_150_qsys" for QUARTUS_SYNTH
Info: pcie_ip: "de2i_150_qsys" instantiated altera_pcie_hard_ip "pcie_ip"
Info: sgdma: Starting RTL generation for module 'de2i_150_qsys_sgdma'
Info: sgdma:   Generation command is [exec /home/luisardila/altera/14.0/quartus/linux64/perl/bin/perl -I /home/luisardila/altera/14.0/quartus/linux64/perl/lib -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin/europa -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin/perl_lib -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin -I /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=de2i_150_qsys_sgdma --dir=/tmp/alt6705_8217494984809973340.dir/0098_sgdma_gen/ --quartus_dir=/home/luisardila/altera/14.0/quartus --verilog --config=/tmp/alt6705_8217494984809973340.dir/0098_sgdma_gen//de2i_150_qsys_sgdma_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma: Done RTL generation for module 'de2i_150_qsys_sgdma'
Info: sgdma: "de2i_150_qsys" instantiated altera_avalon_sgdma "sgdma"
Info: fir_memory: Starting RTL generation for module 'de2i_150_qsys_fir_memory'
Info: fir_memory:   Generation command is [exec /home/luisardila/altera/14.0/quartus/linux64/perl/bin/perl -I /home/luisardila/altera/14.0/quartus/linux64/perl/lib -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin/europa -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin/perl_lib -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin -I /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de2i_150_qsys_fir_memory --dir=/tmp/alt6705_8217494984809973340.dir/0099_fir_memory_gen/ --quartus_dir=/home/luisardila/altera/14.0/quartus --verilog --config=/tmp/alt6705_8217494984809973340.dir/0099_fir_memory_gen//de2i_150_qsys_fir_memory_component_configuration.pl  --do_build_sim=0  ]
Info: fir_memory: Done RTL generation for module 'de2i_150_qsys_fir_memory'
Info: fir_memory: "de2i_150_qsys" instantiated altera_avalon_onchip_memory2 "fir_memory"
Info: led: Starting RTL generation for module 'de2i_150_qsys_led'
Info: led:   Generation command is [exec /home/luisardila/altera/14.0/quartus/linux64/perl/bin/perl -I /home/luisardila/altera/14.0/quartus/linux64/perl/lib -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin/europa -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin/perl_lib -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin -I /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de2i_150_qsys_led --dir=/tmp/alt6705_8217494984809973340.dir/0100_led_gen/ --quartus_dir=/home/luisardila/altera/14.0/quartus --verilog --config=/tmp/alt6705_8217494984809973340.dir/0100_led_gen//de2i_150_qsys_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'de2i_150_qsys_led'
Info: led: "de2i_150_qsys" instantiated altera_avalon_pio "led"
Info: button: Starting RTL generation for module 'de2i_150_qsys_button'
Info: button:   Generation command is [exec /home/luisardila/altera/14.0/quartus/linux64/perl/bin/perl -I /home/luisardila/altera/14.0/quartus/linux64/perl/lib -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin/europa -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin/perl_lib -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin -I /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de2i_150_qsys_button --dir=/tmp/alt6705_8217494984809973340.dir/0101_button_gen/ --quartus_dir=/home/luisardila/altera/14.0/quartus --verilog --config=/tmp/alt6705_8217494984809973340.dir/0101_button_gen//de2i_150_qsys_button_component_configuration.pl  --do_build_sim=0  ]
Info: button: Done RTL generation for module 'de2i_150_qsys_button'
Info: button: "de2i_150_qsys" instantiated altera_avalon_pio "button"
Info: fifo_memory: Starting RTL generation for module 'de2i_150_qsys_fifo_memory'
Info: fifo_memory:   Generation command is [exec /home/luisardila/altera/14.0/quartus/linux64/perl/bin/perl -I /home/luisardila/altera/14.0/quartus/linux64/perl/lib -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin/europa -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin/perl_lib -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin -I /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=de2i_150_qsys_fifo_memory --dir=/tmp/alt6705_8217494984809973340.dir/0102_fifo_memory_gen/ --quartus_dir=/home/luisardila/altera/14.0/quartus --verilog --config=/tmp/alt6705_8217494984809973340.dir/0102_fifo_memory_gen//de2i_150_qsys_fifo_memory_component_configuration.pl  --do_build_sim=0  ]
Info: fifo_memory: Done RTL generation for module 'de2i_150_qsys_fifo_memory'
Info: fifo_memory: "de2i_150_qsys" instantiated altera_avalon_fifo "fifo_memory"
Info: Interpo_4_0: Starting RTL generation for module 'de2i_150_qsys_Interpo_4_0'
Info: Interpo_4_0:   Generation command is [exec /home/luisardila/altera/14.0/quartus/linux64/perl/bin/perl -I /home/luisardila/altera/14.0/quartus/linux64/perl/lib -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin/europa -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin/perl_lib -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin -I /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de2i_150_qsys_Interpo_4_0 --dir=/tmp/alt6705_8217494984809973340.dir/0103_Interpo_4_0_gen/ --quartus_dir=/home/luisardila/altera/14.0/quartus --verilog --config=/tmp/alt6705_8217494984809973340.dir/0103_Interpo_4_0_gen//de2i_150_qsys_Interpo_4_0_component_configuration.pl  --do_build_sim=0  ]
Info: Interpo_4_0: Done RTL generation for module 'de2i_150_qsys_Interpo_4_0'
Info: Interpo_4_0: "de2i_150_qsys" instantiated altera_avalon_onchip_memory2 "Interpo_4_0"
Info: Interpo_5_0: Starting RTL generation for module 'de2i_150_qsys_Interpo_5_0'
Info: Interpo_5_0:   Generation command is [exec /home/luisardila/altera/14.0/quartus/linux64/perl/bin/perl -I /home/luisardila/altera/14.0/quartus/linux64/perl/lib -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin/europa -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin/perl_lib -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin -I /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de2i_150_qsys_Interpo_5_0 --dir=/tmp/alt6705_8217494984809973340.dir/0104_Interpo_5_0_gen/ --quartus_dir=/home/luisardila/altera/14.0/quartus --verilog --config=/tmp/alt6705_8217494984809973340.dir/0104_Interpo_5_0_gen//de2i_150_qsys_Interpo_5_0_component_configuration.pl  --do_build_sim=0  ]
Info: Interpo_5_0: Done RTL generation for module 'de2i_150_qsys_Interpo_5_0'
Info: Interpo_5_0: "de2i_150_qsys" instantiated altera_avalon_onchip_memory2 "Interpo_5_0"
Info: Interpo_5_1: Starting RTL generation for module 'de2i_150_qsys_Interpo_5_1'
Info: Interpo_5_1:   Generation command is [exec /home/luisardila/altera/14.0/quartus/linux64/perl/bin/perl -I /home/luisardila/altera/14.0/quartus/linux64/perl/lib -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin/europa -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin/perl_lib -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin -I /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de2i_150_qsys_Interpo_5_1 --dir=/tmp/alt6705_8217494984809973340.dir/0105_Interpo_5_1_gen/ --quartus_dir=/home/luisardila/altera/14.0/quartus --verilog --config=/tmp/alt6705_8217494984809973340.dir/0105_Interpo_5_1_gen//de2i_150_qsys_Interpo_5_1_component_configuration.pl  --do_build_sim=0  ]
Info: Interpo_5_1: Done RTL generation for module 'de2i_150_qsys_Interpo_5_1'
Info: Interpo_5_1: "de2i_150_qsys" instantiated altera_avalon_onchip_memory2 "Interpo_5_1"
Info: Interpo_5_2: Starting RTL generation for module 'de2i_150_qsys_Interpo_5_2'
Info: Interpo_5_2:   Generation command is [exec /home/luisardila/altera/14.0/quartus/linux64/perl/bin/perl -I /home/luisardila/altera/14.0/quartus/linux64/perl/lib -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin/europa -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin/perl_lib -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin -I /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de2i_150_qsys_Interpo_5_2 --dir=/tmp/alt6705_8217494984809973340.dir/0106_Interpo_5_2_gen/ --quartus_dir=/home/luisardila/altera/14.0/quartus --verilog --config=/tmp/alt6705_8217494984809973340.dir/0106_Interpo_5_2_gen//de2i_150_qsys_Interpo_5_2_component_configuration.pl  --do_build_sim=0  ]
Info: Interpo_5_2: Done RTL generation for module 'de2i_150_qsys_Interpo_5_2'
Info: Interpo_5_2: "de2i_150_qsys" instantiated altera_avalon_onchip_memory2 "Interpo_5_2"
Info: Interpo_5_3: Starting RTL generation for module 'de2i_150_qsys_Interpo_5_3'
Info: Interpo_5_3:   Generation command is [exec /home/luisardila/altera/14.0/quartus/linux64/perl/bin/perl -I /home/luisardila/altera/14.0/quartus/linux64/perl/lib -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin/europa -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin/perl_lib -I /home/luisardila/altera/14.0/quartus/sopc_builder/bin -I /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/luisardila/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de2i_150_qsys_Interpo_5_3 --dir=/tmp/alt6705_8217494984809973340.dir/0107_Interpo_5_3_gen/ --quartus_dir=/home/luisardila/altera/14.0/quartus --verilog --config=/tmp/alt6705_8217494984809973340.dir/0107_Interpo_5_3_gen//de2i_150_qsys_Interpo_5_3_component_configuration.pl  --do_build_sim=0  ]
Info: Interpo_5_3: Done RTL generation for module 'de2i_150_qsys_Interpo_5_3'
Info: Interpo_5_3: "de2i_150_qsys" instantiated altera_avalon_onchip_memory2 "Interpo_5_3"
Info: mm_interconnect_0: "de2i_150_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "de2i_150_qsys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "de2i_150_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "de2i_150_qsys" instantiated altera_reset_controller "rst_controller"
Info: pcie_internal_hip: "pcie_ip" instantiated altera_pcie_internal_hard_ip_qsys "pcie_internal_hip"
Info: altgx_internal: Family: Cyclone IV GX
Info: altgx_internal: Subprotocol: Gen 1-x1
Info: altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily="Cyclone IV GX"  wiz_subprotocol="Gen 1-x1"  OPTIONAL_FILES=NONE de2i_150_qsys_pcie_ip_altgx_internal.v
Info: altgx_internal: "pcie_ip" instantiated altera_pcie_internal_altgx "altgx_internal"
Info: reset_controller_internal: "pcie_ip" instantiated altera_pcie_internal_reset_controller_qsys "reset_controller_internal"
Info: pipe_interface_internal: "pcie_ip" instantiated altera_pcie_internal_pipe_interface_qsys "pipe_interface_internal"
Info: pcie_ip_bar1_0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "pcie_ip_bar1_0_translator"
Info: fir_memory_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "fir_memory_s1_translator"
Info: pcie_ip_bar1_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "pcie_ip_bar1_0_agent"
Info: fir_memory_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "fir_memory_s1_agent"
Info: fir_memory_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "fir_memory_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: router_016: "mm_interconnect_0" instantiated altera_merlin_router "router_016"
Info: pcie_ip_bar1_0_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "pcie_ip_bar1_0_limiter"
Info: Reusing file /home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: fir_memory_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "fir_memory_s1_burst_adapter"
Info: Reusing file /home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file /home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_011: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_011"
Info: Reusing file /home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_demux_011: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_011"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file /home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: pcie_ip_bar1_0_to_fir_memory_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "pcie_ip_bar1_0_to_fir_memory_s1_cmd_width_adapter"
Info: Reusing file /home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: de2i_150_qsys: Done "de2i_150_qsys" with 57 modules, 101 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
