{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725409440490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725409440490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 03 21:24:00 2024 " "Processing started: Tue Sep 03 21:24:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725409440490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409440490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off atv07 -c atv07 " "Command: quartus_map --read_settings_files=on --write_settings_files=off atv07 -c atv07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409440490 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725409440679 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725409440679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura " "Found entity 1: Arquitetura" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/Arquitetura.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409446752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409446752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.v 1 1 " "Found 1 design units, including 1 entities, in source file entrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entrada " "Found entity 1: Entrada" {  } { { "Entrada.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/Entrada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409446752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409446752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.v 1 1 " "Found 1 design units, including 1 entities, in source file sistema.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema " "Found entity 1: Sistema" {  } { { "Sistema.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/Sistema.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409446752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409446752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409446752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409446752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circletracker.v 1 1 " "Found 1 design units, including 1 entities, in source file circletracker.v" { { "Info" "ISGN_ENTITY_NAME" "1 CircleTracker " "Found entity 1: CircleTracker" {  } { { "CircleTracker.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/CircleTracker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409446752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409446752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradorvertical.v 1 1 " "Found 1 design units, including 1 entities, in source file geradorvertical.v" { { "Info" "ISGN_ENTITY_NAME" "1 GeradorVertical " "Found entity 1: GeradorVertical" {  } { { "GeradorVertical.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorVertical.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409446752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409446752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradorsync.v 1 1 " "Found 1 design units, including 1 entities, in source file geradorsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 GeradorSync " "Found entity 1: GeradorSync" {  } { { "GeradorSync.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorSync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409446752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409446752 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "GeradorImagem.v(42) " "Verilog HDL information at GeradorImagem.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1725409446752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradorimagem.v 1 1 " "Found 1 design units, including 1 entities, in source file geradorimagem.v" { { "Info" "ISGN_ENTITY_NAME" "1 GeradorImagem " "Found entity 1: GeradorImagem" {  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409446752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409446752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradorhorizontal.v 1 1 " "Found 1 design units, including 1 entities, in source file geradorhorizontal.v" { { "Info" "ISGN_ENTITY_NAME" "1 GeradorHorizontal " "Found entity 1: GeradorHorizontal" {  } { { "GeradorHorizontal.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorHorizontal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409446768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409446768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "geradorcontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file geradorcontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 GeradorControle " "Found entity 1: GeradorControle" {  } { { "GeradorControle.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorControle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409446768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409446768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409446768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409446768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlevga.v 1 1 " "Found 1 design units, including 1 entities, in source file controlevga.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControleVGA " "Found entity 1: ControleVGA" {  } { { "ControleVGA.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/ControleVGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409446768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409446768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorlinha.v 1 1 " "Found 1 design units, including 1 entities, in source file contadorlinha.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorLinha " "Found entity 1: ContadorLinha" {  } { { "ContadorLinha.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/ContadorLinha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409446768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409446768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorcoluna.v 1 1 " "Found 1 design units, including 1 entities, in source file contadorcoluna.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorColuna " "Found entity 1: ContadorColuna" {  } { { "ContadorColuna.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/ContadorColuna.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409446768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409446768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arquitetura " "Elaborating entity \"Arquitetura\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725409446794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrada Entrada:inst01 " "Elaborating entity \"Entrada\" for hierarchy \"Entrada:inst01\"" {  } { { "Arquitetura.v" "inst01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/Arquitetura.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409446794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema Sistema:inst02 " "Elaborating entity \"Sistema\" for hierarchy \"Sistema:inst02\"" {  } { { "Arquitetura.v" "inst02" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/Arquitetura.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409446794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircleTracker Sistema:inst02\|CircleTracker:CT01 " "Elaborating entity \"CircleTracker\" for hierarchy \"Sistema:inst02\|CircleTracker:CT01\"" {  } { { "Sistema.v" "CT01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/Sistema.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409446794 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CircleTracker.v(21) " "Verilog HDL assignment warning at CircleTracker.v(21): truncated value with size 32 to match size of target (9)" {  } { { "CircleTracker.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/CircleTracker.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725409446794 "|Arquitetura|Sistema:inst02|CircleTracker:CT01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CircleTracker.v(25) " "Verilog HDL assignment warning at CircleTracker.v(25): truncated value with size 32 to match size of target (9)" {  } { { "CircleTracker.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/CircleTracker.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725409446794 "|Arquitetura|Sistema:inst02|CircleTracker:CT01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CircleTracker.v(29) " "Verilog HDL assignment warning at CircleTracker.v(29): truncated value with size 32 to match size of target (10)" {  } { { "CircleTracker.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/CircleTracker.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725409446794 "|Arquitetura|Sistema:inst02|CircleTracker:CT01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CircleTracker.v(33) " "Verilog HDL assignment warning at CircleTracker.v(33): truncated value with size 32 to match size of target (10)" {  } { { "CircleTracker.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/CircleTracker.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725409446794 "|Arquitetura|Sistema:inst02|CircleTracker:CT01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD " "Elaborating entity \"ClockDivider\" for hierarchy \"Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\"" {  } { { "CircleTracker.v" "CD" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/CircleTracker.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409446800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleVGA Sistema:inst02\|ControleVGA:CVGA01 " "Elaborating entity \"ControleVGA\" for hierarchy \"Sistema:inst02\|ControleVGA:CVGA01\"" {  } { { "Sistema.v" "CVGA01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/Sistema.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409446800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeradorControle Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC " "Elaborating entity \"GeradorControle\" for hierarchy \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\"" {  } { { "ControleVGA.v" "gC" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/ControleVGA.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409446800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF " "Elaborating entity \"Counter\" for hierarchy \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\"" {  } { { "GeradorControle.v" "gF" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorControle.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409446800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeradorSync Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS " "Elaborating entity \"GeradorSync\" for hierarchy \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\"" {  } { { "GeradorControle.v" "gS" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorControle.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409446800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeradorHorizontal Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH " "Elaborating entity \"GeradorHorizontal\" for hierarchy \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\"" {  } { { "GeradorSync.v" "gH" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorSync.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409446800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeradorVertical Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorVertical:gV " "Elaborating entity \"GeradorVertical\" for hierarchy \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorVertical:gV\"" {  } { { "GeradorSync.v" "gV" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorSync.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409446800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeradorImagem Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI " "Elaborating entity \"GeradorImagem\" for hierarchy \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\"" {  } { { "ControleVGA.v" "gI" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/ControleVGA.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409446800 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RowInferior GeradorImagem.v(18) " "Verilog HDL or VHDL warning at GeradorImagem.v(18): object \"RowInferior\" assigned a value but never read" {  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725409446800 "|Arquitetura|Sistema:inst02|ControleVGA:CVGA01|GeradorImagem:gI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RowSuperior GeradorImagem.v(18) " "Verilog HDL or VHDL warning at GeradorImagem.v(18): object \"RowSuperior\" assigned a value but never read" {  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725409446800 "|Arquitetura|Sistema:inst02|ControleVGA:CVGA01|GeradorImagem:gI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ColInferior GeradorImagem.v(19) " "Verilog HDL or VHDL warning at GeradorImagem.v(19): object \"ColInferior\" assigned a value but never read" {  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725409446800 "|Arquitetura|Sistema:inst02|ControleVGA:CVGA01|GeradorImagem:gI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ColSuperior GeradorImagem.v(19) " "Verilog HDL or VHDL warning at GeradorImagem.v(19): object \"ColSuperior\" assigned a value but never read" {  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725409446800 "|Arquitetura|Sistema:inst02|ControleVGA:CVGA01|GeradorImagem:gI"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_diff GeradorImagem.v(42) " "Verilog HDL Always Construct warning at GeradorImagem.v(42): inferring latch(es) for variable \"x_diff\", which holds its previous value in one or more paths through the always construct" {  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725409446800 "|Arquitetura|Sistema:inst02|ControleVGA:CVGA01|GeradorImagem:gI"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_diff GeradorImagem.v(42) " "Verilog HDL Always Construct warning at GeradorImagem.v(42): inferring latch(es) for variable \"y_diff\", which holds its previous value in one or more paths through the always construct" {  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725409446800 "|Arquitetura|Sistema:inst02|ControleVGA:CVGA01|GeradorImagem:gI"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CircleEquation GeradorImagem.v(42) " "Verilog HDL Always Construct warning at GeradorImagem.v(42): inferring latch(es) for variable \"CircleEquation\", which holds its previous value in one or more paths through the always construct" {  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725409446800 "|Arquitetura|Sistema:inst02|ControleVGA:CVGA01|GeradorImagem:gI"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RadiusSquared GeradorImagem.v(42) " "Verilog HDL Always Construct warning at GeradorImagem.v(42): inferring latch(es) for variable \"RadiusSquared\", which holds its previous value in one or more paths through the always construct" {  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725409446800 "|Arquitetura|Sistema:inst02|ControleVGA:CVGA01|GeradorImagem:gI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorLinha Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorLinha:contLinha " "Elaborating entity \"ContadorLinha\" for hierarchy \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorLinha:contLinha\"" {  } { { "GeradorImagem.v" "contLinha" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409446800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorColuna Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorColuna:contColuna " "Elaborating entity \"ContadorColuna\" for hierarchy \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorColuna:contColuna\"" {  } { { "GeradorImagem.v" "contColuna" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409446815 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|Mult1\"" {  } { { "GeradorImagem.v" "Mult1" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1725409446999 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|Mult0\"" {  } { { "GeradorImagem.v" "Mult0" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1725409446999 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1725409446999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|lpm_mult:Mult1\"" {  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409447020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|lpm_mult:Mult1 " "Instantiated megafunction \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409447020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409447020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409447020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409447020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409447020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409447020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409447020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409447020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409447020 ""}  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725409447020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_eat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_eat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_eat " "Found entity 1: mult_eat" {  } { { "db/mult_eat.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/db/mult_eat.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409447051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409447051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|lpm_mult:Mult0\"" {  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409447051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|lpm_mult:Mult0 " "Instantiated megafunction \"Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409447051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409447051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409447051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409447051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409447051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409447051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409447051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409447051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725409447051 ""}  } { { "GeradorImagem.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorImagem.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725409447051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_oct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_oct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_oct " "Found entity 1: mult_oct" {  } { { "db/mult_oct.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/db/mult_oct.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725409447083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409447083 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "syncVGA GND " "Pin \"syncVGA\" is stuck at GND" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/Arquitetura.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725409447271 "|Arquitetura|syncVGA"} { "Warning" "WMLS_MLS_STUCK_PIN" "blankVGA VCC " "Pin \"blankVGA\" is stuck at VCC" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/Arquitetura.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725409447271 "|Arquitetura|blankVGA"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1725409447271 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725409447334 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/welly/Documents/GitHub/LT39A/pratica07/output_files/atv07.map.smsg " "Generated suppressed messages file C:/Users/welly/Documents/GitHub/LT39A/pratica07/output_files/atv07.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409447632 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725409447695 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725409447695 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "323 " "Implemented 323 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725409447736 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725409447736 ""} { "Info" "ICUT_CUT_TM_LCELLS" "286 " "Implemented 286 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725409447736 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1725409447736 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725409447736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725409447742 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 03 21:24:07 2024 " "Processing ended: Tue Sep 03 21:24:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725409447742 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725409447742 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725409447742 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725409447742 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1725409448700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725409448700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 03 21:24:08 2024 " "Processing started: Tue Sep 03 21:24:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725409448700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1725409448700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off atv07 -c atv07 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off atv07 -c atv07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1725409448700 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1725409448748 ""}
{ "Info" "0" "" "Project  = atv07" {  } {  } 0 0 "Project  = atv07" 0 0 "Fitter" 0 0 1725409448748 ""}
{ "Info" "0" "" "Revision = atv07" {  } {  } 0 0 "Revision = atv07" 0 0 "Fitter" 0 0 1725409448748 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1725409448795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1725409448795 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "atv07 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"atv07\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1725409448810 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1725409448842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1725409448842 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1725409449087 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1725409449094 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725409449141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725409449141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725409449141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725409449141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725409449141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725409449141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725409449141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725409449141 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725409449141 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1725409449141 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica07/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725409449141 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica07/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725409449141 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica07/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725409449141 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica07/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725409449141 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica07/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725409449141 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1725409449141 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1725409449141 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "atv07.sdc " "Synopsys Design Constraints File file not found: 'atv07.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1725409449801 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1725409449801 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1725409449817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1725409449817 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1725409449817 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1725409449832 ""}  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/Arquitetura.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica07/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1725409449832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25  " "Automatically promoted node Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1725409449832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25~0 " "Destination node Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25~0" {  } { { "Counter.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/Counter.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica07/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725409449832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk25~output " "Destination node clk25~output" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/Arquitetura.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica07/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725409449832 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1725409449832 ""}  } { { "Counter.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/Counter.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica07/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1725409449832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\|Hsync  " "Automatically promoted node Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\|Hsync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1725409449832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorColuna:contColuna\|col\[0\] " "Destination node Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorColuna:contColuna\|col\[0\]" {  } { { "ContadorColuna.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/ContadorColuna.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica07/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725409449832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorColuna:contColuna\|col\[9\] " "Destination node Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorColuna:contColuna\|col\[9\]" {  } { { "ContadorColuna.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/ContadorColuna.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica07/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725409449832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorColuna:contColuna\|col\[8\] " "Destination node Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorColuna:contColuna\|col\[8\]" {  } { { "ContadorColuna.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/ContadorColuna.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica07/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725409449832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorColuna:contColuna\|col\[7\] " "Destination node Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorColuna:contColuna\|col\[7\]" {  } { { "ContadorColuna.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/ContadorColuna.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica07/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725409449832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorColuna:contColuna\|col\[6\] " "Destination node Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorColuna:contColuna\|col\[6\]" {  } { { "ContadorColuna.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/ContadorColuna.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica07/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725409449832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorColuna:contColuna\|col\[5\] " "Destination node Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorColuna:contColuna\|col\[5\]" {  } { { "ContadorColuna.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/ContadorColuna.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica07/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725409449832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorColuna:contColuna\|col\[4\] " "Destination node Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorColuna:contColuna\|col\[4\]" {  } { { "ContadorColuna.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/ContadorColuna.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica07/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725409449832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorColuna:contColuna\|col\[3\] " "Destination node Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorColuna:contColuna\|col\[3\]" {  } { { "ContadorColuna.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/ContadorColuna.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica07/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725409449832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorColuna:contColuna\|col\[2\] " "Destination node Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorColuna:contColuna\|col\[2\]" {  } { { "ContadorColuna.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/ContadorColuna.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica07/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725409449832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorColuna:contColuna\|col\[1\] " "Destination node Sistema:inst02\|ControleVGA:CVGA01\|GeradorImagem:gI\|ContadorColuna:contColuna\|col\[1\]" {  } { { "ContadorColuna.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/ContadorColuna.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica07/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725409449832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1725409449832 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1725409449832 ""}  } { { "GeradorHorizontal.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/GeradorHorizontal.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica07/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1725409449832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz  " "Automatically promoted node Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1725409449832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz~0 " "Destination node Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz~0" {  } { { "ClockDivider.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/ClockDivider.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica07/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1725409449832 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1725409449832 ""}  } { { "ClockDivider.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica07/ClockDivider.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica07/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1725409449832 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1725409449989 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1725409449989 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1725409449989 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1725409450005 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1725409450005 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1725409450005 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1725409450005 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1725409450005 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1725409450005 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725409450068 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1725409450068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1725409451451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725409451545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1725409451561 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1725409454728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725409454728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1725409454901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X69_Y61 X80_Y73 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X69_Y61 to location X80_Y73" {  } { { "loc" "" { Generic "C:/Users/welly/Documents/GitHub/LT39A/pratica07/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X69_Y61 to location X80_Y73"} { { 12 { 0 ""} 69 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1725409456929 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1725409456929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1725409457510 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1725409457510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725409457510 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1725409457604 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1725409457604 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1725409457777 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1725409457777 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1725409457919 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725409458186 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/welly/Documents/GitHub/LT39A/pratica07/output_files/atv07.fit.smsg " "Generated suppressed messages file C:/Users/welly/Documents/GitHub/LT39A/pratica07/output_files/atv07.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1725409458437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5829 " "Peak virtual memory: 5829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725409458636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 03 21:24:18 2024 " "Processing ended: Tue Sep 03 21:24:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725409458636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725409458636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725409458636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1725409458636 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1725409459475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725409459475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 03 21:24:19 2024 " "Processing started: Tue Sep 03 21:24:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725409459475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1725409459475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off atv07 -c atv07 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off atv07 -c atv07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1725409459475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1725409459648 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1725409461502 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1725409461565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725409461786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 03 21:24:21 2024 " "Processing ended: Tue Sep 03 21:24:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725409461786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725409461786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725409461786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1725409461786 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1725409462367 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1725409462712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725409462712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 03 21:24:22 2024 " "Processing started: Tue Sep 03 21:24:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725409462712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409462712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta atv07 -c atv07 " "Command: quartus_sta atv07 -c atv07" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409462712 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1725409462775 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409462854 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409462854 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409462896 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409462896 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "atv07.sdc " "Synopsys Design Constraints File file not found: 'atv07.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463200 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463200 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\|Hsync Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\|Hsync " "create_clock -period 1.000 -name Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\|Hsync Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\|Hsync" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1725409463200 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25 " "create_clock -period 1.000 -name Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1725409463200 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50 clk50 " "create_clock -period 1.000 -name clk50 clk50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1725409463200 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz " "create_clock -period 1.000 -name Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1725409463200 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463200 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463200 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463200 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1725409463200 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1725409463216 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1725409463231 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.464 " "Worst-case setup slack is -3.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.464             -37.766 clk50  " "   -3.464             -37.766 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.969             -31.649 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25  " "   -2.969             -31.649 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.959             -49.761 Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz  " "   -2.959             -49.761 Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.775             -25.143 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\|Hsync  " "   -1.775             -25.143 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25  " "    0.387               0.000 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz  " "    0.403               0.000 Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\|Hsync  " "    0.404               0.000 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 clk50  " "    0.407               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463241 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.555 clk50  " "   -3.000             -32.555 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -28.270 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25  " "   -1.285             -28.270 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -26.985 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\|Hsync  " "   -1.285             -26.985 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -24.415 Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz  " "   -1.285             -24.415 Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463241 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1725409463289 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463295 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463467 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463499 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1725409463499 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.131 " "Worst-case setup slack is -3.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.131             -31.721 clk50  " "   -3.131             -31.721 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.664             -26.862 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25  " "   -2.664             -26.862 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.563             -43.278 Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz  " "   -2.563             -43.278 Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.488             -20.696 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\|Hsync  " "   -1.488             -20.696 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25  " "    0.340               0.000 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\|Hsync  " "    0.353               0.000 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz  " "    0.354               0.000 Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 clk50  " "    0.364               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463515 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463515 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.555 clk50  " "   -3.000             -32.555 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -28.270 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25  " "   -1.285             -28.270 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -26.985 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\|Hsync  " "   -1.285             -26.985 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -24.415 Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz  " "   -1.285             -24.415 Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463515 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1725409463578 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463635 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1725409463635 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.282 " "Worst-case setup slack is -1.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.282              -7.725 clk50  " "   -1.282              -7.725 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.970              -8.856 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25  " "   -0.970              -8.856 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.919             -14.388 Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz  " "   -0.919             -14.388 Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343              -2.110 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\|Hsync  " "   -0.343              -2.110 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25  " "    0.174               0.000 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz  " "    0.182               0.000 Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\|Hsync  " "    0.182               0.000 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 clk50  " "    0.188               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463641 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463656 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -27.445 clk50  " "   -3.000             -27.445 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -22.000 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25  " "   -1.000             -22.000 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|Counter:gF\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\|Hsync  " "   -1.000             -21.000 Sistema:inst02\|ControleVGA:CVGA01\|GeradorControle:gC\|GeradorSync:gS\|GeradorHorizontal:gH\|Hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -19.000 Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz  " "   -1.000             -19.000 Sistema:inst02\|CircleTracker:CT01\|ClockDivider:CD\|clk20Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725409463656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463656 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409463997 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409464002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725409464065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 03 21:24:24 2024 " "Processing ended: Tue Sep 03 21:24:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725409464065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725409464065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725409464065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409464065 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1725409464941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725409464957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 03 21:24:24 2024 " "Processing started: Tue Sep 03 21:24:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725409464957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1725409464957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off atv07 -c atv07 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off atv07 -c atv07" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1725409464957 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1725409465208 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "atv07_7_1200mv_85c_slow.vo C:/Users/welly/Documents/GitHub/LT39A/pratica07/simulation/modelsim/ simulation " "Generated file atv07_7_1200mv_85c_slow.vo in folder \"C:/Users/welly/Documents/GitHub/LT39A/pratica07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725409465319 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "atv07_7_1200mv_0c_slow.vo C:/Users/welly/Documents/GitHub/LT39A/pratica07/simulation/modelsim/ simulation " "Generated file atv07_7_1200mv_0c_slow.vo in folder \"C:/Users/welly/Documents/GitHub/LT39A/pratica07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725409465350 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "atv07_min_1200mv_0c_fast.vo C:/Users/welly/Documents/GitHub/LT39A/pratica07/simulation/modelsim/ simulation " "Generated file atv07_min_1200mv_0c_fast.vo in folder \"C:/Users/welly/Documents/GitHub/LT39A/pratica07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725409465391 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "atv07.vo C:/Users/welly/Documents/GitHub/LT39A/pratica07/simulation/modelsim/ simulation " "Generated file atv07.vo in folder \"C:/Users/welly/Documents/GitHub/LT39A/pratica07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725409465428 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "atv07_7_1200mv_85c_v_slow.sdo C:/Users/welly/Documents/GitHub/LT39A/pratica07/simulation/modelsim/ simulation " "Generated file atv07_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/welly/Documents/GitHub/LT39A/pratica07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725409465460 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "atv07_7_1200mv_0c_v_slow.sdo C:/Users/welly/Documents/GitHub/LT39A/pratica07/simulation/modelsim/ simulation " "Generated file atv07_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/welly/Documents/GitHub/LT39A/pratica07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725409465486 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "atv07_min_1200mv_0c_v_fast.sdo C:/Users/welly/Documents/GitHub/LT39A/pratica07/simulation/modelsim/ simulation " "Generated file atv07_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/welly/Documents/GitHub/LT39A/pratica07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725409465507 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "atv07_v.sdo C:/Users/welly/Documents/GitHub/LT39A/pratica07/simulation/modelsim/ simulation " "Generated file atv07_v.sdo in folder \"C:/Users/welly/Documents/GitHub/LT39A/pratica07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725409465539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725409465570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 03 21:24:25 2024 " "Processing ended: Tue Sep 03 21:24:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725409465570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725409465570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725409465570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1725409465570 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus Prime Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1725409466177 ""}
