Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Jan  5 01:12:31 2024
| Host         : binhkieudo-ASUS running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_drc -file Arty100THarness_drc_routed.rpt -pb Arty100THarness_drc_routed.pb -rpx Arty100THarness_drc_routed.rpx
| Design       : Arty100THarness
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 88
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| DPOP-1    | Warning  | PREG Output pipelining                         | 6          |
| DPOP-2    | Warning  | MREG Output pipelining                         | 6          |
| PDCN-1569 | Warning  | LUT equation term check                        | 3          |
| PLIO-6    | Warning  | Placement Constraints Check for IO constraints | 32         |
| REQP-1617 | Warning  | use_IOB_register                               | 32         |
| REQP-1709 | Warning  | Clock output buffering                         | 1          |
| RPBF-3    | Warning  | IO port buffering is incomplete                | 7          |
| RTSTAT-10 | Warning  | No routable loads                              | 1          |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPOP-1#1 Warning
PREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__0 output chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__2 output chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__4 output chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__5 output chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__7 output chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8 output chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__0 multiplier stage chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__2 multiplier stage chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__4 multiplier stage chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__5 multiplier stage chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__7 multiplier stage chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8 multiplier stage chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_GEN0__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

PDCN-1569#1 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#2 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A1))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#3 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A1))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PLIO-6#1 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#2 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[10]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#3 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[11]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#4 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[12]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#5 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[13]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#6 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[14]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#7 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[15]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#8 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[1]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#9 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[2]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#10 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[3]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#11 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[4]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#12 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[5]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#13 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[6]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#14 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[7]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#15 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[8]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#16 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[9]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#17 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[0]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#18 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[10]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#19 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[11]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#20 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[12]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#21 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[13]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#22 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[14]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#23 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[15]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#24 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[1]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#25 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[2]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#26 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[3]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#27 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[4]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#28 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[5]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#29 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[6]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#30 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[7]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#31 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[8]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

PLIO-6#32 Warning
Placement Constraints Check for IO constraints  
Invalid constraint on register chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[9]. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Related violations: <none>

REQP-1617#1 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[0] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#2 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[10] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#3 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[11] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#4 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[12] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#5 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[13] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#6 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[14] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#7 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[15] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#8 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[1] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#9 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[2] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#10 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[3] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#11 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[4] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#12 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[5] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#13 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[6] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#14 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[7] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#15 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[8] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#16 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[9] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#17 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[0] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#18 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[10] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#19 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[11] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#20 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[12] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#21 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[13] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#22 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[14] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#23 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[15] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#24 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[1] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#25 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[2] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#26 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[3] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#27 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[4] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#28 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[5] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#29 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[6] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#30 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[7] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#31 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[8] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1617#32 Warning
use_IOB_register  
The FDRE cell chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[9] has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>

REQP-1709#1 Warning
Clock output buffering  
PLLE2_ADV connectivity violation. The signal mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/pll_clk3_out on the mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of mig/island/blackbox/u_arty100tmig_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
Related violations: <none>

RPBF-3#1 Warning
IO port buffering is incomplete  
Device port jtag_jtag_TCK expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#2 Warning
IO port buffering is incomplete  
Device port jtag_jtag_TDO expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#3 Warning
IO port buffering is incomplete  
Device port sdcard_spi_clk expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#4 Warning
IO port buffering is incomplete  
Device port sdcard_spi_cs expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#5 Warning
IO port buffering is incomplete  
Device port sdcard_spi_dat_3 expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#6 Warning
IO port buffering is incomplete  
Device port uart_rxd expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#7 Warning
IO port buffering is incomplete  
Device port uart_txd expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS,
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0]
 (the first 15 of 23 listed nets/buses).
Related violations: <none>


