#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jan  1 23:10:55 2024
# Process ID: 41276
# Current directory: D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24516 D:\self_learning\PYNQ_Z2\prjs\ov5640_mnist\ov5640_mnist.xpr
# Log file: D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/vivado.log
# Journal file: D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.xpr
update_compile_order -fileset sources_1
generate_target all [get_files  D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_red_block_mnist_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 system_red_block_mnist_0_0_synth_1
export_simulation -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.srcs/sources_1/bd/system/system.bd] -directory D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.ip_user_files/sim_scripts -ip_user_files_dir D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.ip_user_files -ipstatic_source_dir D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.cache/compile_simlib/modelsim} {questa=D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.cache/compile_simlib/questa} {riviera=D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.cache/compile_simlib/riviera} {activehdl=D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.srcs/sources_1/bd/system/system.bd] -directory D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.ip_user_files/sim_scripts -ip_user_files_dir D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.ip_user_files -ipstatic_source_dir D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.cache/compile_simlib/modelsim} {questa=D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.cache/compile_simlib/questa} {riviera=D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.cache/compile_simlib/riviera} {activehdl=D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list system_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 24 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {system_i/red_block_mnist_0/inst/red_block_inst/cmos_d_o[0]} {system_i/red_block_mnist_0/inst/red_block_inst/cmos_d_o[1]} {system_i/red_block_mnist_0/inst/red_block_inst/cmos_d_o[2]} {system_i/red_block_mnist_0/inst/red_block_inst/cmos_d_o[3]} {system_i/red_block_mnist_0/inst/red_block_inst/cmos_d_o[4]} {system_i/red_block_mnist_0/inst/red_block_inst/cmos_d_o[5]} {system_i/red_block_mnist_0/inst/red_block_inst/cmos_d_o[6]} {system_i/red_block_mnist_0/inst/red_block_inst/cmos_d_o[7]} {system_i/red_block_mnist_0/inst/red_block_inst/cmos_d_o[8]} {system_i/red_block_mnist_0/inst/red_block_inst/cmos_d_o[9]} {system_i/red_block_mnist_0/inst/red_block_inst/cmos_d_o[10]} {system_i/red_block_mnist_0/inst/red_block_inst/cmos_d_o[11]} {system_i/red_block_mnist_0/inst/red_block_inst/cmos_d_o[12]} {system_i/red_block_mnist_0/inst/red_block_inst/cmos_d_o[13]} {system_i/red_block_mnist_0/inst/red_block_inst/cmos_d_o[14]} {system_i/red_block_mnist_0/inst/red_block_inst/cmos_d_o[15]} {system_i/red_block_mnist_0/inst/red_block_inst/cmos_d_o[16]} {system_i/red_block_mnist_0/inst/red_block_inst/cmos_d_o[17]} {system_i/red_block_mnist_0/inst/red_block_inst/cmos_d_o[18]} {system_i/red_block_mnist_0/inst/red_block_inst/cmos_d_o[19]} {system_i/red_block_mnist_0/inst/red_block_inst/cmos_d_o[20]} {system_i/red_block_mnist_0/inst/red_block_inst/cmos_d_o[21]} {system_i/red_block_mnist_0/inst/red_block_inst/cmos_d_o[22]} {system_i/red_block_mnist_0/inst/red_block_inst/cmos_d_o[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {system_i/red_block_mnist_0/inst/red_block_inst/h_cnt[0]} {system_i/red_block_mnist_0/inst/red_block_inst/h_cnt[1]} {system_i/red_block_mnist_0/inst/red_block_inst/h_cnt[2]} {system_i/red_block_mnist_0/inst/red_block_inst/h_cnt[3]} {system_i/red_block_mnist_0/inst/red_block_inst/h_cnt[4]} {system_i/red_block_mnist_0/inst/red_block_inst/h_cnt[5]} {system_i/red_block_mnist_0/inst/red_block_inst/h_cnt[6]} {system_i/red_block_mnist_0/inst/red_block_inst/h_cnt[7]} {system_i/red_block_mnist_0/inst/red_block_inst/h_cnt[8]} {system_i/red_block_mnist_0/inst/red_block_inst/h_cnt[9]} {system_i/red_block_mnist_0/inst/red_block_inst/h_cnt[10]} {system_i/red_block_mnist_0/inst/red_block_inst/h_cnt[11]} {system_i/red_block_mnist_0/inst/red_block_inst/h_cnt[12]} {system_i/red_block_mnist_0/inst/red_block_inst/h_cnt[13]} {system_i/red_block_mnist_0/inst/red_block_inst/h_cnt[14]} {system_i/red_block_mnist_0/inst/red_block_inst/h_cnt[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {system_i/red_block_mnist_0/inst/red_block_inst/v_cnt[0]} {system_i/red_block_mnist_0/inst/red_block_inst/v_cnt[1]} {system_i/red_block_mnist_0/inst/red_block_inst/v_cnt[2]} {system_i/red_block_mnist_0/inst/red_block_inst/v_cnt[3]} {system_i/red_block_mnist_0/inst/red_block_inst/v_cnt[4]} {system_i/red_block_mnist_0/inst/red_block_inst/v_cnt[5]} {system_i/red_block_mnist_0/inst/red_block_inst/v_cnt[6]} {system_i/red_block_mnist_0/inst/red_block_inst/v_cnt[7]} {system_i/red_block_mnist_0/inst/red_block_inst/v_cnt[8]} {system_i/red_block_mnist_0/inst/red_block_inst/v_cnt[9]} {system_i/red_block_mnist_0/inst/red_block_inst/v_cnt[10]} {system_i/red_block_mnist_0/inst/red_block_inst/v_cnt[11]} {system_i/red_block_mnist_0/inst/red_block_inst/v_cnt[12]} {system_i/red_block_mnist_0/inst/red_block_inst/v_cnt[13]} {system_i/red_block_mnist_0/inst/red_block_inst/v_cnt[14]} {system_i/red_block_mnist_0/inst/red_block_inst/v_cnt[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 6 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {system_i/red_block_mnist_0/inst/red_block_inst/f_cnt[0]} {system_i/red_block_mnist_0/inst/red_block_inst/f_cnt[1]} {system_i/red_block_mnist_0/inst/red_block_inst/f_cnt[2]} {system_i/red_block_mnist_0/inst/red_block_inst/f_cnt[3]} {system_i/red_block_mnist_0/inst/red_block_inst/f_cnt[4]} {system_i/red_block_mnist_0/inst/red_block_inst/f_cnt[5]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {system_i/mnist_0/inst/mnist_process/number_o[0]} {system_i/mnist_0/inst/mnist_process/number_o[1]} {system_i/mnist_0/inst/mnist_process/number_o[2]} {system_i/mnist_0/inst/mnist_process/number_o[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {system_i/mnist_0/inst/mnist_process/mnist_data[0]} {system_i/mnist_0/inst/mnist_process/mnist_data[1]} {system_i/mnist_0/inst/mnist_process/mnist_data[2]} {system_i/mnist_0/inst/mnist_process/mnist_data[3]} {system_i/mnist_0/inst/mnist_process/mnist_data[4]} {system_i/mnist_0/inst/mnist_process/mnist_data[5]} {system_i/mnist_0/inst/mnist_process/mnist_data[6]} {system_i/mnist_0/inst/mnist_process/mnist_data[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {system_i/mnist_0/inst/mnist_process/load_state[0]} {system_i/mnist_0/inst/mnist_process/load_state[1]} {system_i/mnist_0/inst/mnist_process/load_state[2]} {system_i/mnist_0/inst/mnist_process/load_state[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list system_i/red_block_mnist_0/inst/red_block_inst/cmos_href_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list system_i/red_block_mnist_0/inst/red_block_inst/cmos_vsync_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list system_i/mnist_0/inst/mnist_process/mnist_data_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list system_i/red_block_mnist_0/inst/red_block_inst/mnist_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list system_i/red_block_mnist_0/inst/red_block_inst/mnist_start ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list system_i/mnist_0/inst/mnist_process/number_val ]]
save_constraints
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.srcs/sources_1/bd/system/system.bd}
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes system_i/mnist_0/inst/mnist_process/number_val -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes u_ila_0_mnist_start -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
open_bd_design {D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.srcs/sources_1/bd/system/system.bd}
ipx::edit_ip_in_project -upgrade true -name red_block_mnist_v1_0_project -directory D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.tmp/red_block_mnist_v1_0_project d:/self_learning/PYNQ_Z2/prjs/ip_repo/red_block_mnist_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 21 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/self_learning/PYNQ_Z2/prjs/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:red_block_mnist:1.0 [get_ips  system_red_block_mnist_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_red_block_mnist_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_red_block_mnist_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 system_red_block_mnist_0_0_synth_1
export_simulation -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.srcs/sources_1/bd/system/system.bd] -directory D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.ip_user_files/sim_scripts -ip_user_files_dir D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.ip_user_files -ipstatic_source_dir D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.cache/compile_simlib/modelsim} {questa=D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.cache/compile_simlib/questa} {riviera=D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.cache/compile_simlib/riviera} {activehdl=D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
regenerate_bd_layout
validate_bd_design -force
save_bd_design
report_ip_status -name ip_status 
generate_target all [get_files  D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.srcs/sources_1/bd/system/system.bd] -directory D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.ip_user_files/sim_scripts -ip_user_files_dir D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.ip_user_files -ipstatic_source_dir D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.cache/compile_simlib/modelsim} {questa=D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.cache/compile_simlib/questa} {riviera=D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.cache/compile_simlib/riviera} {activehdl=D:/self_learning/PYNQ_Z2/prjs/ov5640_mnist/ov5640_mnist.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
