# VeriVerto
A RISC-V CPU 

# Progress
- [ ] ALU
    - [x] sum function
    - [x] and/or functions
    - [ ] sub function
    - [ ] barrel shifter
- [ ] Instruction memory
- [ ] Data memory
- [ ]

## Simulation (ModelSim CLI)
```bash
vsim -do sim/compile.do
vsim -do sim/run.do