.nf
.P Product Version     22.14    Cadence Design Systems, Inc. 
.fi
.TH readTSVConfig  22.14 "Fri Oct 06 02:12:27 2023" 
.SH Name \fBreadTSVConfig\fR \-  Imports 3D IC configuration files of the whole design, including the stack die configuration file, power net configuration file and top-level netlist
.SH Syntax \fBreadTSVConfig\fR  {[-stackedDieFile <filename>] [-powerFile <filename>]}   [-chipName <chipName>]  [-topNetlist] 
.P Imports 3D IC configuration files of the whole design, including the stack die configuration file, power net configuration file and top-level netlist. 
.SH Parameters   "\fB<-stackedDieFile><filename>\fR" Reads the stack die configuration file.  "\fB-powerFile <filename>\fR" Imports the power net configuration file.  "\fB-chipName <chipName>\fR" Specifies the hierarchical instance name (chip) name of the current design in the top-level netlist.  For example, if the current design is ramextra and the top-level netlist is below it, then you can specify the chip name, i_ramextra, as follows:                  module top (...) ;         asic_entity i_asic_entity (.pin1(),
.pin2(),
...);         ramextra i_ramextra (.pin1(),
.pin2(),
...);         end module  "\fB-topNetlist\fR" Imports the top-level netlist to support 3D IC design in OA mode.  Note: You can import the top-level netlist in the non-OA mode in case the top-level netlist is not loaded during the design import. 
.SH Examples
.RS  "*" 2 The following command reads the stacked die configuration file and power configuration file and specifies that the current design is named i_ramextra:  readTSVConfig -stackedDieFile stacked_die.xml -powerFile power.side -chipName i_ramextra
.RE
.P 
.RS  "*" 2 Below is the example of a stack die configuration file:  <StackChip>    <TopDesign name="top" />    <Tier number=1>      <Chip name="i_asic_entity" orientation="R0" faceUp="Yes" llx=0 lly=0 sizeX=6000.0 sizeY=6000.0 scaleFactor=1 />    </Tier>    <Tier number=2>      <Chip name="i_ramextra" orientation="R0" faceUp="Yes" llx=1500.0 lly=1250.0 sizeX=3500.0 sizeY=3000.0 scaleFactor=1 />    </Tier>  </StackChip> 
.RE
.RS  "*" 2 Below is the example of a power net configuration file:
.RE
.P  VDD i_asic_entity   sharable
.P  VDD i_ramextra      backside
.P  VSS i_asic_entity   sharable
.P  VSS i_ramextra      backside
.P  Alias:
.P  i_asic_entity/VDD i_ramextra/VDD
.P  i_asic_entity/VSS i_ramextra/VSS 
.SH Related Information
.RS  "*" 2 Design Methodology for 3D IC with Through Silicon Via chapter in Innovus User Guide.
.RS  "*" 2  Power Connectivity Input section   "*" 2 Stack Configuration Input section 
.RE 
.RE
.P
