Fitter report for riscv-test
Tue Feb  4 01:44:26 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Routing Usage Summary
 28. I/O Rules Summary
 29. I/O Rules Details
 30. I/O Rules Matrix
 31. Fitter Device Options
 32. Operating Settings and Conditions
 33. Estimated Delay Added for Hold Timing Summary
 34. Estimated Delay Added for Hold Timing Details
 35. Fitter Messages
 36. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Tue Feb  4 01:44:26 2020       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; riscv-test                                  ;
; Top-level Entity Name           ; riscv_test                                  ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 8,769 / 32,070 ( 27 % )                     ;
; Total registers                 ; 13953                                       ;
; Total pins                      ; 109 / 457 ( 24 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,732,032 / 4,065,280 ( 43 % )              ;
; Total RAM Blocks                ; 254 / 397 ( 64 % )                          ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 6 ( 17 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA5F31C6                          ;                                       ;
; Use smart compilation                                              ; On                                    ; Off                                   ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Router Timing Optimization Level                                   ; MAXIMUM                               ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; On                                    ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                       ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                          ; On                                    ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.65        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.1%      ;
;     Processor 3            ;   7.5%      ;
;     Processor 4            ;   7.3%      ;
;     Processor 5            ;   3.9%      ;
;     Processor 6            ;   3.9%      ;
;     Processor 7            ;   3.8%      ;
;     Processor 8            ;   3.8%      ;
;     Processor 9            ;   3.4%      ;
;     Processor 10           ;   3.4%      ;
;     Processor 11           ;   3.4%      ;
;     Processor 12           ;   3.4%      ;
;     Processor 13           ;   3.4%      ;
;     Processor 14           ;   3.4%      ;
;     Processor 15           ;   3.4%      ;
;     Processor 16           ;   3.4%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action           ; Operation                                         ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                   ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                   ; Created          ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[2]                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[4]                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[6]                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[8]                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[10]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T_rtl_0_bypass[12]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T~0                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T~0_OTERM271                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T~0_OTERM273                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T~0_OTERM619                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T~0_OTERM621                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2]_NEW_REG1274_OTERM1563                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2]_NEW_REG1276_OTERM1561                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2]_NEW_REG1278_OTERM1559                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2]_OTERM1275_OTERM1615                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2]_OTERM1275_OTERM1617                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2]_OTERM1277_OTERM1643                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2]_OTERM1277_OTERM1645                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2]_OTERM1279_OTERM1639                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[2]_OTERM1279_OTERM1641                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[4]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[4]_NEW_REG1294_OTERM1551                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[4]_NEW_REG1296_OTERM1549                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[4]_NEW_REG1298_OTERM1547                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[4]_OTERM1295_OTERM1681                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[4]_OTERM1295_OTERM1683                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[4]_OTERM1297_OTERM1677                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[4]_OTERM1297_OTERM1679                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[4]_OTERM1299_OTERM1673                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[4]_OTERM1299_OTERM1675                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[6]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[6]_NEW_REG1280_OTERM1557                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[6]_NEW_REG1282_OTERM1555                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[6]_NEW_REG1284_OTERM1553                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[6]_OTERM1281_OTERM1663                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[6]_OTERM1281_OTERM1665                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[6]_OTERM1283_OTERM1667                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[6]_OTERM1283_OTERM1669                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[6]_OTERM1285_OTERM1659                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[6]_OTERM1285_OTERM1661                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[8]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[8]_NEW_REG1268_OTERM1569                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[8]_NEW_REG1270_OTERM1567                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[8]_NEW_REG1272_OTERM1565                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[8]_OTERM1269_OTERM1655                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[8]_OTERM1269_OTERM1657                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[8]_OTERM1271_OTERM1651                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[8]_OTERM1271_OTERM1653                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[8]_OTERM1273_OTERM1647                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[8]_OTERM1273_OTERM1649                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[10]                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[10]_NEW_REG1240_OTERM1429                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[10]_NEW_REG1242_OTERM1427                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[10]_NEW_REG1244_OTERM1425                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[10]_OTERM1241_OTERM1479                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[10]_OTERM1241_OTERM1481                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[10]_OTERM1243_OTERM1483                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[10]_OTERM1243_OTERM1485                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[10]_OTERM1245_OTERM1475                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[10]_OTERM1245_OTERM1477                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[12]                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[12]_NEW_REG1228_OTERM1441                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[12]_NEW_REG1230_OTERM1439                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[12]_NEW_REG1232_OTERM1437                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[12]_NEW_REG1234_OTERM1435                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[12]_NEW_REG1236_OTERM1433                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[12]_NEW_REG1238_OTERM1431                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[12]_OTERM1229_OTERM1471                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[12]_OTERM1229_OTERM1473                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[12]_OTERM1231_OTERM1467                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[12]_OTERM1231_OTERM1469                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[12]_OTERM1233_OTERM1463                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[12]_OTERM1233_OTERM1465                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[12]_OTERM1235_OTERM1509                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[12]_OTERM1235_OTERM1511                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[12]_OTERM1237_OTERM1505                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[12]_OTERM1237_OTERM1507                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[12]_OTERM1239_OTERM1501                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_rtl_0_bypass[12]_OTERM1239_OTERM1503                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM~0                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM~0_OTERM275                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM~0_OTERM277                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|MEM~0_OTERM623                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add0~2                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Add2~114                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector0~1                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector0~1_RTM074                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector0~1_RTM074                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector0~2                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector0~2_RTM075                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector37~0                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector64~0                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector65~0                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector66~0                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector67~0                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector68~0                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector69~0                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector71~0                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector73~6                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector73~6_RTM0108                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector73~6_RTM0108                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector73~7                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector73~7_RTM0109                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector81~0                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector81~0_RTM0222                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector81~0_RTM0222                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector81~1                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector81~1_RTM0223                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector83~1                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector83~1_RTM0219                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]_NEW375_RTM0377                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]_OTERM376                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]_OTERM635                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]_OTERM637                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]_OTERM639                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]_NEW372_RTM0374                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]_OTERM373                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]_OTERM625                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]_OTERM627                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]_OTERM629_OTERM1407                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]_OTERM631                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]_OTERM633                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]_NEW387_RTM0389                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]_OTERM388                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]_OTERM1101                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]_OTERM1103                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]~1_RTM01409                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]~1_RTM01409                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]_NEW384_RTM0386                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]_OTERM385                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]_OTERM1083                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]_OTERM1085                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]_OTERM1087                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]_NEW378_RTM0380                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]_OTERM379                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]_OTERM1097                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]_OTERM1099                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]_NEW381_RTM0383                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]_OTERM382                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]_OTERM1073                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]_OTERM1075                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]_NEW348_RTM0350                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]_OTERM349                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]_OTERM971                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]_OTERM973                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]_NEW354_RTM0356                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]_OTERM355                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]_OTERM1109                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]_OTERM1111                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]_OTERM1113                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]_NEW351_RTM0353                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]_OTERM352                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]_OTERM967                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]_OTERM969                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]_NEW357_RTM0359                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]_OTERM358                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]_OTERM1093                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]_OTERM1095                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]_NEW360_RTM0362                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]_OTERM361                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]_OTERM1077                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]_OTERM1079                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]_OTERM1081                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]_NEW363_RTM0365                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]_OTERM364                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]_OTERM1089                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]_OTERM1091                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]_NEW366_RTM0368                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]_OTERM367                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]_OTERM1063                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]_OTERM1065                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]_OTERM1067                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]_NEW369_RTM0371                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]_OTERM370                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]_OTERM957                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]_OTERM959                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]_OTERM961                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]_OTERM963_OTERM1399                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]_OTERM963_OTERM1401                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]_OTERM963_OTERM1403                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]_OTERM965                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]~5_RTM01405                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]~5_RTM01405                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]_NEW321_RTM0323                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]_OTERM322                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]_OTERM913                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]_OTERM915                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]_OTERM917_OTERM1411                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]_OTERM919                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]_NEW303_RTM0305                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]_OTERM304                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]_OTERM1153                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17]_OTERM1155                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]_NEW306_RTM0308                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]_OTERM307                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]_OTERM1161                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]_OTERM1163                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]_NEW309_RTM0311                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]_OTERM310                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]_OTERM1141                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]_OTERM1143                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]_NEW312_RTM0314                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]_OTERM313                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]_OTERM1133                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]_OTERM1135                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]_NEW300_RTM0302                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]_OTERM301                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]_OTERM1169                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]_OTERM1171                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]_NEW318_RTM0320                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]_OTERM319                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]_OTERM1105                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]_OTERM1107                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]_NEW315_RTM0317                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]_OTERM316                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]_OTERM1173                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]_OTERM1175                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]~13_RTM01413                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23]~13_RTM01413                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]_NEW333_RTM0335                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]_OTERM334                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]_OTERM1165                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]_OTERM1167                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]_NEW336_RTM0338                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]_OTERM337                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]_OTERM1149                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25]_OTERM1151                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26]_NEW324_RTM0326                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26]_OTERM325                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26]_OTERM1213                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26]_OTERM1215                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]_NEW327_RTM0329                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]_OTERM328                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]_OTERM1179                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27]_OTERM1181                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]_NEW339_RTM0341                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]_OTERM340                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]_OTERM1157                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]_OTERM1159                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29]_NEW330_RTM0332                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29]_OTERM331                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29]_OTERM1195                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29]_OTERM1197                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]_NEW345_RTM0347                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]_OTERM346                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]_OTERM1115                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]_OTERM1117                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]_OTERM1119_OTERM1415                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]_OTERM1121                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]_NEW342_RTM0344                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]_OTERM343                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]_OTERM1123                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]_OTERM1125                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]~9_RTM01417                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]~9_RTM01417                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0_RTM026                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0_RTM026                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]_OTERM123                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]_OTERM125                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]_OTERM127                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]_OTERM129                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]_OTERM131                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]_OTERM133                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]_OTERM135                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]_OTERM137                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]_OTERM139                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]_OTERM297                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]_OTERM641                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]_OTERM643                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]_OTERM645                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]_OTERM647_OTERM1371                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]_OTERM647_OTERM1373                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]_OTERM647_OTERM1375                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]_OTERM299                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]_OTERM649                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]_OTERM651                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0_OTERM99_OTERM1199                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0_OTERM99_OTERM1201                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0_OTERM99_OTERM1203                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0_OTERM99_OTERM1205                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0_OTERM99_OTERM1207                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0_OTERM99_OTERM1209                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0_OTERM101                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0_OTERM103                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0~4                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0~4_RTM0104                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0~4_RTM0104                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0~5                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0~5_RTM0105                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]_OTERM283                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]_OTERM613_OTERM1393                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]_OTERM615                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]_OTERM617                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]_OTERM285                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]_OTERM835                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]_OTERM837                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]_OTERM287                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]_OTERM839                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]_OTERM841                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]_OTERM289                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]_OTERM843                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]_OTERM845                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]_OTERM291                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]_OTERM847                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]_OTERM849                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]_OTERM293                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]_OTERM883                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]_OTERM885                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]_OTERM295                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]_OTERM887                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]_OTERM889                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]_OTERM107                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket_OTERM85                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid_OTERM71                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid_OTERM73                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_OTERM213                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_OTERM215                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_OTERM217                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1_RTM01416                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1_RTM01416                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2_RTM01412                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2_RTM01412                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3_RTM01404                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3_RTM01404                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4_RTM01408                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4_RTM01408                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA_OTERM1                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA_OTERM3                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA_OTERM5                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA_OTERM7                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA_OTERM9_OTERM653                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA_OTERM9_OTERM655                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA_OTERM9_OTERM657                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA_OTERM9_OTERM659                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA_OTERM11_OTERM661                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA_OTERM17                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA_OTERM19                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA_OTERM21                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA_OTERM23                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA_OTERM25                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT_OTERM51                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT_OTERM53                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT_OTERM55_OTERM891                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT_OTERM55_OTERM893                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT_OTERM55_OTERM895                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT_OTERM55_OTERM897                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT_OTERM57_OTERM899                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT_OTERM57_OTERM901                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT_OTERM59                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT_OTERM77                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT_OTERM79                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT_OTERM81                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT_OTERM83                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT_OTERM61                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT_OTERM63                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT_OTERM65                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT_OTERM67                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT_OTERM69                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET_OTERM87                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET_OTERM89                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET_OTERM91                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET_OTERM93_OTERM1043                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET_OTERM93_OTERM1045                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET_OTERM93_OTERM1047                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET_OTERM93_OTERM1049                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET_OTERM93_OTERM1051                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET_OTERM95                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET_OTERM97                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT_OTERM13                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT_OTERM15                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~53                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~53_RTM027                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~61_RTM0218                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~61_RTM0218                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write_OTERM221                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~30                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~9                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[0]_OTERM245                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[0]_OTERM247                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[1]_OTERM237                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[1]_OTERM239                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[1]_OTERM241                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[1]_OTERM243                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem~1_Duplicate_6                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][92]_OTERM1267                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][92]_OTERM1395                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][92]_OTERM1397                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][92]_OTERM587                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][92]_OTERM877                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][92]_OTERM879                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[1][92]_OTERM881                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][92]                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][92]_OTERM585                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][92]_OTERM871                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][92]_OTERM873                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[2][92]_OTERM875                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][92]                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][92]_OTERM583                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][92]_OTERM865                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][92]_OTERM867                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[3][92]_OTERM869                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][92]                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][92]_OTERM581                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][92]_OTERM859                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][92]_OTERM861                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[4][92]_OTERM863                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][92]                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][92]_OTERM579                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][92]_OTERM851                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][92]_OTERM853                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][92]_OTERM855                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[5][92]_OTERM857                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[0]_OTERM249                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[1]_NEW_REG48_OTERM1247                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[1]_OTERM49_OTERM1365                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[1]_OTERM49_OTERM1367                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[2]_NEW_REG46_OTERM1249                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[2]_OTERM47_OTERM1351                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[2]_OTERM47_OTERM1353                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[3]_NEW_REG40_OTERM1255                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[3]_NEW_REG42_OTERM1253                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[3]_OTERM41_OTERM1355                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[3]_OTERM43_OTERM1347                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_NEW_REG28_OTERM1265                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_NEW_REG30_OTERM1263                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_NEW_REG34_OTERM1261                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_NEW_REG36_OTERM1259                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_NEW_REG38_OTERM1257                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_OTERM29_OTERM1369                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_OTERM31_OTERM1361                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_OTERM31_OTERM1363                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_OTERM33_NEW_REG1486_OTERM1729                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_OTERM33_NEW_REG1488_OTERM1727                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_OTERM33_NEW_REG1490_OTERM1725                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_OTERM33_NEW_REG1492_OTERM1723                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_OTERM33_NEW_REG1494_OTERM1721                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_OTERM33_NEW_REG1496_OTERM1719                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_OTERM33_OTERM1487_OTERM1743                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_OTERM33_OTERM1487_OTERM1745                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_OTERM33_OTERM1489_OTERM1735                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_OTERM33_OTERM1489_OTERM1737                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_OTERM33_OTERM1491_OTERM1741                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_OTERM33_OTERM1493_OTERM1739                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_OTERM33_OTERM1495_OTERM1731                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_OTERM33_OTERM1495_OTERM1733                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_OTERM33_OTERM1497_OTERM1747                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_OTERM35_OTERM1359                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_OTERM37_OTERM1349                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[4]_OTERM39_OTERM1357                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[5]_NEW_REG44_OTERM1251                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[5]_OTERM45_OTERM1343_OTERM1757                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[5]_OTERM45_OTERM1343_OTERM1759                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[5]_OTERM45_OTERM1345                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[7]_OTERM185                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[7]_OTERM187                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[7]_OTERM189                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[7]_OTERM191                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[7]_OTERM193                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[7]_OTERM195                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem~2_Duplicate_7                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]_OTERM111                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]_OTERM113                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]_OTERM115                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]_OTERM117                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]_OTERM119_OTERM1219                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]_OTERM119_OTERM1221                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]_OTERM119_OTERM1223                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]_OTERM119_OTERM1225                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]_OTERM119_OTERM1227                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]_OTERM121_OTERM1145                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]_OTERM121_OTERM1147                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem~1_Duplicate_6                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|Add0~62                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~29                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|cp_ready~0_Duplicate_4                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent|cp_ready~1_Duplicate_3                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|cp_ready~1_Duplicate_4                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|cp_ready~1_Duplicate_6                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|m0_write~1_RTM0996                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|m0_write~1_RTM01034                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|m0_write~1_RTM01192                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|m0_write~1_RTM01192                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|m0_write~2                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|m0_write~2_Duplicate_4                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|m0_write~2_Duplicate_5_RTM0993                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|m0_write~2_Duplicate_5_RTM0997                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|m0_write~2_Duplicate_6                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|m0_write~2_Duplicate_7_RTM01189                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|m0_write~2_Duplicate_7_RTM01193                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|m0_write~2_Duplicate_8                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|m0_write~2_RTM01031                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|m0_write~2_RTM01035                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|cp_ready~0_RTM01210                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|cp_ready~0_RTM01210                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|cp_ready~1_Duplicate_5                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|cp_ready~1_Duplicate_7                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|cp_ready~1_Duplicate_9                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|cp_ready~3                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|cp_ready~3_RTM01211                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|m0_write~2_Duplicate_4                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_waitrequest_generated~0_Duplicate_3                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|av_waitrequest_generated~0_Duplicate_5                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0]_OTERM149                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0]_OTERM151                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0]_OTERM153                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0]_OTERM155                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0]_OTERM157                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0]_OTERM159_OTERM1419                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0]_OTERM159_OTERM1421                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0]_OTERM159_OTERM1423                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]_OTERM141                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]_OTERM143                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]_OTERM145                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]_OTERM147                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|Add0~0                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|Add0~1                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|Add0~2                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|has_pending_responses                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|has_pending_responses_OTERM173                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|has_pending_responses_OTERM175                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|has_pending_responses_OTERM177                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|has_pending_responses_OTERM179                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|has_pending_responses_OTERM181                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|has_pending_responses_OTERM183                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[0]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[0]_OTERM563                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[0]_OTERM589                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[0]_OTERM591_OTERM1335                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[0]_OTERM591_OTERM1337                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[0]_OTERM591_OTERM1339                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[0]_OTERM591_OTERM1341                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[0]~1                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[1]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[1]_OTERM565                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[2]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[2]_OTERM567                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[2]_OTERM597                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[2]_OTERM599                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[2]_OTERM601                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[3]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[3]_OTERM569                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[3]_OTERM609                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|Add0~0                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|Add0~1                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|Add0~2                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|has_pending_responses                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|has_pending_responses_OTERM161                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|has_pending_responses_OTERM163                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|has_pending_responses_OTERM165                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|has_pending_responses_OTERM167                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|has_pending_responses_OTERM169                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|has_pending_responses_OTERM171                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|last_channel[0]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|last_channel[0]_OTERM557                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|last_channel[0]_OTERM909                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|last_channel[0]_OTERM911                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|last_channel[1]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|last_channel[1]_OTERM561                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|last_channel[1]_OTERM1137                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|last_channel[1]_OTERM1139                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|last_channel[2]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|last_channel[2]_OTERM559                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|last_channel[2]_OTERM1053                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|last_channel[2]_OTERM1055                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|pending_response_count[0]                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|pending_response_count[0]_OTERM571                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|pending_response_count[0]_OTERM593                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|pending_response_count[0]_OTERM595_OTERM1323                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|pending_response_count[0]_OTERM595_OTERM1325                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|pending_response_count[0]_OTERM595_OTERM1327                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|pending_response_count[0]_OTERM595_OTERM1329                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|pending_response_count[0]_OTERM595_OTERM1331                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|pending_response_count[0]~1                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|pending_response_count[1]                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|pending_response_count[1]_OTERM573                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|pending_response_count[2]                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|pending_response_count[2]_OTERM575                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|pending_response_count[2]_OTERM603                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|pending_response_count[2]_OTERM605                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|pending_response_count[2]_OTERM607                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|pending_response_count[3]                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|pending_response_count[3]_OTERM577                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|pending_response_count[3]_OTERM611                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|pending_response_count[3]~0_RTM01333                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|save_dest_id~1_RTM01332                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|save_dest_id~1_RTM01332                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter|count[0]                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter|count[0]_OTERM1177                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter|use_reg_OTERM259                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter|use_reg_OTERM261                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter|use_reg_OTERM263                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter|use_reg_OTERM265                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter|use_reg_OTERM267                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter|use_reg_OTERM269                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0_Duplicate_2                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0_Duplicate_2_Duplicate                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0_Duplicate_4                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4_Duplicate_7                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4_Duplicate_9                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux|src0_valid~1_Duplicate_4                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux|src0_valid~1_Duplicate_4_Duplicate                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux|src0_valid~1_Duplicate_4_Duplicate_8                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux|src0_valid~1_Duplicate_4_Duplicate_10                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux|src0_valid~1_Duplicate_6                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001|WideOr0~4_Duplicate_9                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001|WideOr0~4_Duplicate_9_Duplicate                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001|WideOr0~4_Duplicate_11                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001|sink_ready~2_Duplicate_5                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001|sink_ready~2_Duplicate_7                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0_RTM01320                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|WideOr1                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|WideOr1_RTM01499                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|WideOr1~_Duplicate_1                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|WideOr1~_Duplicate_1_Duplicate                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|WideOr1~_Duplicate_3                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|grant[0]~1_Duplicate_4                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM1767                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM1765                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|src_valid~0_RTM0992                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|src_valid~0_RTM01030                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|src_valid~0_RTM01188                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|src_valid~0_RTM01188                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|src_valid~0_RTM01498                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]_NEW_REG1308_OTERM1597                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]_NEW_REG1310_OTERM1595                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]_NEW_REG1312_OTERM1593                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]_NEW_REG1314_OTERM1591                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]_NEW_REG1316_OTERM1589                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]_NEW_REG1318_OTERM1587                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM1309_OTERM1693                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM1309_OTERM1695                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM1311_OTERM1685                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM1311_OTERM1687                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM1313_OTERM1671                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM1315_OTERM1689                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM1315_OTERM1691                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM1317_OTERM1697                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM1319_OTERM1699                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]_OTERM1319_OTERM1701                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~2_RTM01321                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM281                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM829                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM831                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM833_OTERM1749                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM833_OTERM1751                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM833_OTERM1753                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM833_OTERM1755_OTERM1761                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]_OTERM833_OTERM1755_OTERM1763                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|always6~0_Duplicate_2                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|packet_in_progress~0                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]_OTERM391                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]_OTERM975                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]_OTERM977                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]_NEW_REG1380_OTERM1609                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]_NEW_REG1382_OTERM1607                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]_NEW_REG1384_OTERM1605                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]_NEW_REG1386_OTERM1603                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]_NEW_REG1388_OTERM1601                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]_NEW_REG1390_OTERM1599                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]_OTERM1381_OTERM1715                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]_OTERM1381_OTERM1717                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]_OTERM1383_OTERM1711                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]_OTERM1383_OTERM1713                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]_OTERM1385_OTERM1705                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]_OTERM1387_OTERM1703                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]_OTERM1389_OTERM1709                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]_OTERM1391_OTERM1707                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~1                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~1_Duplicate_3                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002|WideOr1~_Duplicate_1                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|grant[0]~1_Duplicate_4                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|Equal2~9_Duplicate_28                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|Equal2~9_Duplicate_30                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|Equal2~9_Duplicate_32                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|Equal2~10_Duplicate_23                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|Equal2~10_Duplicate_25                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|Equal2~10_Duplicate_27                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|Equal2~15_Duplicate_18                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|Equal2~15_Duplicate_18_Duplicate                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|Equal2~15_Duplicate_18_Duplicate_20                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|Equal2~15_Duplicate_18_Duplicate_22                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|always1~9_Duplicate_15                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|always1~9_Duplicate_15_Duplicate                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|always1~9_Duplicate_17                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|always1~9_Duplicate_19                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router|src_channel[2]~0_Duplicate_2                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|Add0~10                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|comb~3_Duplicate_6                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|Mux0~0                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entries[0]_OTERM197                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entries[0]_OTERM199                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entries[0]_OTERM201_OTERM1217                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entries[0]_OTERM203_OTERM1183                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entries[0]_OTERM203_OTERM1185                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entries[0]_OTERM203_OTERM1187                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entries[0]_OTERM203_OTERM1191                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entries[0]_OTERM205                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entries[0]_OTERM207                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entries[0]~1                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entries[0]~1_RTM0209                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entries[1]_OTERM211                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entries[1]_RTM0208                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entries[1]_RTM0208                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[0]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[0]_OTERM505                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[0]_OTERM819                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[1]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[1]_OTERM503                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[1]_OTERM817                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[2]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[2]_OTERM501                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[2]_OTERM815                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[3]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[3]_OTERM499                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[3]_OTERM813                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[4]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[4]_OTERM497                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[4]_OTERM811                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[5]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[5]_OTERM495                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[5]_OTERM809                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[6]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[6]_OTERM493                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[6]_OTERM807                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[7]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[7]_OTERM491                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[7]_OTERM805                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[8]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[8]_OTERM489                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[8]_OTERM803                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[9]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[9]_OTERM487                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[9]_OTERM801                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[10]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[10]_OTERM485                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[10]_OTERM799                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[11]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[11]_OTERM483                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[11]_OTERM797                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[12]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[12]_OTERM481                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[12]_OTERM795                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[13]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[13]_OTERM479                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[13]_OTERM793                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[14]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[14]_OTERM477                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[14]_OTERM791                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[15]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[15]_OTERM475                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[15]_OTERM789                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[16]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[16]_NEW_REG1300_OTERM1585                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[16]_NEW_REG1302_OTERM1583                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[16]_NEW_REG1304_OTERM1581                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[16]_NEW_REG1306_OTERM1579                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[16]_OTERM1301_OTERM1611                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[16]_OTERM1303_OTERM1623                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[16]_OTERM1303_OTERM1625                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[16]_OTERM1305_OTERM1637                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[16]_OTERM1307_OTERM1619                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[16]_OTERM1307_OTERM1621                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[18]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[18]_OTERM525                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[18]_OTERM821                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[19]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[19]_OTERM523                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[19]_OTERM783                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[20]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[20]_OTERM521                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[20]_OTERM781                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[21]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[21]_OTERM519                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[21]_OTERM779                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[22]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[22]_OTERM517                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[22]_OTERM777                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[23]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[23]_OTERM515                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[23]_OTERM775                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[24]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[24]_OTERM513                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[24]_OTERM773                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[25]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[25]_OTERM511                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[25]_OTERM771                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[26]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[26]_OTERM509                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[26]_OTERM769                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[27]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[27]_OTERM507                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[27]_OTERM765                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[27]_OTERM767                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[28]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[28]_OTERM555                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[28]_OTERM1131                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[29]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[29]_OTERM551                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[29]_OTERM1057                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[30]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[30]_OTERM549                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[30]_OTERM951                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[31]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[31]_OTERM547                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[31]_OTERM949                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[32]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[32]_OTERM545                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[32]_OTERM1069                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[33]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[33]_OTERM543                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[33]_OTERM1059                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[34]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[34]_OTERM541                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[34]_OTERM1015                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[35]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[35]_OTERM539                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[35]_OTERM955                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[36]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[36]_OTERM537                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[36]_OTERM943                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[37]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[37]_OTERM535                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[37]_OTERM907                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[38]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[38]_OTERM533                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[38]_OTERM1061                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[39]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[39]_OTERM531                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[39]_OTERM1041                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[40]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[40]_OTERM529                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[40]_OTERM953                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[41]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[41]_OTERM527                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[41]_OTERM941                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[42]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[42]_OTERM553                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[42]_OTERM1071                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[43]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[43]_NEW_REG1020_OTERM1461                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[43]_NEW_REG1022_OTERM1459                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[43]_NEW_REG1024_OTERM1457                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[43]_NEW_REG1026_OTERM1455                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[43]_NEW_REG1028_OTERM1453                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[43]_NEW_REG1032_OTERM1773                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[43]_OTERM1021_OTERM1513                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[43]_OTERM1021_OTERM1515                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[43]_OTERM1023_OTERM1537                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[43]_OTERM1023_OTERM1539                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[43]_OTERM1025_OTERM1533                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[43]_OTERM1025_OTERM1535                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[43]_OTERM1027_OTERM1525                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[43]_OTERM1027_OTERM1527                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[43]_OTERM1029_OTERM1529                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[43]_OTERM1029_OTERM1531                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_0[43]_OTERM1033                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[0]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[0]_OTERM423                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[0]_OTERM725                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[0]_OTERM727                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[1]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[1]_OTERM421                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[1]_OTERM721                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[1]_OTERM723                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[2]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[2]_OTERM419                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[2]_OTERM717                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[2]_OTERM719                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[3]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[3]_OTERM417                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[3]_OTERM713                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[3]_OTERM715                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[4]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[4]_OTERM415                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[4]_OTERM709                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[4]_OTERM711                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[5]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[5]_OTERM413                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[5]_OTERM705                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[5]_OTERM707                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[6]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[6]_OTERM411                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[6]_OTERM701                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[6]_OTERM703                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[7]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[7]_OTERM409                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[7]_OTERM697                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[7]_OTERM699                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[8]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[8]_OTERM407                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[8]_OTERM693                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[8]_OTERM695                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[9]                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[9]_OTERM405                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[9]_OTERM689                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[9]_OTERM691                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[10]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[10]_OTERM403                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[10]_OTERM685                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[10]_OTERM687                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[11]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[11]_OTERM401                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[11]_OTERM681                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[11]_OTERM683                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[12]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[12]_OTERM399                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[12]_OTERM677                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[12]_OTERM679                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[13]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[13]_OTERM397                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[13]_OTERM673                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[13]_OTERM675                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[14]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[14]_OTERM395                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[14]_OTERM669                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[14]_OTERM671                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[15]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[15]_OTERM393                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[15]_OTERM663                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[15]_OTERM665                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[15]_OTERM667                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[16]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[16]_NEW_REG1286_OTERM1577                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[16]_NEW_REG1288_OTERM1575                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[16]_NEW_REG1290_OTERM1573                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[16]_NEW_REG1292_OTERM1571                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[16]_OTERM1287_OTERM1613                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[16]_OTERM1289_OTERM1635                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[16]_OTERM1291_OTERM1631                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[16]_OTERM1291_OTERM1633                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[16]_OTERM1293_OTERM1627                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[16]_OTERM1293_OTERM1629                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[18]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[18]_OTERM443                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[18]_OTERM785                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[18]_OTERM787                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[19]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[19]_OTERM441                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[19]_OTERM761                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[19]_OTERM763                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[20]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[20]_OTERM439                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[20]_OTERM757                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[20]_OTERM759                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[21]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[21]_OTERM437                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[21]_OTERM753                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[21]_OTERM755                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[22]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[22]_OTERM435                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[22]_OTERM749                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[22]_OTERM751                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[23]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[23]_OTERM433                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[23]_OTERM745                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[23]_OTERM747                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[24]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[24]_OTERM431                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[24]_OTERM741                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[24]_OTERM743                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[25]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[25]_OTERM429                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[25]_OTERM737                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[25]_OTERM739                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[26]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[26]_OTERM427                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[26]_OTERM733                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[26]_OTERM735                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[27]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[27]_OTERM425                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[27]_OTERM729                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[27]_OTERM731                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[28]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[28]_OTERM473                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[28]_OTERM1127                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[28]_OTERM1129                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[29]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[29]_OTERM469                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[29]_OTERM1007                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[29]_OTERM1009                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[30]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[30]_OTERM467                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[30]_OTERM937                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[30]_OTERM939                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[31]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[31]_OTERM465                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[31]_OTERM921                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[31]_OTERM923                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[32]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[32]_OTERM463                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[32]_OTERM1017                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[32]_OTERM1019                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[33]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[33]_OTERM461                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[33]_OTERM1003                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[33]_OTERM1005                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[34]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[34]_OTERM459                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[34]_OTERM979                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[34]_OTERM981                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[35]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[35]_OTERM457                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[35]_OTERM945                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[35]_OTERM947                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[36]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[36]_OTERM455                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[36]_OTERM929                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[36]_OTERM931                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[37]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[37]_OTERM453                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[37]_OTERM903                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[37]_OTERM905                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[38]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[38]_OTERM451                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[38]_OTERM1011                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[38]_OTERM1013                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[39]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[39]_OTERM449                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[39]_OTERM999                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[39]_OTERM1001                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[40]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[40]_OTERM447                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[40]_OTERM933                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[40]_OTERM935                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[41]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[41]_OTERM445                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[41]_OTERM925                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[41]_OTERM927                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[42]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[42]_OTERM471                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[42]_OTERM1037                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[42]_OTERM1039                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[43]                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[43]_NEW_REG982_OTERM1451                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[43]_NEW_REG984_OTERM1449                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[43]_NEW_REG986_OTERM1447                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[43]_NEW_REG988_OTERM1445                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[43]_NEW_REG990_OTERM1443                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[43]_NEW_REG994_OTERM1771                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[43]_OTERM983_OTERM1517                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[43]_OTERM983_OTERM1519                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[43]_OTERM985_OTERM1545                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[43]_OTERM987_OTERM1543                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[43]_OTERM989_OTERM1521                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[43]_OTERM989_OTERM1523                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[43]_OTERM991_OTERM1541                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[43]_OTERM995                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|wr_address                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|wr_address_OTERM279                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|wr_address_OTERM823                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|wr_address_OTERM825                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|wr_address_OTERM827_OTERM1377                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|wr_address_OTERM827_OTERM1379                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|refresh_counter~0                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|has_request_sent                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|has_request_sent_OTERM225                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|has_request_sent_OTERM227                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|has_request_sent_OTERM229                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|has_request_sent_OTERM231                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|has_request_sent_OTERM233                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|has_request_sent_OTERM235                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|adder:adder_pc_plus_4|Add0~5                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|adder:adder_pc_plus_4|Add0~6                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer|Mux20~0                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer|Mux20~0_Duplicate_2                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer|Mux20~0_Duplicate_4                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer|Mux21~0                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer|Mux21~0_Duplicate_2                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer|Mux21~0_Duplicate_4                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer|Mux22~0                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer|Mux22~0_Duplicate_2                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer|Mux22~0_Duplicate_4                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer|Mux23~0                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer|Mux23~0_Duplicate_2                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer|Mux23~0_Duplicate_4                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer|Mux24~0                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer|Mux24~0_Duplicate_2                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer|Mux24~0_Duplicate_4                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer|Mux25~1                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer|Mux25~1_Duplicate_3                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer|Mux25~1_Duplicate_5                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer|Mux29~0                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer8:mux_reg_writeback|multiplexer:multiplexer|Mux29~1                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[22]                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[22]_OTERM1769                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[22]~3                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|text_memory_interface:text_memory_interface|has_stored_inst                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|text_memory_interface:text_memory_interface|has_stored_inst_OTERM251                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|text_memory_interface:text_memory_interface|has_stored_inst_OTERM253                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|text_memory_interface:text_memory_interface|has_stored_inst_OTERM255                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|text_memory_interface:text_memory_interface|has_stored_inst_OTERM257                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~10                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~21                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~10                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~3                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~1                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]~2                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                                           ; PORTBDATAOUT     ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_addr[0]                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_addr[1]                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_addr[2]                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_addr[3]                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_addr[4]                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_addr[5]                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_addr[6]                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_addr[7]                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_addr[8]                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_addr[9]                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_addr[10]                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_addr[11]                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_addr[12]                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_bank[0]                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_bank[1]                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                    ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                    ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                    ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                    ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[0]                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[0]~SLOAD_MUX                                                                                                                                                                                                                                                                                         ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[1]                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[1]~SLOAD_MUX                                                                                                                                                                                                                                                                                         ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[2]                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[2]~SLOAD_MUX                                                                                                                                                                                                                                                                                         ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[3]                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[3]~SLOAD_MUX                                                                                                                                                                                                                                                                                         ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[4]                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[4]~SLOAD_MUX                                                                                                                                                                                                                                                                                         ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[5]                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[5]~SLOAD_MUX                                                                                                                                                                                                                                                                                         ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[6]                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[6]~SLOAD_MUX                                                                                                                                                                                                                                                                                         ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[7]                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[7]~SLOAD_MUX                                                                                                                                                                                                                                                                                         ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[8]                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[8]~SLOAD_MUX                                                                                                                                                                                                                                                                                         ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[9]                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[9]~SLOAD_MUX                                                                                                                                                                                                                                                                                         ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[10]                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[10]~SLOAD_MUX                                                                                                                                                                                                                                                                                        ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[11]                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[11]~SLOAD_MUX                                                                                                                                                                                                                                                                                        ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[12]                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[12]~SLOAD_MUX                                                                                                                                                                                                                                                                                        ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[13]                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[13]~SLOAD_MUX                                                                                                                                                                                                                                                                                        ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[14]                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[14]~SLOAD_MUX                                                                                                                                                                                                                                                                                        ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[15]                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_data[15]~SLOAD_MUX                                                                                                                                                                                                                                                                                        ; Created          ; Register Packing                                  ; Fast Output Register assignment        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|m_dqm[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_dqm[0]~_Duplicate_1                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe                                                                                                                                                                                                                                                                                                          ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                             ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                             ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                             ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                             ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                             ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                             ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                       ; Q                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                             ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                             ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                             ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                            ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                            ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                            ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                            ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                            ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                            ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                            ; Inverted         ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|za_data[0]                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|za_data[1]                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|za_data[2]                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|za_data[3]                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|za_data[4]                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|za_data[5]                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|za_data[6]                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|za_data[7]                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|za_data[8]                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|za_data[9]                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|za_data[10]                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|za_data[11]                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|za_data[12]                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|za_data[13]                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|za_data[14]                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|za_data[15]                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; platform:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_LRU[0]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_LRU[0]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_index[0]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_index[0]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_index[1]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_index[1]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_index[2]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_index[2]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_index[3]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_index[3]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_index[4]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_index[4]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_index[5]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_index[5]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[3]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[3]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[4]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[4]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[6]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[6]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[7]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[7]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[8]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[8]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[11]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[11]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[13]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[13]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[18]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[18]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[19]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[19]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[21]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[21]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[24]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[24]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[25]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[25]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[28]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[28]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[29]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[29]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[30]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[30]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[33]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[33]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[35]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[35]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[36]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[36]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[40]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[40]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[41]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[41]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[42]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[42]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[46]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[46]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[47]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[47]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[54]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[54]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[57]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[57]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[58]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[58]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[62]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[62]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[65]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[65]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[67]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[67]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[68]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[68]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[69]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[69]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[70]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[70]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[71]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[71]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[72]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[72]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[75]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[75]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[79]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[79]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[81]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[81]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[87]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[87]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[89]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[89]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[93]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[93]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[99]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[99]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[100]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[100]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[101]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[101]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[106]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[106]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[107]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[107]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[109]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[109]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[114]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[114]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[116]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[116]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[117]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[117]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[118]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[118]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[119]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[119]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[120]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[120]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[121]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[121]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[122]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[122]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[125]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[125]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[127]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[127]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[137]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[137]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[139]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[139]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[141]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[141]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[151]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[151]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[156]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[156]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[157]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[157]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[162]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[162]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[163]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[163]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[165]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[165]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[167]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[167]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[171]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[171]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[177]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[177]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[178]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[178]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[180]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[180]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[182]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[182]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[184]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[184]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[185]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[185]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[186]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[186]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[188]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[188]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[190]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[190]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[191]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[191]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[195]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[195]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[196]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[196]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[197]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[197]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[198]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[198]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[199]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[199]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[201]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[201]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[203]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[203]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[207]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[207]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[208]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[208]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[210]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[210]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[212]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[212]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[214]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[214]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[216]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[216]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[217]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[217]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[221]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[221]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[226]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[226]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[227]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[227]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[231]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[231]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[232]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[232]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[233]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[233]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[234]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[234]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[236]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[236]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[239]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[239]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[240]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[240]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[243]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[243]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[245]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[245]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[247]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[247]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[249]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[249]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[257]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[257]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[258]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[258]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[260]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[260]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[263]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[263]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[267]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[267]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[272]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[272]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[275]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[275]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[277]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[277]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[281]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[281]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[282]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[282]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[284]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[284]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[291]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[291]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[292]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[292]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[296]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[296]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[297]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[297]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[299]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[299]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[301]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[301]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[307]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[307]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[310]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[310]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[311]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[311]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[312]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[312]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[315]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[315]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[321]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[321]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[322]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[322]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[324]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[324]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[325]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[325]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[327]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[327]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[331]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[331]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[333]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[333]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[334]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[334]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[335]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[335]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[337]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[337]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[338]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[338]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[340]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[340]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[345]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[345]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[348]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[348]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[350]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[350]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[356]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[356]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[357]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[357]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[361]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[361]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[369]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[369]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[370]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[370]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[371]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[371]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[373]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[373]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[376]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[376]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[383]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[383]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[384]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[384]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[385]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[385]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[386]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[386]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[388]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[388]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[389]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[389]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[391]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[391]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[397]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[397]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[399]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[399]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[402]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[402]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[403]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[403]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[405]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[405]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[406]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[406]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[415]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[415]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[416]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[416]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[417]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[417]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[421]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[421]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[425]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[425]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[428]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[428]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[431]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[431]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[435]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[435]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[442]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[442]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[443]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[443]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[445]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[445]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[446]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[446]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[449]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[449]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[454]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[454]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[455]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[455]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[457]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[457]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[458]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[458]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[461]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[461]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[466]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[466]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[469]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[469]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[470]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[470]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[472]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[472]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[473]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[473]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[475]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[475]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[477]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[477]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[483]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[483]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[484]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[484]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[488]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[488]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[489]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[489]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[491]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[491]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[493]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[493]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[496]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[496]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[499]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[499]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[503]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[503]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[505]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[505]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[509]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[509]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[511]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[511]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[517]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[517]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[518]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[518]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[519]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[519]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[520]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[520]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[529]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[529]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[532]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[532]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[533]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[533]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[534]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[534]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[535]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[535]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[540]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[540]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[542]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[542]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[548]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[548]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[552]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[552]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[553]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[553]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[555]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[555]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[557]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[557]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[558]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[558]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[559]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[559]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[560]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[560]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[562]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[562]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[564]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[564]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[565]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[565]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[569]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[569]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[570]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[570]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[573]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[573]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[577]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[577]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[587]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[587]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[589]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[589]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[590]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[590]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[592]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[592]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[594]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[594]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[598]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[598]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[601]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[601]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[603]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[603]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[605]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[605]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[609]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[609]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[610]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[610]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[612]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[612]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[613]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[613]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[615]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[615]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[616]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[616]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[618]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[618]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[620]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[620]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[621]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[621]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[622]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[622]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[624]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[624]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[626]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[626]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[629]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[629]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[636]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[636]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[639]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[639]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[640]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[640]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[642]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[642]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[644]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[644]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[645]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[645]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[646]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[646]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[649]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[649]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[651]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[651]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[655]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[655]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[657]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[657]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[659]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[659]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[665]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[665]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[666]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[666]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[673]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[673]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[676]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[676]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[677]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[677]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[678]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[678]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[680]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[680]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[681]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[681]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[683]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[683]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[684]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[684]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[685]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[685]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[689]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[689]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[693]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[693]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[695]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[695]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[697]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[697]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[699]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[699]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[700]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[700]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[706]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[706]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[707]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[707]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[709]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[709]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[710]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[710]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[711]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[711]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[712]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[712]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[713]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[713]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[714]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[714]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[719]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[719]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[720]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[720]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[722]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[722]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[723]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[723]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[725]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[725]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[727]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[727]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[730]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[730]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[731]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[731]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[732]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[732]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[739]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[739]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[740]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[740]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[744]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[744]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[746]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[746]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[752]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[752]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[754]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[754]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[756]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[756]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[761]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[761]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[770]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[770]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[778]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[778]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[779]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[779]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[781]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[781]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[785]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[785]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[786]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[786]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[787]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[787]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[790]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[790]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[791]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[791]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[793]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[793]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[794]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[794]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[797]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[797]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[799]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[799]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[800]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[800]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[801]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[801]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[803]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[803]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[804]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[804]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[805]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[805]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[806]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[806]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[809]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[809]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[810]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[810]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[817]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[817]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[818]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[818]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[825]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[825]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[831]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[831]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[834]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[834]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[837]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[837]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[840]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[840]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[850]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[850]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[855]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[855]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[860]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[860]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[862]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[862]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[869]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[869]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[870]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[870]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[874]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[874]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[876]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[876]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[880]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[880]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[881]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[881]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[884]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[884]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[886]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[886]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[888]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[888]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[889]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[889]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[892]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[892]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[897]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[897]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[898]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[898]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[899]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[899]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[903]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[903]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[909]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[909]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[913]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[913]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[915]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[915]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[916]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[916]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[921]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[921]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[923]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[923]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[924]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[924]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[927]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[927]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[929]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[929]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[930]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[930]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[931]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[931]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[932]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[932]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[935]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[935]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[937]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[937]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[938]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[938]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[943]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[943]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[948]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[948]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[954]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[954]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[955]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[955]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[958]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[958]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[962]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[962]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[963]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[963]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[964]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[964]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[968]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[968]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[973]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[973]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[978]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[978]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[979]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[979]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[980]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[980]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[981]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[981]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[982]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[982]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[984]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[984]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[993]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[993]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[996]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[996]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[999]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[999]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1000]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1000]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1002]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1002]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1004]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1004]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1008]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1008]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1015]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1015]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1017]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1017]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1018]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1018]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1022]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1022]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1025]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1025]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1026]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1026]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1029]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1029]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1030]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1030]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1034]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1034]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1035]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1035]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1036]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1036]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1037]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1037]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1038]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1038]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1039]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1039]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1041]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1041]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1045]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1045]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1046]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1046]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1049]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1049]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1051]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1051]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1052]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1052]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1054]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1054]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1057]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1057]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1058]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1058]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1060]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1060]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1061]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1061]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1062]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1062]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1064]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1064]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1067]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1067]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1069]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1069]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1071]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1071]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1072]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1072]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1074]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1074]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1076]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1076]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1077]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1077]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1084]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1084]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1085]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1085]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1086]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1086]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1089]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1089]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1090]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1090]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1091]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1091]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1094]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1094]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1096]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1096]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1097]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1097]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1099]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1099]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1100]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1100]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1102]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1102]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1104]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1104]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1107]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1107]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1113]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1113]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1116]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1116]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1123]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1123]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1124]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1124]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1128]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1128]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1132]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1132]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1135]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1135]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1137]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1137]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1140]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1140]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1155]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1155]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1156]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1156]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1159]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1159]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1164]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1164]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1165]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1165]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1168]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1168]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1171]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1171]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1172]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1172]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1173]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1173]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1174]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1174]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1177]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1177]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1179]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1179]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1180]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1180]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1182]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1182]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1186]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1186]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1201]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1201]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1202]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1202]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1207]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1207]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1208]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1208]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1212]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1212]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1213]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1213]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1214]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1214]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1217]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1217]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1218]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1218]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1221]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1221]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1222]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1222]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1223]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1223]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1224]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1224]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1227]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1227]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1228]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1228]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1229]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1229]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1230]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1230]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1232]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1232]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1233]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1233]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1235]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1235]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1237]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1237]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1238]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1238]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1239]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1239]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1240]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1240]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1244]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1244]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1249]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1249]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1251]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1251]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1252]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1252]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1260]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1260]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1261]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1261]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1264]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1264]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1265]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1265]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1268]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1268]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1273]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1273]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1274]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1274]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1275]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1275]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1278]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1278]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1280]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1280]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1281]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1281]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1287]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1287]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1293]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1293]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1294]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1294]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1300]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1300]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1303]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1303]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1307]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1307]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1308]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1308]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1310]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1310]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1314]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1314]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1318]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1318]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1319]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1319]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1321]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1321]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1324]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1324]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1326]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1326]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1330]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1330]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1331]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1331]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1332]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1332]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1333]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1333]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1335]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1335]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1336]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1336]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1337]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1337]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1339]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1339]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1340]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1340]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1342]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1342]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1345]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1345]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1349]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1349]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1351]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1351]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1352]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1352]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1353]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1353]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1355]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1355]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1359]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1359]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1360]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1360]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1363]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1363]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1364]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1364]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1365]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1365]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1373]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1373]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1374]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1374]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1375]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1375]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1377]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1377]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1380]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1380]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1382]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1382]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1383]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1383]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1384]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1384]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1387]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1387]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1391]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1391]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1392]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1392]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1393]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1393]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1396]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1396]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1397]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1397]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1398]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1398]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1399]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1399]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1401]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1401]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1406]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1406]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1408]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1408]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1409]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1409]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1410]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1410]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1411]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1411]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1424]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1424]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1428]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1428]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1429]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1429]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1431]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1431]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1435]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1435]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1444]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1444]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1449]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1449]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1452]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1452]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1453]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1453]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1454]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1454]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1455]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1455]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1456]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1456]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1458]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1458]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1459]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1459]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1460]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1460]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1461]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1461]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1465]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1465]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1466]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1466]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1468]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1468]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1470]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1470]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1471]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1471]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1474]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1474]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1475]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1475]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1477]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1477]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1478]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1478]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1481]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1481]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1483]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1483]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1484]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1484]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1485]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1485]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1487]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1487]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1488]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1488]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1489]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1489]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1490]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1490]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1491]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1491]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1496]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1496]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1500]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1500]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1502]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1502]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1505]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1505]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1506]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1506]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1508]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1508]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1511]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1511]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1512]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1512]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1519]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1519]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1528]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1528]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1529]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1529]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1530]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1530]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1533]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1533]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1535]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1535]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1538]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1538]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1540]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1540]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1544]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1544]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1550]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1550]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1551]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1551]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1553]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1553]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1554]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1554]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1557]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1557]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1559]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1559]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1560]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1560]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1563]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1563]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1565]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1565]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1568]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1568]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1569]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1569]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1570]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1570]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1572]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1572]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1576]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1576]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1578]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1578]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1579]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1579]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1582]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1582]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1583]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1583]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1585]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1585]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1586]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1586]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1588]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1588]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1591]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1591]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1593]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1593]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1594]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1594]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1597]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1597]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1600]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1600]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1602]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1602]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1605]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1605]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1608]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1608]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1609]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1609]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1611]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1611]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1619]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1619]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1620]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1620]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1621]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1621]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1623]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1623]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1626]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1626]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1630]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1630]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1632]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1632]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1634]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1634]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1635]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1635]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1637]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1637]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1640]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1640]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1642]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1642]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1647]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1647]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1648]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1648]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1650]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1650]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1651]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1651]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1652]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1652]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1655]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1655]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1656]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1656]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1657]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1657]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1658]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1658]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1659]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1659]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1660]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1660]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1665]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1665]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1667]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1667]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1670]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1670]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1671]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1671]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1672]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1672]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1674]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1674]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1675]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1675]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1676]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1676]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1681]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1681]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1682]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1682]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1685]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1685]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1690]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1690]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1691]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1691]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1694]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1694]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1703]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1703]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1704]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1704]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1709]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1709]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1712]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1712]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1713]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1713]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1714]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1714]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1717]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1717]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1721]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1721]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1727]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1727]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1728]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1728]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1730]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1730]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1736]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1736]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1737]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1737]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1739]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1739]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1742]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1742]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1747]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1747]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1750]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1750]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1751]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1751]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1758]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1758]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1764]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1764]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1775]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1775]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1776]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1776]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1777]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1777]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1781]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1781]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1783]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1783]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1787]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1787]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1790]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1790]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1792]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1792]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1794]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1794]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1795]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1795]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1796]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1796]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1797]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1797]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1798]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1798]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1803]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1803]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1804]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1804]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1806]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1806]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1809]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1809]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1810]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1810]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1811]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1811]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1817]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1817]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1823]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1823]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1828]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1828]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1832]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1832]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1838]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1838]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1839]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1839]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1842]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1842]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1843]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1843]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1844]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1844]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1845]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1845]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1854]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1854]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1855]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1855]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1857]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1857]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1860]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1860]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1865]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1865]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1873]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1873]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1874]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1874]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1875]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1875]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1876]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1876]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1878]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1878]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1881]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1881]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1884]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1884]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1887]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1887]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1893]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1893]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1896]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1896]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1903]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1903]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1904]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1904]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1905]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1905]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1910]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1910]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1914]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1914]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1916]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1916]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1918]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1918]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1919]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1919]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1924]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1924]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1927]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1927]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1929]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1929]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1930]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1930]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1937]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1937]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1939]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1939]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1940]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1940]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1941]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1941]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1942]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1942]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1949]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1949]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1950]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1950]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1953]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1953]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1955]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1955]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1956]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1956]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1961]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1961]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1965]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1965]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1967]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1967]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1974]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1974]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1975]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1975]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1979]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1979]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1987]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1987]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1988]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1988]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1993]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1993]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1995]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1995]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[1997]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[1997]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[2002]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[2002]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[2003]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[2003]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[2004]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[2004]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[2019]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[2019]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[2020]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[2020]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[2022]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[2022]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[2023]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[2023]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[2024]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[2024]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[2026]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[2026]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[2031]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[2031]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[2032]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[2032]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[2033]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[2033]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[2047]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane[2047]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[1]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[2]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[4]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[10]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[10]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[11]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[13]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[17]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[17]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[21]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[21]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[25]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[25]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[26]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[26]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[28]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[28]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[29]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[29]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[30]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[30]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[31]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[31]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[32]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[32]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[34]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[34]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[35]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[35]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[36]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[36]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[37]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[37]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[38]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[38]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[41]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[41]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[42]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[42]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[43]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[43]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[44]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[44]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[46]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[46]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[47]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[47]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[56]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[56]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[58]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[58]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[62]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[62]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[63]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[63]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[64]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[64]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[67]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[67]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[68]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[68]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[69]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[69]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[72]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[72]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[73]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[73]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[74]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[74]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[76]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[76]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[77]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[77]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[78]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[78]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[79]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|active_lane_tags[79]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|burst_count[0]                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|burst_count[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|burst_count[2]                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|burst_count[2]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|burst_state[2]                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|burst_state[2]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|burst_state[4]                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|burst_state[4]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|burst_state[6]                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|burst_state[6]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|burst_state[7]                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|burst_state[7]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[0]                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[0]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[4]                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[4]~DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[14]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[14]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[15]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[15]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[16]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[16]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[19]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[19]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[23]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[23]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[24]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[24]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[26]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[26]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[27]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[27]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[28]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[28]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[34]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[34]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[35]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[35]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[36]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[36]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[40]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[40]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[41]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[41]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[44]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[44]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[45]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[45]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[46]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[46]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[49]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[49]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[51]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[51]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[52]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[52]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[54]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[54]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[56]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[56]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[57]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[57]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[62]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[62]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[64]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[64]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[67]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[67]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[70]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[70]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[72]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[72]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[73]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[73]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[75]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[75]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[78]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[78]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[81]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[81]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[83]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[83]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[84]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[84]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[88]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[88]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[89]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[89]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[90]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[90]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[91]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[91]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[92]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[92]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[95]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[95]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[98]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[98]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[99]                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[99]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[100]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[100]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[101]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[101]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[102]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[102]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[103]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[103]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[106]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[106]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[108]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[108]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[109]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[109]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[113]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[113]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[114]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[114]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[118]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[118]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[119]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[119]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[120]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[120]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[121]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[121]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[127]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[127]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[130]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[130]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[131]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[131]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[134]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[134]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[136]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[136]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[139]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[139]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[141]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[141]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[143]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[143]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[145]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[145]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[147]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[147]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[149]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[149]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[151]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[151]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[152]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[152]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[154]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[154]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[161]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[161]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[162]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[162]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[180]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[180]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[182]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[182]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[184]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[184]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[185]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[185]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[187]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[187]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[189]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[189]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[191]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[191]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[194]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[194]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[195]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[195]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[196]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[196]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[198]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[198]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[200]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[200]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[201]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[201]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[202]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[202]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[206]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[206]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[207]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[207]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[208]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[208]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[209]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[209]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[210]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[210]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[213]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[213]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[215]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[215]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[219]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[219]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[221]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[221]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[222]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[222]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[232]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[232]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[234]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[234]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[237]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[237]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[238]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[238]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[239]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[239]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[240]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[240]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[241]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[241]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[242]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[242]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[246]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[246]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[249]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[249]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[252]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[252]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[256]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[256]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[257]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[257]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[262]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[262]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[266]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[266]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[269]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[269]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[270]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[270]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[272]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[272]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[273]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[273]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[276]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[276]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[278]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[278]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[279]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[279]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[280]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[280]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[287]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[287]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[290]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[290]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[292]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[292]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[294]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[294]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[299]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[299]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[303]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[303]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[304]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[304]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[305]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[305]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[309]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[309]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[310]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[310]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[314]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[314]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[325]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[325]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[328]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[328]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[330]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[330]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[332]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[332]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[334]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[334]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[335]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[335]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[337]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[337]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[338]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[338]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[339]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[339]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[340]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[340]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[343]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[343]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[348]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[348]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[351]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[351]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[353]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[353]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[354]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[354]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[356]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[356]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[358]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[358]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[363]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[363]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[364]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[364]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[365]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[365]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[366]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[366]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[368]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[368]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[369]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[369]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[371]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[371]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[377]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[377]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[379]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[379]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[381]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[381]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[383]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[383]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[385]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[385]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[387]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[387]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[389]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[389]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[395]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[395]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[397]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[397]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[398]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[398]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[399]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[399]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[401]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[401]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[403]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[403]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[406]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[406]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[410]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[410]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[412]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[412]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[413]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[413]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[415]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[415]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[418]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[418]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[419]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[419]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[420]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[420]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[422]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[422]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[424]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[424]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[426]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[426]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[429]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[429]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[430]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[430]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[433]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[433]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[437]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[437]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[438]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[438]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[440]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[440]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[442]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[442]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[443]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[443]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[444]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[444]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[445]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[445]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[449]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[449]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[452]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[452]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[457]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[457]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[459]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[459]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[460]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[460]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[465]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[465]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[466]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[466]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[467]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[467]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[468]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[468]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[471]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[471]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[473]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[473]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[478]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[478]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[482]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[482]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[484]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[484]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[485]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[485]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[486]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[486]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[488]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[488]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[494]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[494]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[495]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[495]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[497]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[497]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[498]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[498]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[501]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[501]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[504]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[504]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[507]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[507]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[508]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[508]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[510]                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[510]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|transfer_state[0]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|transfer_state[0]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|transfer_state[1]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|transfer_state[1]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|miss_recovery                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|miss_recovery~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|tag_t[3]                                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|tag_t[3]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|tag_t[13]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|tag_t[13]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|tag_t[15]                                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|tag_t[15]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[0][1]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[0][1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[0][2]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[0][2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[2][1]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[2][1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[3][0]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[3][0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[3][2]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[3][2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[5][2]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[5][2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[6][1]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[6][1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[7][1]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[7][1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[7][2]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[7][2]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[8][1]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[8][1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[9][1]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[9][1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[9][3]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[9][3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[10][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[10][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[10][2]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[10][2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[10][3]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[10][3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[11][2]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[11][2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[12][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[12][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[13][2]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[13][2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[14][3]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[14][3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[15][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[15][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[16][0]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[16][0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[16][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[16][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[17][3]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[17][3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[18][2]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[18][2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[19][0]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[19][0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[19][2]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[19][2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[19][3]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[19][3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[20][2]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[20][2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[21][0]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[21][0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[21][2]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[21][2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[21][3]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[21][3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[23][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[23][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[24][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[24][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[25][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[25][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[25][2]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[25][2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[28][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[28][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[29][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[29][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[31][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[31][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[32][2]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[32][2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[33][0]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[33][0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[33][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[33][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[34][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[34][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[34][2]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[34][2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[35][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[35][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[35][3]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[35][3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[36][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[36][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[37][2]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[37][2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[37][3]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[37][3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[38][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[38][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[38][3]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[38][3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[40][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[40][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[40][2]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[40][2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[41][2]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[41][2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[42][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[42][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[42][2]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[42][2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[42][3]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[42][3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[43][3]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[43][3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[44][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[44][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[45][2]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[45][2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[45][3]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[45][3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[46][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[46][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[46][2]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[46][2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[47][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[47][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[47][2]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[47][2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[47][3]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[47][3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[48][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[48][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[53][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[53][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[56][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[56][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[56][2]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[56][2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[56][3]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[56][3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[57][0]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[57][0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[57][2]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[57][2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[57][3]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[57][3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[58][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[58][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[58][3]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[58][3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[60][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[60][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[63][1]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[63][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]_OTERM627                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]_OTERM627~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]_OTERM633                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]_OTERM633~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]_OTERM1113                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]_OTERM1113~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]_OTERM1081                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]_OTERM1081~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA_OTERM3                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA_OTERM3~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA_OTERM17                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA_OTERM17~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA_OTERM19                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA_OTERM19~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT_OTERM13                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT_OTERM13~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_valid~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_esc~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]~DUPLICATE                                                                                         ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]~DUPLICATE                                                                                         ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]~DUPLICATE                                                                                         ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle~DUPLICATE                                                                                                                               ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc~DUPLICATE                                                                                           ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2~DUPLICATE                                                                                                                                ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1~DUPLICATE                                                                                                                                     ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2~DUPLICATE                                                                                                                                     ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]~DUPLICATE                                                                                                                                       ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[3]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[3]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[5]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[5]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]~DUPLICATE                                                                                                                               ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]~DUPLICATE                                                                                                                               ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid~DUPLICATE                                                                                                                                 ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]~DUPLICATE                                                                                                                            ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~DUPLICATE                                                                                                                                     ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA~DUPLICATE                                                                                                                             ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~DUPLICATE                                                                                                                         ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]~DUPLICATE                                                                                                                        ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]~DUPLICATE                                                                                                                        ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~DUPLICATE                                                                                                                        ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]~DUPLICATE                                                                                                            ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]~DUPLICATE                                                                                                            ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1~DUPLICATE                                                                                                                             ;                  ;                       ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|out_valid                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|out_valid~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][78]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]_OTERM115                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem_used[1]_OTERM115~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                                                           ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                           ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                     ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                                           ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                   ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:instruction_cache_0_memory_agent|hold_waitrequest                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:instruction_cache_0_memory_agent|hold_waitrequest~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[3]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[3]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[6]                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[6]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[11]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[11]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[14]                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[14]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|burstcount_register_lint[3]                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|burstcount_register_lint[3]~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|burstcount_register_lint[6]                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|burstcount_register_lint[6]~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|end_begintransfer                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|end_begintransfer~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0]_OTERM151                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0]_OTERM151~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_text_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_text_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|last_channel[2]                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|last_channel[2]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[0]_OTERM589                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[0]_OTERM589~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[2]_OTERM599                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[2]_OTERM599~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[2]_OTERM601                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[2]_OTERM601~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|pending_response_count[0]_OTERM593                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|pending_response_count[0]_OTERM593~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[2]                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg[2]~DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|count[0]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_to_riscv_sdram_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_to_riscv_sdram_s1_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter|use_reg_OTERM261                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter|use_reg_OTERM261~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]_OTERM975                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]_OTERM975~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002|packet_in_progress                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002|packet_in_progress~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[0]                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[1]                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|i_state.001                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|i_state.001~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|i_state.010                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|i_state.010~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|i_state.101                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|i_state.101~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|i_state.111                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|i_state.111~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|init_done                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|init_done~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_count[1]                                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|m_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_state.000000001                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|m_state.000000001~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_state.000000100                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|m_state.000000100~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_state.000001000                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|m_state.000001000~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_state.000010000                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|m_state.000010000~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_state.001000000                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|m_state.001000000~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_state.010000000                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|m_state.010000000~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_state.100000000                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|m_state.100000000~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entries[0]_OTERM201_OTERM1217                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entries[0]_OTERM201_OTERM1217~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[9]_OTERM691                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|entry_1[9]_OTERM691~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|rd_address                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|rd_address~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|refresh_counter[3]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|refresh_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|refresh_counter[5]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|refresh_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|refresh_counter[11]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|refresh_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; platform:u0|platform_riscv_sdram:riscv_sdram|refresh_request                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|platform_riscv_sdram:riscv_sdram|refresh_request~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|has_request_sent_OTERM225                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface|has_request_sent_OTERM225~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~33                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~33DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~34                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~34DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~36                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~36DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~39                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~39DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~41                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~41DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~46                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~46DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~55                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~55DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~60                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~60DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~62                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~62DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~64                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~64DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~65                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~65DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~66                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~66DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~69                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~69DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~70                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~70DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~79                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~79DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~80                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~80DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~85                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~85DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~86                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~86DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~87                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~87DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~90                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~90DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~91                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~91DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~92                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~92DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~93                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~93DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~94                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~94DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~99                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~99DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~100                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~100DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~102                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~102DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~111                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~111DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~124                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~124DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~126                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~126DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~127                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~127DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~129                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~129DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~137                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~137DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~144                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~144DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~153                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~153DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~159                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~159DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~161                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~161DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~163                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~163DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~172                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~172DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~178                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~178DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~179                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~179DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~180                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~180DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~183                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~183DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~185                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~185DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~187                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~187DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~189                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~189DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~190                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~190DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~195                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~195DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~204                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~204DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~208                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~208DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~209                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~209DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~210                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~210DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~217                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~217DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~218                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~218DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~219                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~219DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~220                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~220DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~224                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~224DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~228                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~228DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~229                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~229DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~230                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~230DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~231                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~231DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~233                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~233DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~241                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~241DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~243                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~243DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~246                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~246DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~249                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~249DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~251                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~251DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~253                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~253DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~255                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~255DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~257                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~257DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~267                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~267DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~268                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~268DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~270                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~270DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~272                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~272DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~277                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~277DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~293                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~293DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~309                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~309DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~317                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~317DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~324                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~324DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~331                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~331DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~333                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~333DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~336                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~336DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~343                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~343DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~348                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~348DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~371                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~371DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~375                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~375DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~377                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~377DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~380                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~380DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~400                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~400DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~405                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~405DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~419                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~419DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~423                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~423DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~425                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~425DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~430                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~430DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~436                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~436DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~437                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~437DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~438                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~438DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~444                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~444DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~445                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~445DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~446                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~446DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~455                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~455DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~460                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~460DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~475                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~475DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~478                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~478DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~481                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~481DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~485                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~485DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~486                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~486DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~487                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~487DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~488                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~488DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~489                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~489DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~491                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~491DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~492                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~492DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~494                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~494DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~497                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~497DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~502                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~502DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~505                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~505DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~511                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~511DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~515                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~515DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~517                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~517DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~523                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~523DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~527                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~527DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~537                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~537DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~544                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~544DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~547                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~547DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~548                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~548DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~550                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~550DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~558                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~558DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~561                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~561DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~562                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~562DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~565                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~565DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~569                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~569DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~570                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~570DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~577                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~577DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~580                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~580DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~582                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~582DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~587                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~587DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~591                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~591DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~602                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~602DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~611                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~611DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~612                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~612DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~615                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~615DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~616                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~616DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~619                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~619DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~621                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~621DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~625                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~625DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~626                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~626DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~627                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~627DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~629                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~629DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~630                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~630DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~636                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~636DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~638                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~638DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~654                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~654DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~656                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~656DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~664                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~664DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~671                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~671DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~674                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~674DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~678                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~678DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~680                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~680DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~687                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~687DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~688                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~688DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~691                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~691DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~694                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~694DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~696                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~696DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~698                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~698DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~699                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~699DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~700                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~700DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~701                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~701DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~706                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~706DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~711                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~711DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~712                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~712DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~718                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~718DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~721                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~721DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~723                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~723DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~725                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~725DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~728                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~728DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~729                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~729DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~735                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~735DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~736                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~736DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~740                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~740DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~742                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~742DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~743                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~743DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~746                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~746DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~754                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~754DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~756                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~756DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~757                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~757DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~758                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~758DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~759                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~759DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~760                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~760DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~764                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~764DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~765                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~765DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~769                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~769DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~774                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~774DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~776                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~776DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~787                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~787DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~795                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~795DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~797                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~797DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~802                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~802DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~805                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~805DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~806                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~806DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~819                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~819DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~826                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~826DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~827                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~827DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~837                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~837DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~839                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~839DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~843                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~843DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~858                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~858DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~861                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~861DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~866                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~866DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~868                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~868DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~871                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~871DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~874                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~874DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~889                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~889DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~891                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~891DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~900                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~900DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~902                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~902DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~909                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~909DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~910                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~910DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~919                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~919DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~921                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~921DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~925                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~925DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~928                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~928DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~930                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~930DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~932                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~932DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~938                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~938DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~942                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~942DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~944                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~944DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~950                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~950DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~951                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~951DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~955                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~955DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~960                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~960DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~962                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~962DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~973                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~973DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~980                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~980DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~983                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~983DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~988                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~988DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~989                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~989DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~990                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~990DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~991                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~991DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~992                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~992DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~993                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~993DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~999                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~999DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~1001                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~1001DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~1006                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~1006DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~1008                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~1008DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~1010                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~1010DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~1011                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~1011DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~1017                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~1017DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~1018                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~1018DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~1021                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~1021DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[22]                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[22]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; platform:u0|riscv_core:riscv_simple_sv_0|text_memory_interface:text_memory_interface|stored_inst[1]                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; platform:u0|riscv_core:riscv_simple_sv_0|text_memory_interface:text_memory_interface|stored_inst[1]~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]~DUPLICATE                            ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277]                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[312]                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[312]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323]                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[331]                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[331]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[337]                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[337]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[363]                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[363]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[398]                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[398]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[408]                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[408]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[410]                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[410]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[450]                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[450]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[503]                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[503]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[507]                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[507]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[508]                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[508]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[517]                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[517]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pai:auto_generated|counter_reg_bit[0]                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pai:auto_generated|counter_reg_bit[0]~DUPLICATE                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pai:auto_generated|counter_reg_bit[1]                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pai:auto_generated|counter_reg_bit[1]~DUPLICATE                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[4]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[4]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[6]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[6]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[1]                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[1]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[2]                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[2]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                               ;
+-----------------------------+----------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity       ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; platform_riscv_sdram ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; platform_riscv_sdram ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; platform_riscv_sdram ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; platform_riscv_sdram ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; platform_riscv_sdram ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; platform_riscv_sdram ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; platform_riscv_sdram ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; platform_riscv_sdram ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; platform_riscv_sdram ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; platform_riscv_sdram ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; platform_riscv_sdram ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; platform_riscv_sdram ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; platform_riscv_sdram ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; platform_riscv_sdram ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; platform_riscv_sdram ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; platform_riscv_sdram ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; platform_riscv_sdram ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; platform_riscv_sdram ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; platform_riscv_sdram ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; platform_riscv_sdram ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; platform_riscv_sdram ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; platform_riscv_sdram ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; platform_riscv_sdram ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; platform_riscv_sdram ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; platform_riscv_sdram ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; platform_riscv_sdram ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; platform_riscv_sdram ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; platform_riscv_sdram ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; platform_riscv_sdram ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; platform_riscv_sdram ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; platform_riscv_sdram ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; platform_riscv_sdram ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+----------------------+--------------+------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 26884 ) ; 0.00 % ( 0 / 26884 )       ; 0.00 % ( 0 / 26884 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 26884 ) ; 0.00 % ( 0 / 26884 )       ; 0.00 % ( 0 / 26884 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 23689 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 227 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 2946 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 22 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 8,769 / 32,070        ; 27 %  ;
; ALMs needed [=A-B+C]                                        ; 8,769                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 10,370 / 32,070       ; 32 %  ;
;         [a] ALMs used for LUT logic and registers           ; 4,056                 ;       ;
;         [b] ALMs used for LUT logic                         ; 4,263                 ;       ;
;         [c] ALMs used for registers                         ; 2,051                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,782 / 32,070        ; 6 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 181 / 32,070          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 148                   ;       ;
;         [c] Due to LAB input limits                         ; 33                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,459 / 3,207         ; 45 %  ;
;     -- Logic LABs                                           ; 1,459                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 12,607                ;       ;
;     -- 7 input functions                                    ; 475                   ;       ;
;     -- 6 input functions                                    ; 4,206                 ;       ;
;     -- 5 input functions                                    ; 804                   ;       ;
;     -- 4 input functions                                    ; 1,060                 ;       ;
;     -- <=3 input functions                                  ; 6,062                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 2,045                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 13,884                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 12,213 / 64,140       ; 19 %  ;
;         -- Secondary logic registers                        ; 1,671 / 64,140        ; 3 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 12,340                ;       ;
;         -- Routing optimization registers                   ; 1,544                 ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 109 / 457             ; 24 %  ;
;     -- Clock pins                                           ; 6 / 8                 ; 75 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 69                    ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 254 / 397             ; 64 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,732,032 / 4,065,280 ; 43 %  ;
; Total block memory implementation bits                      ; 2,600,960 / 4,065,280 ; 64 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 87                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 2                     ;       ;
;     -- Global clocks                                        ; 2 / 16                ; 13 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 14.9% / 14.3% / 17.1% ;       ;
; Peak interconnect usage (total/H/V)                         ; 69.5% / 70.1% / 74.8% ;       ;
; Maximum fan-out                                             ; 12956                 ;       ;
; Highest non-global fan-out                                  ; 2128                  ;       ;
; Total fan-out                                               ; 99694                 ;       ;
; Average fan-out                                             ; 3.42                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                   ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 8322 / 32070 ( 26 % ) ; 82 / 32070 ( < 1 % )  ; 365 / 32070 ( 1 % )            ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 8322                  ; 82                    ; 365                            ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 9061 / 32070 ( 28 % ) ; 98 / 32070 ( < 1 % )  ; 1214 / 32070 ( 4 % )           ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 3889                  ; 26                    ; 142                            ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 4124                  ; 43                    ; 97                             ; 0                              ;
;         [c] ALMs used for registers                         ; 1048                  ; 29                    ; 975                            ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                     ; 0                              ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 920 / 32070 ( 3 % )   ; 16 / 32070 ( < 1 % )  ; 849 / 32070 ( 3 % )            ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 181 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )     ; 0 / 32070 ( 0 % )              ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                     ; 0                              ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 148                   ; 0                     ; 0                              ; 0                              ;
;         [c] Due to LAB input limits                         ; 33                    ; 0                     ; 0                              ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                   ; Low                            ; Low                            ;
;                                                             ;                       ;                       ;                                ;                                ;
; Total LABs:  partially or completely used                   ; 1226 / 3207 ( 38 % )  ; 17 / 3207 ( < 1 % )   ; 270 / 3207 ( 8 % )             ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 1226                  ; 17                    ; 270                            ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Combinational ALUT usage for logic                          ; 12064                 ; 119                   ; 424                            ; 0                              ;
;     -- 7 input functions                                    ; 473                   ; 2                     ; 0                              ; 0                              ;
;     -- 6 input functions                                    ; 4092                  ; 29                    ; 85                             ; 0                              ;
;     -- 5 input functions                                    ; 577                   ; 23                    ; 204                            ; 0                              ;
;     -- 4 input functions                                    ; 1019                  ; 18                    ; 23                             ; 0                              ;
;     -- <=3 input functions                                  ; 5903                  ; 47                    ; 112                            ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 722                   ; 33                    ; 1290                           ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- By type:                                             ;                       ;                       ;                                ;                                ;
;         -- Primary logic registers                          ; 9872 / 64140 ( 15 % ) ; 108 / 64140 ( < 1 % ) ; 2233 / 64140 ( 3 % )           ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 1514 / 64140 ( 2 % )  ; 10 / 64140 ( < 1 % )  ; 147 / 64140 ( < 1 % )          ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                       ;                                ;                                ;
;         -- Design implementation registers                  ; 9881                  ; 108                   ; 2351                           ; 0                              ;
;         -- Routing optimization registers                   ; 1505                  ; 10                    ; 29                             ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
;                                                             ;                       ;                       ;                                ;                                ;
; Virtual pins                                                ; 0                     ; 0                     ; 0                              ; 0                              ;
; I/O pins                                                    ; 106                   ; 0                     ; 0                              ; 3                              ;
; I/O registers                                               ; 69                    ; 0                     ; 0                              ; 0                              ;
; Total block memory bits                                     ; 1709888               ; 0                     ; 22144                          ; 0                              ;
; Total block memory implementation bits                      ; 2549760               ; 0                     ; 51200                          ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 249 / 397 ( 62 % )    ; 0 / 397 ( 0 % )       ; 5 / 397 ( 1 % )                ; 0 / 397 ( 0 % )                ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                ; 2 / 116 ( 1 % )                ;
; Double data rate I/O input circuitry                        ; 16 / 400 ( 4 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 37 / 400 ( 9 % )      ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )                ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 425 ( 3 % )      ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )                ; 0 / 425 ( 0 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 1 / 6 ( 16 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                 ; 2 / 54 ( 3 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                  ; 1 / 6 ( 16 % )                 ;
;                                                             ;                       ;                       ;                                ;                                ;
; Connections                                                 ;                       ;                       ;                                ;                                ;
;     -- Input Connections                                    ; 11948                 ; 172                   ; 2989                           ; 1                              ;
;     -- Registered Input Connections                         ; 11468                 ; 126                   ; 2510                           ; 0                              ;
;     -- Output Connections                                   ; 365                   ; 441                   ; 34                             ; 14270                          ;
;     -- Registered Output Connections                        ; 64                    ; 441                   ; 0                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Internal Connections                                        ;                       ;                       ;                                ;                                ;
;     -- Total Connections                                    ; 91801                 ; 1386                  ; 10362                          ; 14329                          ;
;     -- Registered Connections                               ; 40640                 ; 1092                  ; 6737                           ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; External Connections                                        ;                       ;                       ;                                ;                                ;
;     -- Top                                                  ; 32                    ; 220                   ; 344                            ; 11717                          ;
;     -- sld_hub:auto_hub                                     ; 220                   ; 20                    ; 217                            ; 156                            ;
;     -- sld_signaltap:auto_signaltap_0                       ; 344                   ; 217                   ; 64                             ; 2398                           ;
;     -- hard_block:auto_generated_inst                       ; 11717                 ; 156                   ; 2398                           ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Partition Interface                                         ;                       ;                       ;                                ;                                ;
;     -- Input Ports                                          ; 46                    ; 78                    ; 588                            ; 6                              ;
;     -- Output Ports                                         ; 254                   ; 95                    ; 361                            ; 12                             ;
;     -- Bidir Ports                                          ; 16                    ; 0                     ; 0                              ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Registered Ports                                            ;                       ;                       ;                                ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                     ; 116                            ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 50                    ; 347                            ; 0                              ;
;                                                             ;                       ;                       ;                                ;                                ;
; Port Connectivity                                           ;                       ;                       ;                                ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 4                     ; 12                             ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 35                    ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                     ; 20                             ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                     ; 1                              ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 53                    ; 177                            ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 58                    ; 191                            ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 52                    ; 349                            ; 0                              ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                               ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; CLOCK2_50 ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK3_50 ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK4_50 ; K14   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50  ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]    ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]    ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[2]    ; W15   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[3]    ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]     ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]     ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]     ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]     ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[4]     ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[5]     ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[6]     ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[7]     ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[8]     ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[9]     ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; AE14  ; 3B       ; 24           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; AC14  ; 3B       ; 28           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; AD14  ; 3B       ; 24           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; AF15  ; 3B       ; 32           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; AG13  ; 3B       ; 26           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; AF13  ; 3B       ; 22           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; AF11  ; 3B       ; 18           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; AG11  ; 3B       ; 18           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; AB13  ; 3B       ; 20           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; AE13  ; 3B       ; 22           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; AA13  ; 3B       ; 20           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]       ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]       ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]       ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]       ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]       ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]       ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]       ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]       ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]       ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]       ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]       ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]       ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]       ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]       ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]       ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]       ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]       ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]       ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]       ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]       ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]       ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]       ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]       ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]       ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]       ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]       ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]       ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]       ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]       ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]       ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]       ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]       ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]       ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]       ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]       ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]       ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]       ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]       ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]       ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]       ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]       ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]       ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]       ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]       ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]       ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]       ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]       ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]       ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]       ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]       ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]       ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]       ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                           ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------+
; DRAM_DQ[0]  ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; platform:u0|platform_riscv_sdram:riscv_sdram|oe               ;
; DRAM_DQ[10] ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_10 ;
; DRAM_DQ[11] ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_11 ;
; DRAM_DQ[12] ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_12 ;
; DRAM_DQ[13] ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_13 ;
; DRAM_DQ[14] ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_14 ;
; DRAM_DQ[15] ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_15 ;
; DRAM_DQ[1]  ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_1  ;
; DRAM_DQ[2]  ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_2  ;
; DRAM_DQ[3]  ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_3  ;
; DRAM_DQ[4]  ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_4  ;
; DRAM_DQ[5]  ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_5  ;
; DRAM_DQ[6]  ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_6  ;
; DRAM_DQ[7]  ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_7  ;
; DRAM_DQ[8]  ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_8  ;
; DRAM_DQ[9]  ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_9  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 10 / 32 ( 31 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 44 / 48 ( 92 % )  ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 8 / 80 ( 10 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 14 / 16 ( 88 % )  ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 1 / 80 ( 1 % )    ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; DRAM_WE_N                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; CLOCK2_50                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; HEX4[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; HEX5[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; HEX5[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; HEX5[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; DRAM_LDQM                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; HEX3[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; HEX2[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; HEX3[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; HEX5[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; HEX5[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B             ; HEX3[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; SW[7]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; HEX3[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; HEX3[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; HEX2[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; HEX2[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; HEX2[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; SW[8]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; SW[4]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; SW[5]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; HEX3[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; HEX3[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; HEX1[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; HEX2[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; HEX2[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; SW[6]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; SW[9]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; HEX0[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; HEX0[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; HEX0[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; HEX2[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; HEX0[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; HEX1[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; HEX1[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; DRAM_CS_N                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; HEX0[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; HEX0[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; HEX1[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; DRAM_CLK                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; HEX0[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; HEX1[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; HEX1[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; HEX1[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; DRAM_UDQM                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; DRAM_CKE                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; CLOCK4_50                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LEDR[0]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LEDR[2]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LEDR[3]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; HEX4[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; HEX5[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; KEY[2]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LEDR[1]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LEDR[4]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LEDR[5]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LEDR[7]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LEDR[8]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; HEX4[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; HEX4[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; HEX4[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; KEY[3]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; LEDR[6]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LEDR[9]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; HEX4[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; HEX4[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; CLOCK3_50                       ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B             ; HEX5[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; LEDR[0]       ; Missing drive strength and slew rate ;
; LEDR[1]       ; Missing drive strength and slew rate ;
; LEDR[2]       ; Missing drive strength and slew rate ;
; LEDR[3]       ; Missing drive strength and slew rate ;
; LEDR[4]       ; Missing drive strength and slew rate ;
; LEDR[5]       ; Missing drive strength and slew rate ;
; LEDR[6]       ; Missing drive strength and slew rate ;
; LEDR[7]       ; Missing drive strength and slew rate ;
; LEDR[8]       ; Missing drive strength and slew rate ;
; LEDR[9]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[10] ; Missing drive strength and slew rate ;
; DRAM_ADDR[11] ; Missing drive strength and slew rate ;
; DRAM_ADDR[12] ; Missing drive strength and slew rate ;
; DRAM_BA[0]    ; Missing drive strength and slew rate ;
; DRAM_BA[1]    ; Missing drive strength and slew rate ;
; DRAM_CAS_N    ; Missing drive strength and slew rate ;
; DRAM_CLK      ; Missing drive strength and slew rate ;
; DRAM_CS_N     ; Missing drive strength and slew rate ;
; DRAM_LDQM     ; Missing drive strength and slew rate ;
; DRAM_RAS_N    ; Missing drive strength and slew rate ;
; DRAM_UDQM     ; Missing drive strength and slew rate ;
; DRAM_WE_N     ; Missing drive strength and slew rate ;
; DRAM_CKE      ; Missing drive strength and slew rate ;
; HEX0[0]       ; Missing drive strength and slew rate ;
; HEX0[1]       ; Missing drive strength and slew rate ;
; HEX0[2]       ; Missing drive strength and slew rate ;
; HEX0[3]       ; Missing drive strength and slew rate ;
; HEX0[4]       ; Missing drive strength and slew rate ;
; HEX0[5]       ; Missing drive strength and slew rate ;
; HEX0[6]       ; Missing drive strength and slew rate ;
; HEX1[0]       ; Missing drive strength and slew rate ;
; HEX1[1]       ; Missing drive strength and slew rate ;
; HEX1[2]       ; Missing drive strength and slew rate ;
; HEX1[3]       ; Missing drive strength and slew rate ;
; HEX1[4]       ; Missing drive strength and slew rate ;
; HEX1[5]       ; Missing drive strength and slew rate ;
; HEX1[6]       ; Missing drive strength and slew rate ;
; HEX2[0]       ; Missing drive strength and slew rate ;
; HEX2[1]       ; Missing drive strength and slew rate ;
; HEX2[2]       ; Missing drive strength and slew rate ;
; HEX2[3]       ; Missing drive strength and slew rate ;
; HEX2[4]       ; Missing drive strength and slew rate ;
; HEX2[5]       ; Missing drive strength and slew rate ;
; HEX2[6]       ; Missing drive strength and slew rate ;
; HEX3[0]       ; Missing drive strength and slew rate ;
; HEX3[1]       ; Missing drive strength and slew rate ;
; HEX3[2]       ; Missing drive strength and slew rate ;
; HEX3[3]       ; Missing drive strength and slew rate ;
; HEX3[4]       ; Missing drive strength and slew rate ;
; HEX3[5]       ; Missing drive strength and slew rate ;
; HEX3[6]       ; Missing drive strength and slew rate ;
; HEX4[0]       ; Missing drive strength and slew rate ;
; HEX4[1]       ; Missing drive strength and slew rate ;
; HEX4[2]       ; Missing drive strength and slew rate ;
; HEX4[3]       ; Missing drive strength and slew rate ;
; HEX4[4]       ; Missing drive strength and slew rate ;
; HEX4[5]       ; Missing drive strength and slew rate ;
; HEX4[6]       ; Missing drive strength and slew rate ;
; HEX5[0]       ; Missing drive strength and slew rate ;
; HEX5[1]       ; Missing drive strength and slew rate ;
; HEX5[2]       ; Missing drive strength and slew rate ;
; HEX5[3]       ; Missing drive strength and slew rate ;
; HEX5[4]       ; Missing drive strength and slew rate ;
; HEX5[5]       ; Missing drive strength and slew rate ;
; HEX5[6]       ; Missing drive strength and slew rate ;
; DRAM_DQ[0]    ; Missing drive strength and slew rate ;
; DRAM_DQ[1]    ; Missing drive strength and slew rate ;
; DRAM_DQ[2]    ; Missing drive strength and slew rate ;
; DRAM_DQ[3]    ; Missing drive strength and slew rate ;
; DRAM_DQ[4]    ; Missing drive strength and slew rate ;
; DRAM_DQ[5]    ; Missing drive strength and slew rate ;
; DRAM_DQ[6]    ; Missing drive strength and slew rate ;
; DRAM_DQ[7]    ; Missing drive strength and slew rate ;
; DRAM_DQ[8]    ; Missing drive strength and slew rate ;
; DRAM_DQ[9]    ; Missing drive strength and slew rate ;
; DRAM_DQ[10]   ; Missing drive strength and slew rate ;
; DRAM_DQ[11]   ; Missing drive strength and slew rate ;
; DRAM_DQ[12]   ; Missing drive strength and slew rate ;
; DRAM_DQ[13]   ; Missing drive strength and slew rate ;
; DRAM_DQ[14]   ; Missing drive strength and slew rate ;
; DRAM_DQ[15]   ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                                               ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                                                               ; Integer PLL                ;
;     -- PLL Location                                                                                                                                           ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                                                                ; none                       ;
;     -- PLL Bandwidth                                                                                                                                          ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                ; 1200000 to 600000 Hz       ;
;     -- Reference Clock Frequency                                                                                                                              ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                             ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                      ; 500.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                                     ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                                      ; 30.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                      ; 80.000000 MHz              ;
;     -- PLL Enable                                                                                                                                             ; On                         ;
;     -- PLL Fractional Division                                                                                                                                ; N/A                        ;
;     -- M Counter                                                                                                                                              ; 20                         ;
;     -- N Counter                                                                                                                                              ; 2                          ;
;     -- PLL Refclk Select                                                                                                                                      ;                            ;
;             -- PLL Refclk Select Location                                                                                                                     ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                             ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                             ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                                ; N/A                        ;
;             -- CORECLKIN source                                                                                                                               ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                             ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                              ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                               ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                                                                ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                                ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                     ;                            ;
;         -- platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                                         ; 50.0 MHz                   ;
;             -- Output Clock Location                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                         ; Off                        ;
;             -- Duty Cycle                                                                                                                                     ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                    ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                      ; 10                         ;
;             -- C Counter PH Mux PRST                                                                                                                          ; 0                          ;
;             -- C Counter PRST                                                                                                                                 ; 1                          ;
;         -- platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                                         ; 50.0 MHz                   ;
;             -- Output Clock Location                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y21_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                         ; Off                        ;
;             -- Duty Cycle                                                                                                                                     ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                    ; 306.000000 degrees         ;
;             -- C Counter                                                                                                                                      ; 10                         ;
;             -- C Counter PH Mux PRST                                                                                                                          ; 4                          ;
;             -- C Counter PRST                                                                                                                                 ; 9                          ;
;                                                                                                                                                               ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                              ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; |riscv_test                                                                                                                             ; 8768.5 (0.8)         ; 10369.6 (0.8)                    ; 1781.1 (0.0)                                      ; 180.0 (0.0)                      ; 0.0 (0.0)            ; 12607 (2)           ; 13884 (0)                 ; 69 (69)       ; 1732032           ; 254   ; 0          ; 109  ; 0            ; |riscv_test                                                                                                                                                                                                                                                                                                                                            ; riscv_test                               ; work         ;
;    |platform:u0|                                                                                                                        ; 8321.2 (0.0)         ; 9059.3 (0.0)                     ; 918.1 (0.0)                                       ; 180.0 (0.0)                      ; 0.0 (0.0)            ; 12062 (0)           ; 11386 (0)                 ; 0 (0)         ; 1709888           ; 249   ; 0          ; 0    ; 0            ; |riscv_test|platform:u0                                                                                                                                                                                                                                                                                                                                ; platform                                 ; platform     ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                         ; altera_reset_controller                  ; platform     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer                ; platform     ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 3.0 (2.5)            ; 8.3 (5.5)                        ; 5.3 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 17 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                     ; altera_reset_controller                  ; platform     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                      ; altera_reset_synchronizer                ; platform     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                          ; altera_reset_synchronizer                ; platform     ;
;       |instruction_cache:instruction_cache_0|                                                                                           ; 5892.9 (5048.6)      ; 6186.0 (5221.8)                  ; 397.2 (274.7)                                     ; 104.1 (101.5)                    ; 0.0 (0.0)            ; 8621 (5947)         ; 8439 (7663)               ; 0 (0)         ; 136384            ; 55    ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0                                                                                                                                                                                                                                                                                          ; instruction_cache                        ; platform     ;
;          |altsyncram:LRU_rtl_0|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|altsyncram:LRU_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                               ; work         ;
;             |altsyncram_dfo1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|altsyncram:LRU_rtl_0|altsyncram_dfo1:auto_generated                                                                                                                                                                                                                                      ; altsyncram_dfo1                          ; work         ;
;          |altsyncram:MEM_T_rtl_0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5120              ; 4     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_T_rtl_0                                                                                                                                                                                                                                                                   ; altsyncram                               ; work         ;
;             |altsyncram_nio1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5120              ; 4     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_T_rtl_0|altsyncram_nio1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_nio1                          ; work         ;
;          |altsyncram:MEM_rtl_0|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 50    ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_rtl_0                                                                                                                                                                                                                                                                     ; altsyncram                               ; work         ;
;             |altsyncram_3po1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 50    ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_rtl_0|altsyncram_3po1:auto_generated                                                                                                                                                                                                                                      ; altsyncram_3po1                          ; work         ;
;          |get_position_for_new_lane:get_lane_to_replace|                                                                                ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|get_position_for_new_lane:get_lane_to_replace                                                                                                                                                                                                                                            ; get_position_for_new_lane                ; platform     ;
;          |get_tag_index:get_lane_add_and_tag_hit|                                                                                       ; 23.9 (23.9)          ; 23.4 (23.4)                      ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 39 (39)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|get_tag_index:get_lane_add_and_tag_hit                                                                                                                                                                                                                                                   ; get_tag_index                            ; platform     ;
;          |instruction_cache_memory:memory_interface|                                                                                    ; 282.8 (282.8)        ; 305.8 (305.8)                    ; 25.1 (25.1)                                       ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 504 (504)           ; 776 (776)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface                                                                                                                                                                                                                                                ; instruction_cache_memory                 ; platform     ;
;          |update_data_lane:get_new_data_lane|                                                                                           ; 512.2 (512.2)        ; 609.5 (609.5)                    ; 97.2 (97.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2048 (2048)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|update_data_lane:get_new_data_lane                                                                                                                                                                                                                                                       ; update_data_lane                         ; platform     ;
;          |update_tag_lane:get_new_tag_lane|                                                                                             ; 20.0 (20.0)          ; 23.8 (23.8)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (80)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|instruction_cache:instruction_cache_0|update_tag_lane:get_new_tag_lane                                                                                                                                                                                                                                                         ; update_tag_lane                          ; platform     ;
;       |platform_jtag_master:jtag_master|                                                                                                ; 412.3 (0.0)          ; 493.8 (0.0)                      ; 84.8 (0.0)                                        ; 3.3 (0.0)                        ; 0.0 (0.0)            ; 654 (0)             ; 628 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master                                                                                                                                                                                                                                                                                               ; platform_jtag_master                     ; platform     ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 189.4 (0.0)          ; 217.9 (0.0)                      ; 31.4 (0.0)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 306 (0)             ; 290 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                     ; altera_avalon_packets_to_master          ; platform     ;
;             |packets_to_master:p2m|                                                                                                     ; 189.4 (189.4)        ; 217.9 (217.9)                    ; 31.4 (31.4)                                       ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 306 (306)           ; 290 (290)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                               ; packets_to_master                        ; platform     ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 14.1 (14.1)          ; 14.4 (14.4)                      ; 0.4 (0.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 26 (26)             ; 18 (18)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                    ; platform     ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                               ; altsyncram                               ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                ; altsyncram_g0n1                          ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 6.8 (6.8)            ; 9.1 (9.1)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                         ; altera_avalon_st_bytes_to_packets        ; platform     ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 188.5 (0.0)          ; 237.6 (0.0)                      ; 49.2 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 283 (0)             ; 288 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                              ; altera_avalon_st_jtag_interface          ; platform     ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 187.2 (0.0)          ; 236.4 (0.0)                      ; 49.3 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 280 (0)             ; 288 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                            ; altera_jtag_dc_streaming                 ; platform     ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 13.2 (4.3)           ; 24.8 (9.2)                       ; 11.5 (5.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 51 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                ; altera_avalon_st_clock_crosser           ; platform     ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 7.5 (7.5)            ; 11.3 (11.3)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                    ; altera_avalon_st_pipeline_base           ; platform     ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.2 (0.2)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                           ; altera_std_synchronizer_nocut            ; platform     ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 1.2 (1.2)            ; 3.2 (3.2)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                           ; altera_std_synchronizer_nocut            ; platform     ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1.3 (1.1)            ; 13.0 (8.5)                       ; 11.8 (7.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                     ; altera_jtag_src_crosser                  ; platform     ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 0.2 (0.2)            ; 4.5 (0.5)                        ; 4.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                          ; altera_jtag_control_signal_crosser       ; platform     ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                     ; altera_std_synchronizer                  ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 172.0 (166.4)        ; 197.6 (185.3)                    ; 25.7 (19.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 269 (262)           ; 207 (187)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                       ; altera_jtag_streaming                    ; platform     ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 1.2 (1.2)            ; 1.4 (1.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                          ; altera_avalon_st_idle_inserter           ; platform     ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 2.2 (2.2)            ; 3.2 (3.2)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                            ; altera_avalon_st_idle_remover            ; platform     ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                              ; altera_std_synchronizer                  ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                     ; altera_std_synchronizer                  ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                             ; altera_std_synchronizer                  ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.9 (0.9)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                  ; altera_std_synchronizer                  ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                       ; altera_std_synchronizer                  ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                    ; altera_jtag_sld_node                     ; platform     ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                  ; sld_virtual_jtag_basic                   ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 13.3 (13.3)          ; 13.3 (13.3)                      ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 25 (25)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                         ; altera_avalon_st_packets_to_bytes        ; platform     ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                        ; altera_reset_controller                  ; platform     ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                             ; altera_reset_synchronizer                ; platform     ;
;       |platform_ledr:ledr|                                                                                                              ; 5.0 (5.0)            ; 7.4 (7.4)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_ledr:ledr                                                                                                                                                                                                                                                                                                             ; platform_ledr                            ; platform     ;
;       |platform_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 553.5 (0.0)          ; 623.7 (0.0)                      ; 77.5 (0.0)                                        ; 7.3 (0.0)                        ; 0.0 (0.0)            ; 965 (0)             ; 659 (0)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                   ; platform_mm_interconnect_0               ; platform     ;
;          |altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|                                                                                 ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                    ; platform     ;
;          |altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|                                                                           ; 3.1 (3.1)            ; 3.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                    ; platform     ;
;          |altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|                                                                        ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                    ; platform     ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                        ; altsyncram                               ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                         ; altsyncram_40n1                          ; work         ;
;          |altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|                                                                          ; 42.7 (42.7)          ; 50.2 (50.2)                      ; 7.4 (7.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 91 (91)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                    ; platform     ;
;          |altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|                                                                           ; 14.2 (14.2)          ; 17.2 (17.2)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                    ; platform     ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 9.6 (9.6)            ; 9.8 (9.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                    ; platform     ;
;          |altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|                                                                      ; 75.5 (0.0)           ; 80.2 (0.0)                       ; 4.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (0)             ; 105 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter                                                                                                                                                                                                                           ; altera_merlin_burst_adapter              ; platform     ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 75.5 (75.5)          ; 80.2 (80.2)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (113)           ; 105 (105)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                           ; altera_merlin_burst_adapter_13_1         ; platform     ;
;          |altera_merlin_master_agent:instruction_cache_0_memory_agent|                                                                  ; 1.9 (1.9)            ; 2.6 (2.6)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:instruction_cache_0_memory_agent                                                                                                                                                                                                                       ; altera_merlin_master_agent               ; platform     ;
;          |altera_merlin_master_agent:jtag_master_master_agent|                                                                          ; 0.6 (0.6)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:jtag_master_master_agent                                                                                                                                                                                                                               ; altera_merlin_master_agent               ; platform     ;
;          |altera_merlin_master_agent:riscv_simple_sv_0_data_master_agent|                                                               ; 2.0 (2.0)            ; 3.5 (3.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:riscv_simple_sv_0_data_master_agent                                                                                                                                                                                                                    ; altera_merlin_master_agent               ; platform     ;
;          |altera_merlin_master_translator:instruction_cache_0_memory_translator|                                                        ; 17.0 (17.0)          ; 16.0 (16.0)                      ; 0.4 (0.4)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 36 (36)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator                                                                                                                                                                                                             ; altera_merlin_master_translator          ; platform     ;
;          |altera_merlin_slave_agent:ledr_s1_agent|                                                                                      ; 6.7 (6.7)            ; 7.5 (7.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ledr_s1_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                ; platform     ;
;          |altera_merlin_slave_agent:riscv_data_s1_agent|                                                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_data_s1_agent                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                ; platform     ;
;          |altera_merlin_slave_agent:riscv_sdram_s1_agent|                                                                               ; 11.7 (9.7)           ; 12.6 (10.8)                      ; 0.9 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (19)             ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                ; platform     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                      ; altera_merlin_burst_uncompressor         ; platform     ;
;          |altera_merlin_slave_agent:riscv_text_s1_agent|                                                                                ; 13.6 (1.3)           ; 14.2 (1.6)                       ; 0.6 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (4)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                ; platform     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 12.2 (12.2)          ; 12.6 (12.6)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                       ; altera_merlin_burst_uncompressor         ; platform     ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                                                                        ; 6.9 (6.9)            ; 8.0 (8.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                ; platform     ;
;          |altera_merlin_slave_translator:ledr_s1_translator|                                                                            ; 10.5 (10.5)          ; 11.7 (11.7)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ledr_s1_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator           ; platform     ;
;          |altera_merlin_slave_translator:riscv_data_s1_translator|                                                                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_data_s1_translator                                                                                                                                                                                                                           ; altera_merlin_slave_translator           ; platform     ;
;          |altera_merlin_slave_translator:riscv_text_s1_translator|                                                                      ; 0.7 (0.7)            ; 1.1 (1.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:riscv_text_s1_translator                                                                                                                                                                                                                           ; altera_merlin_slave_translator           ; platform     ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 6.8 (6.8)            ; 7.5 (7.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator           ; platform     ;
;          |altera_merlin_traffic_limiter:jtag_master_master_limiter|                                                                     ; 12.4 (12.4)          ; 15.2 (15.2)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter            ; platform     ;
;          |altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter|                                                          ; 13.0 (13.0)          ; 14.3 (14.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:riscv_simple_sv_0_data_master_limiter                                                                                                                                                                                                               ; altera_merlin_traffic_limiter            ; platform     ;
;          |altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|                                    ; 10.2 (10.2)          ; 11.1 (11.1)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter                                                                                                                                                                                         ; altera_merlin_width_adapter              ; platform     ;
;          |altera_merlin_width_adapter:jtag_master_master_to_riscv_sdram_s1_cmd_width_adapter|                                           ; 12.7 (12.7)          ; 14.6 (14.6)                      ; 2.4 (2.4)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 5 (5)               ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_to_riscv_sdram_s1_cmd_width_adapter                                                                                                                                                                                                ; altera_merlin_width_adapter              ; platform     ;
;          |altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|                                           ; 8.3 (8.3)            ; 8.7 (8.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter                                                                                                                                                                                                ; altera_merlin_width_adapter              ; platform     ;
;          |altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter|                                ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_riscv_simple_sv_0_data_master_rsp_width_adapter                                                                                                                                                                                     ; altera_merlin_width_adapter              ; platform     ;
;          |altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter|                                ; 17.7 (17.7)          ; 18.9 (18.9)                      ; 1.4 (1.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 5 (5)               ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter                                                                                                                                                                                     ; altera_merlin_width_adapter              ; platform     ;
;          |altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|                                    ; 47.6 (47.6)          ; 65.9 (65.9)                      ; 18.6 (18.6)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 97 (97)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter                                                                                                                                                                                         ; altera_merlin_width_adapter              ; platform     ;
;          |platform_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                    ; platform_mm_interconnect_0_cmd_demux     ; platform     ;
;          |platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                       ; 7.8 (7.8)            ; 9.8 (9.8)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                            ; platform_mm_interconnect_0_cmd_demux_001 ; platform     ;
;          |platform_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                   ; 34.0 (29.8)          ; 42.7 (38.7)                      ; 11.7 (11.8)                                       ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 101 (93)            ; 7 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                        ; platform_mm_interconnect_0_cmd_mux       ; platform     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                 ; platform     ;
;          |platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                           ; 20.7 (10.2)          ; 23.6 (12.2)                      ; 2.8 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (25)             ; 29 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                ; platform_mm_interconnect_0_cmd_mux_001   ; platform     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 10.5 (10.5)          ; 11.3 (11.3)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                   ; altera_merlin_arbitrator                 ; platform     ;
;          |platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                           ; 10.3 (6.3)           ; 10.3 (6.3)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (8)              ; 8 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                ; platform_mm_interconnect_0_cmd_mux_001   ; platform     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                   ; altera_merlin_arbitrator                 ; platform     ;
;          |platform_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                           ; 14.8 (13.1)          ; 15.1 (13.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (45)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                ; platform_mm_interconnect_0_cmd_mux_001   ; platform     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                   ; altera_merlin_arbitrator                 ; platform     ;
;          |platform_mm_interconnect_0_router:router|                                                                                     ; 29.5 (29.5)          ; 30.7 (30.7)                      ; 1.3 (1.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 47 (47)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router:router                                                                                                                                                                                                                                          ; platform_mm_interconnect_0_router        ; platform     ;
;          |platform_mm_interconnect_0_router_001:router_001|                                                                             ; 7.7 (7.7)            ; 9.4 (9.4)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                  ; platform_mm_interconnect_0_router_001    ; platform     ;
;          |platform_mm_interconnect_0_rsp_demux:rsp_demux|                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                    ; platform_mm_interconnect_0_rsp_demux     ; platform     ;
;          |platform_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                       ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                            ; platform_mm_interconnect_0_rsp_demux_001 ; platform     ;
;          |platform_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                       ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                            ; platform_mm_interconnect_0_rsp_demux_001 ; platform     ;
;          |platform_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                       ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                            ; platform_mm_interconnect_0_rsp_demux_001 ; platform     ;
;          |platform_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 24.1 (24.1)          ; 24.7 (24.7)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                        ; platform_mm_interconnect_0_rsp_mux       ; platform     ;
;          |platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                           ; 17.9 (17.9)          ; 23.2 (23.2)                      ; 7.0 (7.0)                                         ; 1.7 (1.7)                        ; 0.0 (0.0)            ; 54 (54)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                ; platform_mm_interconnect_0_rsp_mux_001   ; platform     ;
;       |platform_mm_interconnect_1:mm_interconnect_1|                                                                                    ; 3.5 (0.0)            ; 4.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                   ; platform_mm_interconnect_1               ; platform     ;
;          |altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo|                                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:instruction_cache_0_core_agent_rsp_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                    ; platform     ;
;          |altera_merlin_master_agent:riscv_simple_sv_0_text_master_agent|                                                               ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:riscv_simple_sv_0_text_master_agent                                                                                                                                                                                                                    ; altera_merlin_master_agent               ; platform     ;
;       |platform_riscv_data:riscv_data|                                                                                                  ; 32.7 (0.0)           ; 34.7 (0.0)                       ; 3.7 (0.0)                                         ; 1.7 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (0)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_riscv_data:riscv_data                                                                                                                                                                                                                                                                                                 ; platform_riscv_data                      ; platform     ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 32.7 (0.0)           ; 34.7 (0.0)                       ; 3.7 (0.0)                                         ; 1.7 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (0)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                       ; altsyncram                               ; work         ;
;             |altsyncram_cum1:auto_generated|                                                                                            ; 32.7 (0.7)           ; 34.7 (1.0)                       ; 3.7 (0.3)                                         ; 1.7 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (2)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram|altsyncram_cum1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_cum1                          ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram|altsyncram_cum1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                     ; decode_8la                               ; work         ;
;                |mux_5hb:mux2|                                                                                                           ; 30.0 (30.0)          ; 31.7 (31.7)                      ; 3.3 (3.3)                                         ; 1.7 (1.7)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram|altsyncram_cum1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                           ; mux_5hb                                  ; work         ;
;       |platform_riscv_sdram:riscv_sdram|                                                                                                ; 192.5 (104.5)        ; 194.2 (105.0)                    ; 4.2 (0.5)                                         ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 321 (167)           ; 295 (121)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_riscv_sdram:riscv_sdram                                                                                                                                                                                                                                                                                               ; platform_riscv_sdram                     ; platform     ;
;          |platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|                                          ; 88.0 (88.0)          ; 89.2 (89.2)                      ; 3.7 (3.7)                                         ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 154 (154)           ; 174 (174)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module                                                                                                                                                                                                           ; platform_riscv_sdram_input_efifo_module  ; platform     ;
;       |platform_riscv_text:riscv_text|                                                                                                  ; 4.1 (0.0)            ; 4.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 1 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_riscv_text:riscv_text                                                                                                                                                                                                                                                                                                 ; platform_riscv_text                      ; platform     ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 4.1 (0.0)            ; 4.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 1 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_riscv_text:riscv_text|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                       ; altsyncram                               ; work         ;
;             |altsyncram_evm1:auto_generated|                                                                                            ; 4.1 (0.3)            ; 4.1 (0.5)                        ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 1 (1)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_riscv_text:riscv_text|altsyncram:the_altsyncram|altsyncram_evm1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_evm1                          ; work         ;
;                |decode_5la:decode3|                                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_riscv_text:riscv_text|altsyncram:the_altsyncram|altsyncram_evm1:auto_generated|decode_5la:decode3                                                                                                                                                                                                                     ; decode_5la                               ; work         ;
;                |mux_2hb:mux2|                                                                                                           ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_riscv_text:riscv_text|altsyncram:the_altsyncram|altsyncram_evm1:auto_generated|mux_2hb:mux2                                                                                                                                                                                                                           ; mux_2hb                                  ; work         ;
;       |platform_sw:sw|                                                                                                                  ; 5.3 (5.3)            ; 6.7 (6.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_sw:sw                                                                                                                                                                                                                                                                                                                 ; platform_sw                              ; platform     ;
;       |platform_sys_sdram_pll:sys_sdram_pll|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_sys_sdram_pll:sys_sdram_pll                                                                                                                                                                                                                                                                                           ; platform_sys_sdram_pll                   ; platform     ;
;          |platform_sys_sdram_pll_sys_pll:sys_pll|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll                                                                                                                                                                                                                                                    ; platform_sys_sdram_pll_sys_pll           ; platform     ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                            ; altera_pll                               ; work         ;
;       |riscv_core:riscv_simple_sv_0|                                                                                                    ; 1215.5 (0.0)         ; 1495.1 (0.0)                     ; 340.7 (0.0)                                       ; 61.1 (0.0)                       ; 0.0 (0.0)            ; 1415 (0)            ; 1318 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0                                                                                                                                                                                                                                                                                                   ; riscv_core                               ; platform     ;
;          |data_memory_interface:data_memory_interface|                                                                                  ; 26.1 (26.1)          ; 30.8 (30.8)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|data_memory_interface:data_memory_interface                                                                                                                                                                                                                                                       ; data_memory_interface                    ; platform     ;
;          |singlecycle_ctlpath:singlecycle_ctlpath|                                                                                      ; 19.2 (1.2)           ; 22.5 (1.7)                       ; 3.5 (0.5)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 30 (3)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_ctlpath:singlecycle_ctlpath                                                                                                                                                                                                                                                           ; singlecycle_ctlpath                      ; platform     ;
;             |alu_control:alu_control|                                                                                                   ; 7.7 (7.7)            ; 8.2 (8.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_ctlpath:singlecycle_ctlpath|alu_control:alu_control                                                                                                                                                                                                                                   ; alu_control                              ; platform     ;
;             |control_transfer:control_transfer|                                                                                         ; 1.2 (1.2)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_ctlpath:singlecycle_ctlpath|control_transfer:control_transfer                                                                                                                                                                                                                         ; control_transfer                         ; platform     ;
;             |singlecycle_control:singlecycle_control|                                                                                   ; 9.2 (9.2)            ; 11.7 (11.7)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_ctlpath:singlecycle_ctlpath|singlecycle_control:singlecycle_control                                                                                                                                                                                                                   ; singlecycle_control                      ; platform     ;
;          |singlecycle_datapath:singlecycle_datapath|                                                                                    ; 1136.1 (0.0)         ; 1404.2 (0.0)                     ; 328.1 (0.0)                                       ; 59.9 (0.0)                       ; 0.0 (0.0)            ; 1303 (0)            ; 1274 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath                                                                                                                                                                                                                                                         ; singlecycle_datapath                     ; platform     ;
;             |adder:adder_pc_plus_4|                                                                                                     ; 12.5 (12.5)          ; 12.5 (12.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|adder:adder_pc_plus_4                                                                                                                                                                                                                                   ; adder                                    ; platform     ;
;             |adder:adder_pc_plus_immediate|                                                                                             ; 14.5 (14.5)          ; 14.5 (14.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|adder:adder_pc_plus_immediate                                                                                                                                                                                                                           ; adder                                    ; platform     ;
;             |alu:alu|                                                                                                                   ; 279.4 (279.4)        ; 277.8 (277.8)                    ; 2.0 (2.0)                                         ; 3.6 (3.6)                        ; 0.0 (0.0)            ; 390 (390)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|alu:alu                                                                                                                                                                                                                                                 ; alu                                      ; platform     ;
;             |immediate_generator:immediate_generator|                                                                                   ; 25.1 (25.1)          ; 25.5 (25.5)                      ; 0.7 (0.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 42 (42)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|immediate_generator:immediate_generator                                                                                                                                                                                                                 ; immediate_generator                      ; platform     ;
;             |multiplexer2:mux_operand_a|                                                                                                ; 15.0 (0.0)           ; 15.8 (0.0)                       ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer2:mux_operand_a                                                                                                                                                                                                                              ; multiplexer2                             ; platform     ;
;                |multiplexer:multiplexer|                                                                                                ; 15.0 (15.0)          ; 15.8 (15.8)                      ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer2:mux_operand_a|multiplexer:multiplexer                                                                                                                                                                                                      ; multiplexer                              ; platform     ;
;             |multiplexer2:mux_operand_b|                                                                                                ; 15.2 (0.0)           ; 14.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer2:mux_operand_b                                                                                                                                                                                                                              ; multiplexer2                             ; platform     ;
;                |multiplexer:multiplexer|                                                                                                ; 15.2 (15.2)          ; 14.8 (14.8)                      ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer2:mux_operand_b|multiplexer:multiplexer                                                                                                                                                                                                      ; multiplexer                              ; platform     ;
;             |multiplexer4:mux_next_pc_select|                                                                                           ; 27.8 (0.0)           ; 27.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 38 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select                                                                                                                                                                                                                         ; multiplexer4                             ; platform     ;
;                |multiplexer:multiplexer|                                                                                                ; 27.8 (27.8)          ; 27.2 (27.2)                      ; 0.0 (0.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 38 (38)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer                                                                                                                                                                                                 ; multiplexer                              ; platform     ;
;             |multiplexer8:mux_reg_writeback|                                                                                            ; 53.1 (0.0)           ; 52.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 82 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer8:mux_reg_writeback                                                                                                                                                                                                                          ; multiplexer8                             ; platform     ;
;                |multiplexer:multiplexer|                                                                                                ; 53.1 (53.1)          ; 52.8 (52.8)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 82 (82)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer8:mux_reg_writeback|multiplexer:multiplexer                                                                                                                                                                                                  ; multiplexer                              ; platform     ;
;             |regfile:regfile|                                                                                                           ; 673.6 (673.6)        ; 949.1 (949.1)                    ; 329.6 (329.6)                                     ; 54.1 (54.1)                      ; 0.0 (0.0)            ; 620 (620)           ; 1241 (1241)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile                                                                                                                                                                                                                                         ; regfile                                  ; platform     ;
;             |register:program_counter|                                                                                                  ; 14.0 (14.0)          ; 14.2 (14.2)                      ; 0.7 (0.7)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 5 (5)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter                                                                                                                                                                                                                                ; register                                 ; platform     ;
;          |text_memory_interface:text_memory_interface|                                                                                  ; 34.2 (34.2)          ; 37.6 (37.6)                      ; 4.4 (4.4)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|platform:u0|riscv_core:riscv_simple_sv_0|text_memory_interface:text_memory_interface                                                                                                                                                                                                                                                       ; text_memory_interface                    ; platform     ;
;    |sld_hub:auto_hub|                                                                                                                   ; 82.0 (0.5)           ; 96.5 (0.5)                       ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (1)             ; 118 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                  ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 81.5 (0.0)           ; 96.0 (0.0)                       ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 118 (0)             ; 118 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input              ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 81.5 (0.0)           ; 96.0 (0.0)                       ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 118 (0)             ; 118 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                              ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 81.5 (1.2)           ; 96.0 (3.0)                       ; 14.5 (1.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 118 (1)             ; 118 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                  ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 80.3 (0.0)           ; 93.0 (0.0)                       ; 12.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 117 (0)             ; 112 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 80.3 (56.8)          ; 93.0 (66.3)                      ; 12.7 (9.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 117 (80)            ; 112 (80)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                             ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 11.7 (11.7)          ; 11.7 (11.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                               ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 11.5 (11.5)          ; 15.0 (15.0)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                           ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 364.5 (-13.5)        ; 1213.0 (154.2)                   ; 848.5 (167.7)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 424 (2)             ; 2380 (346)                ; 0 (0)         ; 22144             ; 5     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                            ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 378.0 (0.0)          ; 1058.8 (0.0)                     ; 680.8 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 422 (0)             ; 2034 (0)                  ; 0 (0)         ; 22144             ; 5     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 378.0 (52.2)         ; 1058.8 (379.4)                   ; 680.8 (327.2)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 422 (68)            ; 2034 (767)                ; 0 (0)         ; 22144             ; 5     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                      ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 8.1 (7.5)            ; 22.2 (21.5)                      ; 14.1 (14.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 0.6 (0.0)            ; 0.7 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                               ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                               ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 22144             ; 5     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                               ; work         ;
;                |altsyncram_se84:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 22144             ; 5     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_se84:auto_generated                                                                                                                                                 ; altsyncram_se84                          ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0.3 (0.3)            ; 3.3 (3.3)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                             ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 2.5 (2.5)            ; 7.5 (7.5)                        ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                            ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 33.5 (33.5)          ; 41.2 (41.2)                      ; 7.7 (7.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (59)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                       ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 130.8 (0.7)          ; 450.2 (0.7)                      ; 319.5 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 212 (1)             ; 901 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                          ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; -0.2 (-0.2)          ; 2.0 (2.0)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                             ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 105.9 (0.0)          ; 417.8 (0.0)                      ; 311.9 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 173 (0)             ; 885 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 6.2 (6.2)            ; 228.9 (228.9)                    ; 222.7 (222.7)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 539 (539)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 99.7 (0.0)           ; 188.9 (0.0)                      ; 89.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 173 (0)             ; 346 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 0.3 (0.3)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 0.8 (0.8)            ; 1.8 (1.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 0.4 (0.4)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1.1 (1.1)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 0.6 (0.6)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1.1 (1.1)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 0.6 (0.6)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                                ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                                ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 24.3 (24.7)          ; 29.7 (24.7)                      ; 5.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 11 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; -0.3 (-0.3)          ; 5.0 (5.0)                        ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                             ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 127.7 (6.0)          ; 131.2 (6.5)                      ; 3.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (12)             ; 229 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                   ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                              ; work         ;
;                   |cntr_pai:auto_generated|                                                                                             ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pai:auto_generated                                                             ; cntr_pai                                 ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 3.5 (0.0)            ; 7.0 (0.0)                        ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                              ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 3.5 (3.5)            ; 7.0 (7.0)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                              ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                                 ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                              ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                                 ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                             ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 86.7 (86.7)          ; 86.7 (86.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 173 (173)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                             ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                             ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 14.0 (14.0)          ; 15.0 (15.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |riscv_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                               ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                             ;
+---------------+----------+-------+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+-------+------+------+----+------+-------+--------+------------------------+--------------------------+
; LEDR[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]  ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[10] ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[11] ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[12] ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[0]    ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_BA[1]    ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CAS_N    ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_CLK      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CS_N     ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_LDQM     ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_RAS_N    ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_UDQM     ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_WE_N     ; Output   ; --    ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; CLOCK2_50     ; Input    ; --    ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK3_50     ; Input    ; --    ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK4_50     ; Input    ; --    ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; DRAM_CKE      ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]       ; Output   ; --    ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; --    ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]        ; Input    ; --    ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]        ; Input    ; --    ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; DRAM_DQ[0]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[1]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[2]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[3]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[4]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[5]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[6]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[7]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[8]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[9]    ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[10]   ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[11]   ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[12]   ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[13]   ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[14]   ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_DQ[15]   ; Bidir    ; (16)  ; (7)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; CLOCK_50      ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]         ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]         ; Input    ; --    ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]         ; Input    ; --    ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]         ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]         ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]         ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]         ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]         ; Input    ; --    ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]         ; Input    ; --    ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]         ; Input    ; --    ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+-------+------+------+----+------+-------+--------+------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                   ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLOCK2_50                                                                                                                                             ;                   ;         ;
; CLOCK3_50                                                                                                                                             ;                   ;         ;
; CLOCK4_50                                                                                                                                             ;                   ;         ;
; KEY[1]                                                                                                                                                ;                   ;         ;
; KEY[2]                                                                                                                                                ;                   ;         ;
; KEY[3]                                                                                                                                                ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                            ;                   ;         ;
;      - platform:u0|platform_riscv_sdram:riscv_sdram|za_data[0]                                                                                        ; 0                 ; 7       ;
; DRAM_DQ[1]                                                                                                                                            ;                   ;         ;
;      - platform:u0|platform_riscv_sdram:riscv_sdram|za_data[1]                                                                                        ; 0                 ; 7       ;
; DRAM_DQ[2]                                                                                                                                            ;                   ;         ;
;      - platform:u0|platform_riscv_sdram:riscv_sdram|za_data[2]                                                                                        ; 0                 ; 7       ;
; DRAM_DQ[3]                                                                                                                                            ;                   ;         ;
;      - platform:u0|platform_riscv_sdram:riscv_sdram|za_data[3]                                                                                        ; 0                 ; 7       ;
; DRAM_DQ[4]                                                                                                                                            ;                   ;         ;
;      - platform:u0|platform_riscv_sdram:riscv_sdram|za_data[4]                                                                                        ; 0                 ; 7       ;
; DRAM_DQ[5]                                                                                                                                            ;                   ;         ;
;      - platform:u0|platform_riscv_sdram:riscv_sdram|za_data[5]                                                                                        ; 0                 ; 7       ;
; DRAM_DQ[6]                                                                                                                                            ;                   ;         ;
;      - platform:u0|platform_riscv_sdram:riscv_sdram|za_data[6]                                                                                        ; 0                 ; 7       ;
; DRAM_DQ[7]                                                                                                                                            ;                   ;         ;
;      - platform:u0|platform_riscv_sdram:riscv_sdram|za_data[7]                                                                                        ; 0                 ; 7       ;
; DRAM_DQ[8]                                                                                                                                            ;                   ;         ;
;      - platform:u0|platform_riscv_sdram:riscv_sdram|za_data[8]                                                                                        ; 0                 ; 7       ;
; DRAM_DQ[9]                                                                                                                                            ;                   ;         ;
;      - platform:u0|platform_riscv_sdram:riscv_sdram|za_data[9]                                                                                        ; 0                 ; 7       ;
; DRAM_DQ[10]                                                                                                                                           ;                   ;         ;
;      - platform:u0|platform_riscv_sdram:riscv_sdram|za_data[10]                                                                                       ; 0                 ; 7       ;
; DRAM_DQ[11]                                                                                                                                           ;                   ;         ;
;      - platform:u0|platform_riscv_sdram:riscv_sdram|za_data[11]                                                                                       ; 0                 ; 7       ;
; DRAM_DQ[12]                                                                                                                                           ;                   ;         ;
;      - platform:u0|platform_riscv_sdram:riscv_sdram|za_data[12]                                                                                       ; 0                 ; 7       ;
; DRAM_DQ[13]                                                                                                                                           ;                   ;         ;
;      - platform:u0|platform_riscv_sdram:riscv_sdram|za_data[13]                                                                                       ; 0                 ; 7       ;
; DRAM_DQ[14]                                                                                                                                           ;                   ;         ;
;      - platform:u0|platform_riscv_sdram:riscv_sdram|za_data[14]                                                                                       ; 0                 ; 7       ;
; DRAM_DQ[15]                                                                                                                                           ;                   ;         ;
;      - platform:u0|platform_riscv_sdram:riscv_sdram|za_data[15]                                                                                       ; 0                 ; 7       ;
; CLOCK_50                                                                                                                                              ;                   ;         ;
; KEY[0]                                                                                                                                                ;                   ;         ;
;      - platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL ; 0                 ; 0       ;
; SW[0]                                                                                                                                                 ;                   ;         ;
;      - platform:u0|platform_sw:sw|read_mux_out[0]                                                                                                     ; 0                 ; 0       ;
; SW[1]                                                                                                                                                 ;                   ;         ;
;      - platform:u0|platform_sw:sw|read_mux_out[1]                                                                                                     ; 1                 ; 0       ;
; SW[2]                                                                                                                                                 ;                   ;         ;
;      - platform:u0|platform_sw:sw|read_mux_out[2]                                                                                                     ; 1                 ; 0       ;
; SW[3]                                                                                                                                                 ;                   ;         ;
;      - platform:u0|platform_sw:sw|read_mux_out[3]                                                                                                     ; 0                 ; 0       ;
; SW[4]                                                                                                                                                 ;                   ;         ;
;      - platform:u0|platform_sw:sw|read_mux_out[4]                                                                                                     ; 0                 ; 0       ;
; SW[5]                                                                                                                                                 ;                   ;         ;
;      - platform:u0|platform_sw:sw|read_mux_out[5]                                                                                                     ; 0                 ; 0       ;
; SW[6]                                                                                                                                                 ;                   ;         ;
;      - platform:u0|platform_sw:sw|read_mux_out[6]                                                                                                     ; 0                 ; 0       ;
; SW[7]                                                                                                                                                 ;                   ;         ;
;      - platform:u0|platform_sw:sw|read_mux_out[7]                                                                                                     ; 0                 ; 0       ;
; SW[8]                                                                                                                                                 ;                   ;         ;
;      - platform:u0|platform_sw:sw|read_mux_out[8]                                                                                                     ; 1                 ; 0       ;
; SW[9]                                                                                                                                                 ;                   ;         ;
;      - platform:u0|platform_sw:sw|read_mux_out[9]                                                                                                     ; 1                 ; 0       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+------------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                   ; Fan-Out ; Usage                                                ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+------------------------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 1258    ; Clock                                                ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 28      ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; platform:u0|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                                                                                                                      ; LABCELL_X2_Y5_N27          ; 3       ; Async. clear                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                         ; FF_X19_Y3_N14              ; 195     ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                          ; FF_X30_Y7_N17              ; 758     ; Async. clear, Async. load, Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                      ; FF_X51_Y18_N32             ; 561     ; Async. clear                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|LRU~8                                                                                                                                                                                                                                                                                                    ; LABCELL_X53_Y21_N12        ; 3       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T~85                                                                                                                                                                                                                                                                                                 ; LABCELL_X53_Y21_N33        ; 2128    ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|active_LRU[0]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X51_Y23_N36        ; 4       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|active_index[5]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X51_Y23_N39        ; 20      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|comb~0                                                                                                                                                                                                                                                                                                   ; MLABCELL_X47_Y22_N15       ; 57      ; Write enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|comb~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X51_Y23_N42        ; 3       ; Write enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|burst_count~2                                                                                                                                                                                                                                                  ; LABCELL_X35_Y27_N54        ; 5       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[0]~59                                                                                                                                                                                                                                                 ; LABCELL_X60_Y20_N39        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[255]~8                                                                                                                                                                                                                                                ; LABCELL_X51_Y18_N39        ; 41      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|new_lane[285]~9                                                                                                                                                                                                                                                ; MLABCELL_X39_Y20_N21       ; 42      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|instruction_cache_memory:memory_interface|transfer_tag[19]~0                                                                                                                                                                                                                                             ; MLABCELL_X47_Y22_N39       ; 34      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|tag_t[19]~0                                                                                                                                                                                                                                                                                              ; MLABCELL_X47_Y22_N30       ; 23      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[0][0]~197                                                                                                                                                                                                                                                                                    ; LABCELL_X80_Y24_N27        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[0][1]~2                                                                                                                                                                                                                                                                                      ; LABCELL_X80_Y24_N33        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[0][2]~132                                                                                                                                                                                                                                                                                    ; LABCELL_X80_Y24_N15        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[0][3]~67                                                                                                                                                                                                                                                                                     ; LABCELL_X80_Y24_N24        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[10][0]~207                                                                                                                                                                                                                                                                                   ; LABCELL_X77_Y29_N21        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[10][1]~42                                                                                                                                                                                                                                                                                    ; LABCELL_X77_Y29_N54        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[10][2]~172                                                                                                                                                                                                                                                                                   ; LABCELL_X77_Y29_N30        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[10][3]~77                                                                                                                                                                                                                                                                                    ; LABCELL_X77_Y29_N51        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[11][0]~208                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y25_N39        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[11][1]~58                                                                                                                                                                                                                                                                                    ; LABCELL_X79_Y25_N27        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[11][2]~176                                                                                                                                                                                                                                                                                   ; LABCELL_X68_Y24_N57        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[11][3]~81                                                                                                                                                                                                                                                                                    ; LABCELL_X79_Y28_N57        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[12][0]~209                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y22_N33        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[12][1]~14                                                                                                                                                                                                                                                                                    ; MLABCELL_X78_Y22_N48       ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[12][2]~180                                                                                                                                                                                                                                                                                   ; MLABCELL_X78_Y25_N3        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[12][3]~70                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y22_N12        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[13][0]~210                                                                                                                                                                                                                                                                                   ; MLABCELL_X72_Y26_N3        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[13][1]~30                                                                                                                                                                                                                                                                                    ; MLABCELL_X72_Y26_N0        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[13][2]~181                                                                                                                                                                                                                                                                                   ; MLABCELL_X72_Y26_N24       ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[13][3]~74                                                                                                                                                                                                                                                                                    ; MLABCELL_X72_Y26_N42       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[14][0]~211                                                                                                                                                                                                                                                                                   ; LABCELL_X66_Y23_N0         ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[14][1]~46                                                                                                                                                                                                                                                                                    ; MLABCELL_X78_Y20_N54       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[14][2]~182                                                                                                                                                                                                                                                                                   ; LABCELL_X77_Y29_N36        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[14][3]~78                                                                                                                                                                                                                                                                                    ; LABCELL_X68_Y23_N36        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[15][0]~212                                                                                                                                                                                                                                                                                   ; LABCELL_X75_Y27_N3         ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[15][1]~62                                                                                                                                                                                                                                                                                    ; LABCELL_X77_Y21_N36        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[15][2]~183                                                                                                                                                                                                                                                                                   ; LABCELL_X75_Y27_N12        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[15][3]~82                                                                                                                                                                                                                                                                                    ; LABCELL_X75_Y27_N54        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[16][0]~213                                                                                                                                                                                                                                                                                   ; LABCELL_X67_Y22_N21        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[16][1]~3                                                                                                                                                                                                                                                                                     ; LABCELL_X80_Y23_N27        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[16][2]~136                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y21_N48        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[16][3]~83                                                                                                                                                                                                                                                                                    ; LABCELL_X80_Y23_N39        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[17][0]~217                                                                                                                                                                                                                                                                                   ; LABCELL_X66_Y26_N27        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[17][1]~19                                                                                                                                                                                                                                                                                    ; LABCELL_X68_Y22_N57        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[17][2]~137                                                                                                                                                                                                                                                                                   ; LABCELL_X80_Y24_N39        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[17][3]~87                                                                                                                                                                                                                                                                                    ; LABCELL_X77_Y27_N33        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[18][0]~221                                                                                                                                                                                                                                                                                   ; LABCELL_X75_Y27_N21        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[18][1]~35                                                                                                                                                                                                                                                                                    ; LABCELL_X75_Y27_N18        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[18][2]~138                                                                                                                                                                                                                                                                                   ; LABCELL_X75_Y27_N24        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[18][3]~91                                                                                                                                                                                                                                                                                    ; LABCELL_X75_Y27_N27        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[19][0]~225                                                                                                                                                                                                                                                                                   ; LABCELL_X70_Y28_N27        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[19][1]~51                                                                                                                                                                                                                                                                                    ; LABCELL_X79_Y23_N30        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[19][2]~139                                                                                                                                                                                                                                                                                   ; LABCELL_X79_Y23_N21        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[19][3]~95                                                                                                                                                                                                                                                                                    ; LABCELL_X79_Y23_N3         ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[1][0]~198                                                                                                                                                                                                                                                                                    ; MLABCELL_X65_Y20_N21       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[1][1]~18                                                                                                                                                                                                                                                                                     ; LABCELL_X74_Y20_N33        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[1][2]~133                                                                                                                                                                                                                                                                                    ; LABCELL_X74_Y20_N39        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[1][3]~71                                                                                                                                                                                                                                                                                     ; LABCELL_X68_Y20_N39        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[20][0]~214                                                                                                                                                                                                                                                                                   ; LABCELL_X67_Y22_N36        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[20][1]~7                                                                                                                                                                                                                                                                                     ; MLABCELL_X78_Y22_N27       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[20][2]~152                                                                                                                                                                                                                                                                                   ; LABCELL_X66_Y24_N15        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[20][3]~84                                                                                                                                                                                                                                                                                    ; LABCELL_X79_Y26_N45        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[21][0]~218                                                                                                                                                                                                                                                                                   ; LABCELL_X66_Y26_N21        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[21][1]~23                                                                                                                                                                                                                                                                                    ; LABCELL_X70_Y23_N51        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[21][2]~153                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y26_N9         ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[21][3]~88                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y26_N21        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[22][0]~222                                                                                                                                                                                                                                                                                   ; LABCELL_X80_Y25_N18        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[22][1]~39                                                                                                                                                                                                                                                                                    ; LABCELL_X83_Y23_N51        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[22][2]~154                                                                                                                                                                                                                                                                                   ; MLABCELL_X78_Y27_N15       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[22][3]~92                                                                                                                                                                                                                                                                                    ; LABCELL_X83_Y23_N54        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[23][0]~226                                                                                                                                                                                                                                                                                   ; MLABCELL_X82_Y23_N39       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[23][1]~55                                                                                                                                                                                                                                                                                    ; LABCELL_X80_Y26_N33        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[23][2]~155                                                                                                                                                                                                                                                                                   ; MLABCELL_X82_Y23_N27       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[23][3]~96                                                                                                                                                                                                                                                                                    ; MLABCELL_X82_Y23_N57       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[24][0]~215                                                                                                                                                                                                                                                                                   ; LABCELL_X67_Y21_N0         ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[24][1]~11                                                                                                                                                                                                                                                                                    ; LABCELL_X80_Y21_N39        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[24][2]~165                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y25_N57        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[24][3]~85                                                                                                                                                                                                                                                                                    ; LABCELL_X79_Y25_N54        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[25][0]~219                                                                                                                                                                                                                                                                                   ; MLABCELL_X65_Y27_N27       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[25][1]~27                                                                                                                                                                                                                                                                                    ; LABCELL_X80_Y25_N51        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[25][2]~169                                                                                                                                                                                                                                                                                   ; MLABCELL_X72_Y26_N36       ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[25][3]~89                                                                                                                                                                                                                                                                                    ; LABCELL_X79_Y28_N9         ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[26][0]~223                                                                                                                                                                                                                                                                                   ; MLABCELL_X82_Y26_N27       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[26][1]~43                                                                                                                                                                                                                                                                                    ; LABCELL_X81_Y25_N3         ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[26][2]~173                                                                                                                                                                                                                                                                                   ; LABCELL_X73_Y22_N36        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[26][3]~93                                                                                                                                                                                                                                                                                    ; MLABCELL_X82_Y24_N36       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[27][0]~227                                                                                                                                                                                                                                                                                   ; LABCELL_X70_Y29_N21        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[27][1]~59                                                                                                                                                                                                                                                                                    ; LABCELL_X79_Y24_N12        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[27][2]~177                                                                                                                                                                                                                                                                                   ; LABCELL_X73_Y20_N15        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[27][3]~97                                                                                                                                                                                                                                                                                    ; LABCELL_X79_Y21_N15        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[28][0]~216                                                                                                                                                                                                                                                                                   ; LABCELL_X67_Y21_N57        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[28][1]~15                                                                                                                                                                                                                                                                                    ; LABCELL_X81_Y22_N21        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[28][2]~184                                                                                                                                                                                                                                                                                   ; LABCELL_X70_Y23_N9         ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[28][3]~86                                                                                                                                                                                                                                                                                    ; LABCELL_X77_Y20_N27        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[29][0]~220                                                                                                                                                                                                                                                                                   ; MLABCELL_X65_Y27_N21       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[29][1]~31                                                                                                                                                                                                                                                                                    ; LABCELL_X70_Y27_N39        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[29][2]~185                                                                                                                                                                                                                                                                                   ; LABCELL_X77_Y27_N48        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[29][3]~90                                                                                                                                                                                                                                                                                    ; LABCELL_X77_Y27_N57        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[2][0]~199                                                                                                                                                                                                                                                                                    ; LABCELL_X74_Y20_N24        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[2][1]~34                                                                                                                                                                                                                                                                                     ; LABCELL_X77_Y26_N51        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[2][2]~134                                                                                                                                                                                                                                                                                    ; LABCELL_X74_Y20_N21        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[2][3]~75                                                                                                                                                                                                                                                                                     ; LABCELL_X74_Y20_N51        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[30][0]~224                                                                                                                                                                                                                                                                                   ; MLABCELL_X72_Y25_N57       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[30][1]~47                                                                                                                                                                                                                                                                                    ; LABCELL_X83_Y23_N27        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[30][2]~186                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y24_N51        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[30][3]~94                                                                                                                                                                                                                                                                                    ; MLABCELL_X82_Y24_N57       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[31][0]~228                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y28_N51        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[31][1]~63                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y28_N48        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[31][2]~187                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y28_N42        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[31][3]~98                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y28_N45        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[32][0]~229                                                                                                                                                                                                                                                                                   ; MLABCELL_X72_Y22_N9        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[32][1]~4                                                                                                                                                                                                                                                                                     ; LABCELL_X81_Y23_N33        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[32][2]~140                                                                                                                                                                                                                                                                                   ; MLABCELL_X72_Y22_N57       ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[32][3]~99                                                                                                                                                                                                                                                                                    ; MLABCELL_X72_Y22_N45       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[33][0]~230                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y26_N54        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[33][1]~20                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y26_N33        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[33][2]~141                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y26_N27        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[33][3]~103                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y26_N51        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[34][0]~231                                                                                                                                                                                                                                                                                   ; LABCELL_X67_Y22_N42        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[34][1]~36                                                                                                                                                                                                                                                                                    ; LABCELL_X79_Y22_N30        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[34][2]~142                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y22_N57        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[34][3]~107                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y22_N21        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[35][0]~232                                                                                                                                                                                                                                                                                   ; LABCELL_X67_Y23_N27        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[35][1]~52                                                                                                                                                                                                                                                                                    ; MLABCELL_X82_Y23_N15       ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[35][2]~143                                                                                                                                                                                                                                                                                   ; LABCELL_X68_Y22_N42        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[35][3]~111                                                                                                                                                                                                                                                                                   ; LABCELL_X68_Y22_N51        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[36][0]~233                                                                                                                                                                                                                                                                                   ; LABCELL_X79_Y20_N51        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[36][1]~8                                                                                                                                                                                                                                                                                     ; LABCELL_X79_Y20_N39        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[36][2]~156                                                                                                                                                                                                                                                                                   ; LABCELL_X73_Y22_N30        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[36][3]~100                                                                                                                                                                                                                                                                                   ; LABCELL_X73_Y22_N15        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[37][0]~234                                                                                                                                                                                                                                                                                   ; LABCELL_X70_Y27_N30        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[37][1]~24                                                                                                                                                                                                                                                                                    ; LABCELL_X73_Y28_N0         ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[37][2]~157                                                                                                                                                                                                                                                                                   ; LABCELL_X73_Y28_N6         ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[37][3]~104                                                                                                                                                                                                                                                                                   ; LABCELL_X73_Y28_N36        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[38][0]~235                                                                                                                                                                                                                                                                                   ; MLABCELL_X78_Y28_N18       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[38][1]~40                                                                                                                                                                                                                                                                                    ; MLABCELL_X78_Y28_N9        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[38][2]~158                                                                                                                                                                                                                                                                                   ; MLABCELL_X78_Y28_N51       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[38][3]~108                                                                                                                                                                                                                                                                                   ; MLABCELL_X78_Y28_N0        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[39][0]~236                                                                                                                                                                                                                                                                                   ; LABCELL_X68_Y28_N27        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[39][1]~56                                                                                                                                                                                                                                                                                    ; LABCELL_X77_Y26_N18        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[39][2]~159                                                                                                                                                                                                                                                                                   ; LABCELL_X67_Y26_N57        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[39][3]~112                                                                                                                                                                                                                                                                                   ; LABCELL_X68_Y27_N0         ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[3][0]~200                                                                                                                                                                                                                                                                                    ; LABCELL_X73_Y25_N39        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[3][1]~50                                                                                                                                                                                                                                                                                     ; LABCELL_X73_Y25_N36        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[3][2]~135                                                                                                                                                                                                                                                                                    ; LABCELL_X73_Y25_N42        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[3][3]~79                                                                                                                                                                                                                                                                                     ; LABCELL_X73_Y25_N24        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[40][0]~237                                                                                                                                                                                                                                                                                   ; MLABCELL_X72_Y26_N57       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[40][1]~12                                                                                                                                                                                                                                                                                    ; MLABCELL_X72_Y26_N54       ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[40][2]~166                                                                                                                                                                                                                                                                                   ; MLABCELL_X72_Y26_N48       ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[40][3]~101                                                                                                                                                                                                                                                                                   ; MLABCELL_X72_Y26_N51       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[41][0]~238                                                                                                                                                                                                                                                                                   ; LABCELL_X80_Y24_N48        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[41][1]~28                                                                                                                                                                                                                                                                                    ; LABCELL_X80_Y24_N54        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[41][2]~170                                                                                                                                                                                                                                                                                   ; LABCELL_X81_Y26_N57        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[41][3]~105                                                                                                                                                                                                                                                                                   ; LABCELL_X80_Y24_N57        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[42][0]~239                                                                                                                                                                                                                                                                                   ; LABCELL_X64_Y25_N33        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[42][1]~44                                                                                                                                                                                                                                                                                    ; LABCELL_X77_Y25_N45        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[42][2]~174                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y22_N45        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[42][3]~109                                                                                                                                                                                                                                                                                   ; LABCELL_X74_Y24_N15        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[43][0]~240                                                                                                                                                                                                                                                                                   ; LABCELL_X64_Y25_N36        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[43][1]~60                                                                                                                                                                                                                                                                                    ; LABCELL_X77_Y23_N36        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[43][2]~178                                                                                                                                                                                                                                                                                   ; MLABCELL_X72_Y28_N21       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[43][3]~113                                                                                                                                                                                                                                                                                   ; LABCELL_X70_Y26_N21        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[44][0]~241                                                                                                                                                                                                                                                                                   ; LABCELL_X64_Y24_N57        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[44][1]~16                                                                                                                                                                                                                                                                                    ; LABCELL_X81_Y24_N30        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[44][2]~188                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y22_N36        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[44][3]~102                                                                                                                                                                                                                                                                                   ; LABCELL_X73_Y20_N33        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[45][0]~242                                                                                                                                                                                                                                                                                   ; LABCELL_X70_Y26_N3         ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[45][1]~32                                                                                                                                                                                                                                                                                    ; LABCELL_X70_Y26_N42        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[45][2]~189                                                                                                                                                                                                                                                                                   ; LABCELL_X75_Y22_N39        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[45][3]~106                                                                                                                                                                                                                                                                                   ; LABCELL_X75_Y22_N51        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[46][0]~243                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y28_N3         ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[46][1]~48                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y28_N21        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[46][2]~190                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y28_N6         ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[46][3]~110                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y28_N24        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[47][0]~244                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y23_N9         ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[47][1]~64                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y23_N42        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[47][2]~191                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y23_N33        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[47][3]~114                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y23_N57        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[48][0]~245                                                                                                                                                                                                                                                                                   ; MLABCELL_X82_Y26_N57       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[48][1]~5                                                                                                                                                                                                                                                                                     ; LABCELL_X80_Y22_N51        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[48][2]~144                                                                                                                                                                                                                                                                                   ; LABCELL_X81_Y22_N36        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[48][3]~115                                                                                                                                                                                                                                                                                   ; LABCELL_X81_Y22_N45        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[49][0]~249                                                                                                                                                                                                                                                                                   ; LABCELL_X70_Y26_N54        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[49][1]~21                                                                                                                                                                                                                                                                                    ; LABCELL_X80_Y26_N45        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[49][2]~145                                                                                                                                                                                                                                                                                   ; LABCELL_X80_Y26_N3         ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[49][3]~116                                                                                                                                                                                                                                                                                   ; MLABCELL_X72_Y21_N24       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[4][0]~201                                                                                                                                                                                                                                                                                    ; LABCELL_X68_Y23_N21        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[4][1]~6                                                                                                                                                                                                                                                                                      ; MLABCELL_X78_Y22_N57       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[4][2]~148                                                                                                                                                                                                                                                                                    ; LABCELL_X73_Y28_N27        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[4][3]~68                                                                                                                                                                                                                                                                                     ; LABCELL_X74_Y28_N27        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[50][0]~253                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y25_N27        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[50][1]~37                                                                                                                                                                                                                                                                                    ; LABCELL_X79_Y27_N54        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[50][2]~146                                                                                                                                                                                                                                                                                   ; LABCELL_X74_Y28_N54        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[50][3]~117                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y27_N54        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[51][0]~257                                                                                                                                                                                                                                                                                   ; LABCELL_X70_Y27_N27        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[51][1]~53                                                                                                                                                                                                                                                                                    ; LABCELL_X81_Y23_N48        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[51][2]~147                                                                                                                                                                                                                                                                                   ; LABCELL_X75_Y28_N57        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[51][3]~118                                                                                                                                                                                                                                                                                   ; LABCELL_X73_Y23_N54        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[52][0]~246                                                                                                                                                                                                                                                                                   ; LABCELL_X74_Y21_N15        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[52][1]~9                                                                                                                                                                                                                                                                                     ; LABCELL_X80_Y22_N27        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[52][2]~160                                                                                                                                                                                                                                                                                   ; MLABCELL_X72_Y25_N51       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[52][3]~119                                                                                                                                                                                                                                                                                   ; LABCELL_X79_Y26_N54        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[53][0]~250                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y21_N54        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[53][1]~25                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y27_N36        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[53][2]~161                                                                                                                                                                                                                                                                                   ; LABCELL_X75_Y26_N45        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[53][3]~120                                                                                                                                                                                                                                                                                   ; LABCELL_X75_Y26_N24        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[54][0]~254                                                                                                                                                                                                                                                                                   ; MLABCELL_X78_Y28_N45       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[54][1]~41                                                                                                                                                                                                                                                                                    ; MLABCELL_X78_Y28_N27       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[54][2]~162                                                                                                                                                                                                                                                                                   ; MLABCELL_X78_Y28_N21       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[54][3]~121                                                                                                                                                                                                                                                                                   ; MLABCELL_X78_Y28_N36       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[55][0]~258                                                                                                                                                                                                                                                                                   ; MLABCELL_X72_Y29_N3        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[55][1]~57                                                                                                                                                                                                                                                                                    ; LABCELL_X77_Y26_N36        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[55][2]~163                                                                                                                                                                                                                                                                                   ; MLABCELL_X72_Y25_N21       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[55][3]~122                                                                                                                                                                                                                                                                                   ; LABCELL_X74_Y27_N21        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[56][0]~247                                                                                                                                                                                                                                                                                   ; LABCELL_X75_Y27_N33        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[56][1]~13                                                                                                                                                                                                                                                                                    ; LABCELL_X75_Y27_N30        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[56][2]~167                                                                                                                                                                                                                                                                                   ; LABCELL_X75_Y27_N42        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[56][3]~123                                                                                                                                                                                                                                                                                   ; LABCELL_X75_Y27_N45        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[57][0]~251                                                                                                                                                                                                                                                                                   ; LABCELL_X66_Y25_N21        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[57][1]~29                                                                                                                                                                                                                                                                                    ; MLABCELL_X78_Y25_N45       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[57][2]~171                                                                                                                                                                                                                                                                                   ; MLABCELL_X78_Y25_N12       ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[57][3]~124                                                                                                                                                                                                                                                                                   ; LABCELL_X68_Y23_N54        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[58][0]~255                                                                                                                                                                                                                                                                                   ; LABCELL_X68_Y25_N27        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[58][1]~45                                                                                                                                                                                                                                                                                    ; LABCELL_X77_Y25_N33        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[58][2]~175                                                                                                                                                                                                                                                                                   ; LABCELL_X70_Y21_N42        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[58][3]~125                                                                                                                                                                                                                                                                                   ; LABCELL_X75_Y23_N51        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[59][0]~259                                                                                                                                                                                                                                                                                   ; LABCELL_X70_Y27_N45        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[59][1]~61                                                                                                                                                                                                                                                                                    ; LABCELL_X77_Y23_N27        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[59][2]~179                                                                                                                                                                                                                                                                                   ; LABCELL_X67_Y24_N51        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[59][3]~126                                                                                                                                                                                                                                                                                   ; LABCELL_X75_Y23_N57        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[5][0]~202                                                                                                                                                                                                                                                                                    ; LABCELL_X68_Y23_N15        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[5][1]~22                                                                                                                                                                                                                                                                                     ; LABCELL_X80_Y24_N3         ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[5][2]~149                                                                                                                                                                                                                                                                                    ; LABCELL_X66_Y24_N51        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[5][3]~72                                                                                                                                                                                                                                                                                     ; LABCELL_X71_Y27_N51        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[60][0]~248                                                                                                                                                                                                                                                                                   ; LABCELL_X75_Y23_N36        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[60][1]~17                                                                                                                                                                                                                                                                                    ; LABCELL_X81_Y24_N51        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[60][2]~192                                                                                                                                                                                                                                                                                   ; LABCELL_X83_Y24_N54        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[60][3]~127                                                                                                                                                                                                                                                                                   ; LABCELL_X83_Y24_N24        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[61][0]~252                                                                                                                                                                                                                                                                                   ; LABCELL_X66_Y25_N27        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[61][1]~33                                                                                                                                                                                                                                                                                    ; LABCELL_X80_Y25_N39        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[61][2]~193                                                                                                                                                                                                                                                                                   ; LABCELL_X75_Y28_N27        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[61][3]~128                                                                                                                                                                                                                                                                                   ; LABCELL_X83_Y24_N36        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[62][0]~256                                                                                                                                                                                                                                                                                   ; LABCELL_X73_Y28_N57        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[62][1]~49                                                                                                                                                                                                                                                                                    ; LABCELL_X81_Y25_N51        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[62][2]~194                                                                                                                                                                                                                                                                                   ; LABCELL_X83_Y21_N51        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[62][3]~129                                                                                                                                                                                                                                                                                   ; LABCELL_X77_Y20_N39        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[63][0]~260                                                                                                                                                                                                                                                                                   ; LABCELL_X68_Y27_N21        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[63][1]~65                                                                                                                                                                                                                                                                                    ; LABCELL_X77_Y21_N21        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[63][2]~195                                                                                                                                                                                                                                                                                   ; MLABCELL_X72_Y28_N36       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[63][3]~130                                                                                                                                                                                                                                                                                   ; LABCELL_X77_Y28_N57        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[6][0]~203                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y23_N36        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[6][1]~38                                                                                                                                                                                                                                                                                     ; LABCELL_X74_Y20_N9         ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[6][2]~150                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y23_N15        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[6][3]~76                                                                                                                                                                                                                                                                                     ; LABCELL_X74_Y20_N12        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[7][0]~204                                                                                                                                                                                                                                                                                    ; LABCELL_X68_Y28_N51        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[7][1]~54                                                                                                                                                                                                                                                                                     ; LABCELL_X70_Y26_N39        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[7][2]~151                                                                                                                                                                                                                                                                                    ; MLABCELL_X72_Y24_N27       ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[7][3]~80                                                                                                                                                                                                                                                                                     ; MLABCELL_X72_Y25_N54       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[8][0]~205                                                                                                                                                                                                                                                                                    ; LABCELL_X73_Y25_N9         ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[8][1]~10                                                                                                                                                                                                                                                                                     ; LABCELL_X73_Y25_N6         ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[8][2]~164                                                                                                                                                                                                                                                                                    ; LABCELL_X73_Y25_N54        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[8][3]~69                                                                                                                                                                                                                                                                                     ; LABCELL_X73_Y25_N3         ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[9][0]~206                                                                                                                                                                                                                                                                                    ; MLABCELL_X72_Y26_N9        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[9][1]~26                                                                                                                                                                                                                                                                                     ; MLABCELL_X72_Y26_N6        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[9][2]~168                                                                                                                                                                                                                                                                                    ; MLABCELL_X72_Y26_N12       ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|instruction_cache:instruction_cache_0|valid_lanes[9][3]~73                                                                                                                                                                                                                                                                                     ; MLABCELL_X72_Y26_N15       ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                     ; MLABCELL_X21_Y14_N54       ; 17      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~0                                                                                                                                                                                                                                  ; MLABCELL_X21_Y14_N33       ; 14      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]~1                                                                                                                                                                                                                                 ; MLABCELL_X21_Y14_N39       ; 12      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                    ; LABCELL_X24_Y15_N18        ; 34      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~65                                                                                                                                                                                                                                      ; LABCELL_X22_Y15_N12        ; 34      ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]~2                                                                                                                                                                                                                     ; LABCELL_X23_Y12_N18        ; 4       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                               ; LABCELL_X27_Y13_N48        ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                               ; LABCELL_X27_Y13_N42        ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                               ; MLABCELL_X28_Y14_N36       ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                ; MLABCELL_X28_Y14_N54       ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                 ; LABCELL_X24_Y13_N3         ; 4       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                              ; LABCELL_X27_Y10_N51        ; 9       ; Clock enable, Write enable                           ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                               ; MLABCELL_X25_Y14_N21       ; 6       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                        ; MLABCELL_X25_Y14_N39       ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                              ; FF_X7_Y4_N50               ; 22      ; Clock enable, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                            ; LABCELL_X7_Y4_N0           ; 11      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                   ; MLABCELL_X21_Y13_N3        ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                    ; MLABCELL_X25_Y10_N6        ; 9       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                             ; LABCELL_X4_Y3_N51          ; 26      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                             ; MLABCELL_X6_Y3_N24         ; 3       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                  ; LABCELL_X10_Y4_N3          ; 9       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                      ; FF_X8_Y8_N47               ; 1       ; Async. clear                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[4]~1                                                                                                                               ; LABCELL_X4_Y2_N9           ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                  ; MLABCELL_X3_Y2_N9          ; 8       ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                   ; FF_X2_Y4_N31               ; 8       ; Async. clear                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                       ; LABCELL_X4_Y3_N45          ; 10      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                       ; LABCELL_X9_Y4_N33          ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~10                                                                                                                                     ; MLABCELL_X8_Y3_N51         ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                         ; LABCELL_X4_Y3_N12          ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                          ; LABCELL_X4_Y3_N48          ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                                        ; LABCELL_X4_Y2_N3           ; 12      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                            ; LABCELL_X1_Y2_N36          ; 4       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                           ; LABCELL_X7_Y3_N51          ; 4       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                           ; LABCELL_X9_Y4_N48          ; 9       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                               ; LABCELL_X2_Y5_N51          ; 9       ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                               ; LABCELL_X2_Y5_N30          ; 9       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                            ; LABCELL_X2_Y5_N21          ; 4       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|resetrequest~0                                                                                                                                        ; LABCELL_X4_Y3_N0           ; 11      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~1                                                                                                                                      ; LABCELL_X2_Y2_N54          ; 13      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                                                                                        ; LABCELL_X2_Y3_N9           ; 13      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]~0                                                                                                                         ; MLABCELL_X3_Y3_N0          ; 23      ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                             ; MLABCELL_X8_Y4_N57         ; 21      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~4                                                                                                             ; MLABCELL_X8_Y5_N54         ; 14      ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                           ; LABCELL_X2_Y4_N48          ; 3       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                ; LABCELL_X4_Y2_N30          ; 3       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                               ; FF_X6_Y3_N35               ; 45      ; Async. clear                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~1                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y13_N27       ; 12      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                            ; FF_X19_Y10_N41             ; 3       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop~1                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y10_N45       ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop~1                                                                                                                                                                                                                                                              ; LABCELL_X19_Y10_N27        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; FF_X8_Y2_N50               ; 378     ; Async. clear                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_ledr:ledr|always0~1                                                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y28_N36        ; 10      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                            ; LABCELL_X22_Y23_N54        ; 4       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_data_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                      ; MLABCELL_X21_Y21_N27       ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|internal_out_ready                                                                                                                                                                                                                          ; MLABCELL_X21_Y28_N57       ; 9       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                       ; LABCELL_X27_Y4_N54         ; 7       ; Clock enable, Write enable                           ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                     ; LABCELL_X16_Y28_N24        ; 6       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                     ; LABCELL_X16_Y21_N54        ; 6       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                     ; LABCELL_X16_Y23_N48        ; 6       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                     ; LABCELL_X16_Y23_N6         ; 6       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                     ; MLABCELL_X15_Y23_N57       ; 6       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                     ; LABCELL_X12_Y23_N21        ; 6       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                     ; LABCELL_X12_Y23_N27        ; 6       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ; FF_X21_Y21_N14             ; 38      ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used~3                                                                                                                                                                                                                                    ; LABCELL_X16_Y31_N27        ; 8       ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used~5                                                                                                                                                                                                                                    ; LABCELL_X16_Y31_N18        ; 7       ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used~6                                                                                                                                                                                                                                    ; LABCELL_X16_Y31_N48        ; 7       ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used~7                                                                                                                                                                                                                                    ; LABCELL_X16_Y31_N54        ; 7       ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used~8                                                                                                                                                                                                                                    ; LABCELL_X16_Y31_N51        ; 7       ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used~9                                                                                                                                                                                                                                    ; LABCELL_X16_Y31_N57        ; 7       ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                      ; LABCELL_X29_Y14_N27        ; 17      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_text_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                     ; FF_X24_Y18_N43             ; 4       ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                              ; LABCELL_X24_Y19_N6         ; 4       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                        ; MLABCELL_X39_Y14_N30       ; 46      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                ; LABCELL_X35_Y14_N27        ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:riscv_text_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                         ; LABCELL_X33_Y14_N0         ; 54      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|address_register[28]~0                                                                                                                                                                                                      ; LABCELL_X45_Y14_N15        ; 17      ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|always4~0                                                                                                                                                                                                                   ; LABCELL_X48_Y14_N15        ; 6       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|burst_stalled~0                                                                                                                                                                                                             ; LABCELL_X45_Y14_N3         ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:instruction_cache_0_memory_translator|burstcount_register_lint[4]~1                                                                                                                                                                                               ; LABCELL_X45_Y14_N30        ; 23      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_data_s1_agent|m0_write                                                                                                                                                                                                                                            ; LABCELL_X24_Y17_N24        ; 132     ; Read enable                                          ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_sdram_s1_agent|comb~0                                                                                                                                                                                                                                             ; MLABCELL_X21_Y28_N27       ; 11      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|altera_merlin_burst_uncompressor:uncompressor|first_packet_beat                                                                                                                                                                                     ; LABCELL_X23_Y18_N3         ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|comb~0                                                                                                                                                                                                                                              ; LABCELL_X29_Y14_N39        ; 21      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:riscv_text_s1_agent|m0_write                                                                                                                                                                                                                                            ; LABCELL_X33_Y14_N21        ; 66      ; Read enable                                          ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|save_dest_id~0                                                                                                                                                                                                                           ; LABCELL_X24_Y17_N39        ; 9       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|address_reg~0                                                                                                                                                                                           ; LABCELL_X50_Y14_N21        ; 17      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_cache_0_memory_to_riscv_text_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                 ; FF_X45_Y14_N41             ; 34      ; Clock enable, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_to_riscv_sdram_s1_cmd_width_adapter|data_reg[6]~0                                                                                                                                                                                                  ; LABCELL_X24_Y28_N21        ; 42      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_to_riscv_sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                        ; FF_X18_Y32_N14             ; 67      ; Clock enable, Sync. clear, Sync. load                ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_sdram_s1_to_jtag_master_master_rsp_width_adapter|always10~0                                                                                                                                                                                                     ; MLABCELL_X21_Y28_N39       ; 34      ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter|data_reg[15]~0                                                                                                                                                                                      ; MLABCELL_X25_Y31_N3        ; 42      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_simple_sv_0_data_master_to_riscv_sdram_s1_cmd_width_adapter|use_reg~0                                                                                                                                                                                           ; MLABCELL_X21_Y29_N15       ; 68      ; Clock enable, Sync. clear, Sync. load                ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:riscv_text_s1_to_instruction_cache_0_memory_rsp_width_adapter|always10~0                                                                                                                                                                                              ; LABCELL_X24_Y18_N6         ; 36      ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                         ; MLABCELL_X25_Y28_N0        ; 5       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                             ; LABCELL_X23_Y26_N54        ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_002|update_grant~1                                                                                                                                                                                                                                 ; LABCELL_X23_Y26_N30        ; 5       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                             ; MLABCELL_X39_Y14_N45       ; 3       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                 ; MLABCELL_X39_Y14_N15       ; 4       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux|src0_valid~0                                                                                                                                                                                                                                       ; MLABCELL_X21_Y21_N0        ; 17      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux:rsp_demux|src1_valid~0                                                                                                                                                                                                                                       ; MLABCELL_X21_Y21_N3        ; 17      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|platform_mm_interconnect_0_rsp_demux_001:rsp_demux_003|src1_valid~0                                                                                                                                                                                                                               ; LABCELL_X29_Y14_N0         ; 36      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram|altsyncram_cum1:auto_generated|decode_8la:decode3|w_anode1075w[2]                                                                                                                                                                                                                     ; LABCELL_X24_Y20_N18        ; 32      ; Write enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram|altsyncram_cum1:auto_generated|decode_8la:decode3|w_anode1088w[2]                                                                                                                                                                                                                     ; LABCELL_X24_Y20_N3         ; 32      ; Write enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram|altsyncram_cum1:auto_generated|decode_8la:decode3|w_anode1096w[2]                                                                                                                                                                                                                     ; LABCELL_X24_Y20_N54        ; 32      ; Write enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram|altsyncram_cum1:auto_generated|decode_8la:decode3|w_anode1104w[2]                                                                                                                                                                                                                     ; LABCELL_X24_Y20_N51        ; 32      ; Write enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_sdram:riscv_sdram|WideOr16~0                                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y1_N27        ; 4       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_sdram:riscv_sdram|WideOr17~0                                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y1_N30        ; 16      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_sdram:riscv_sdram|active_rnw~0                                                                                                                                                                                                                                                                                                  ; MLABCELL_X25_Y4_N15        ; 43      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_addr[8]~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X24_Y4_N24         ; 13      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_state.000010000                                                                                                                                                                                                                                                                                             ; FF_X25_Y4_N47              ; 21      ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_state.001000000                                                                                                                                                                                                                                                                                             ; FF_X23_Y4_N53              ; 9       ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_sdram:riscv_sdram|m_state.001000000~DUPLICATE                                                                                                                                                                                                                                                                                   ; FF_X23_Y4_N52              ; 10      ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X24_Y0_N56      ; 1       ; Output enable                                        ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                               ; DDIOOECELL_X26_Y0_N96      ; 1       ; Output enable                                        ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X30_Y0_N39      ; 1       ; Output enable                                        ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X18_Y0_N96      ; 1       ; Output enable                                        ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X32_Y0_N56      ; 1       ; Output enable                                        ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X32_Y0_N39      ; 1       ; Output enable                                        ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X26_Y0_N79      ; 1       ; Output enable                                        ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X24_Y0_N39      ; 1       ; Output enable                                        ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                               ; DDIOOECELL_X28_Y0_N39      ; 1       ; Output enable                                        ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                               ; DDIOOECELL_X28_Y0_N56      ; 1       ; Output enable                                        ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                               ; DDIOOECELL_X30_Y0_N56      ; 1       ; Output enable                                        ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                               ; DDIOOECELL_X18_Y0_N79      ; 1       ; Output enable                                        ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                               ; DDIOOECELL_X34_Y0_N62      ; 1       ; Output enable                                        ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                               ; DDIOOECELL_X34_Y0_N45      ; 1       ; Output enable                                        ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                               ; DDIOOECELL_X34_Y0_N79      ; 1       ; Output enable                                        ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_sdram:riscv_sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                               ; DDIOOECELL_X34_Y0_N96      ; 1       ; Output enable                                        ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_text:riscv_text|altsyncram:the_altsyncram|altsyncram_evm1:auto_generated|decode_5la:decode3|eq_node[0]                                                                                                                                                                                                                          ; LABCELL_X50_Y38_N45        ; 32      ; Write enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_riscv_text:riscv_text|altsyncram:the_altsyncram|altsyncram_evm1:auto_generated|decode_5la:decode3|eq_node[1]                                                                                                                                                                                                                          ; LABCELL_X50_Y38_N42        ; 32      ; Write enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|locked_wire[0]                                                                                                                                                                                                                             ; FRACTIONALPLL_X0_Y15_N0    ; 7       ; Async. clear                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X0_Y20_N1 ; 12954   ; Clock                                                ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_ctlpath:singlecycle_ctlpath|stuff_completed~2                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y27_N6        ; 85      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|multiplexer4:mux_next_pc_select|multiplexer:multiplexer|Mux25~0                                                                                                                                                                                                         ; MLABCELL_X25_Y27_N30       ; 23      ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3141                                                                                                                                                                                                                                           ; LABCELL_X30_Y33_N3         ; 43      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3143                                                                                                                                                                                                                                           ; LABCELL_X31_Y37_N21        ; 45      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3146                                                                                                                                                                                                                                           ; LABCELL_X33_Y39_N3         ; 37      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3147                                                                                                                                                                                                                                           ; LABCELL_X33_Y39_N30        ; 41      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3149                                                                                                                                                                                                                                           ; LABCELL_X19_Y36_N9         ; 42      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3150                                                                                                                                                                                                                                           ; LABCELL_X29_Y33_N6         ; 45      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3151                                                                                                                                                                                                                                           ; LABCELL_X31_Y37_N42        ; 34      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3152                                                                                                                                                                                                                                           ; LABCELL_X22_Y40_N33        ; 36      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3154                                                                                                                                                                                                                                           ; LABCELL_X33_Y35_N45        ; 44      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3156                                                                                                                                                                                                                                           ; MLABCELL_X34_Y36_N6        ; 45      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3157                                                                                                                                                                                                                                           ; LABCELL_X29_Y33_N18        ; 36      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3159                                                                                                                                                                                                                                           ; LABCELL_X29_Y33_N15        ; 42      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3161                                                                                                                                                                                                                                           ; LABCELL_X33_Y36_N12        ; 41      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3162                                                                                                                                                                                                                                           ; LABCELL_X33_Y36_N39        ; 43      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3163                                                                                                                                                                                                                                           ; LABCELL_X29_Y33_N30        ; 39      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3164                                                                                                                                                                                                                                           ; LABCELL_X31_Y37_N18        ; 41      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3165                                                                                                                                                                                                                                           ; LABCELL_X33_Y35_N12        ; 41      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3166                                                                                                                                                                                                                                           ; LABCELL_X33_Y36_N3         ; 39      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3167                                                                                                                                                                                                                                           ; LABCELL_X30_Y36_N24        ; 47      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3168                                                                                                                                                                                                                                           ; LABCELL_X30_Y33_N42        ; 35      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3169                                                                                                                                                                                                                                           ; LABCELL_X30_Y33_N30        ; 36      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3170                                                                                                                                                                                                                                           ; LABCELL_X30_Y33_N9         ; 38      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3171                                                                                                                                                                                                                                           ; LABCELL_X31_Y39_N48        ; 38      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3172                                                                                                                                                                                                                                           ; LABCELL_X33_Y35_N9         ; 42      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3173                                                                                                                                                                                                                                           ; MLABCELL_X34_Y36_N12       ; 45      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3174                                                                                                                                                                                                                                           ; LABCELL_X27_Y39_N21        ; 37      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3175                                                                                                                                                                                                                                           ; LABCELL_X27_Y42_N6         ; 38      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3176                                                                                                                                                                                                                                           ; LABCELL_X33_Y36_N45        ; 38      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3177                                                                                                                                                                                                                                           ; LABCELL_X33_Y36_N36        ; 38      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3178                                                                                                                                                                                                                                           ; LABCELL_X29_Y33_N39        ; 38      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|regfile:regfile|register~3179                                                                                                                                                                                                                                           ; LABCELL_X31_Y37_N30        ; 37      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|singlecycle_datapath:singlecycle_datapath|register:program_counter|value[1]~1                                                                                                                                                                                                                                     ; MLABCELL_X28_Y29_N54       ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; platform:u0|riscv_core:riscv_simple_sv_0|text_memory_interface:text_memory_interface|always2~0                                                                                                                                                                                                                                                             ; LABCELL_X17_Y23_N36        ; 33      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X6_Y4_N47               ; 47      ; Async. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~3                      ; LABCELL_X9_Y2_N48          ; 4       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; FF_X4_Y4_N44               ; 20      ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; LABCELL_X4_Y4_N18          ; 4       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2                           ; LABCELL_X4_Y4_N6           ; 3       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6                           ; MLABCELL_X6_Y4_N0          ; 10      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                             ; FF_X11_Y6_N53              ; 13      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                             ; FF_X10_Y6_N11              ; 23      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3                             ; MLABCELL_X8_Y6_N0          ; 11      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1              ; LABCELL_X9_Y2_N45          ; 8       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                ; MLABCELL_X3_Y1_N54         ; 2       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2                    ; MLABCELL_X6_Y4_N30         ; 3       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5                    ; MLABCELL_X6_Y4_N33         ; 10      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2      ; LABCELL_X9_Y2_N18          ; 4       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 ; LABCELL_X9_Y2_N57          ; 9       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X3_Y1_N2                ; 15      ; Async. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X3_Y1_N59               ; 12      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X1_Y2_N11               ; 79      ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0         ; MLABCELL_X15_Y6_N48        ; 6       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X1_Y2_N21          ; 3       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X2_Y1_N26               ; 118     ; Async. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; MLABCELL_X6_Y4_N39         ; 4       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                                      ; LABCELL_X7_Y7_N27          ; 15      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                                      ; LABCELL_X7_Y7_N24          ; 15      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                       ; FF_X4_Y7_N5                ; 15      ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                    ; FF_X6_Y11_N7               ; 9       ; Clock enable, Write enable                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                          ; LABCELL_X12_Y4_N57         ; 13      ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                   ; MLABCELL_X6_Y11_N18        ; 22      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                    ; LABCELL_X9_Y1_N39          ; 32      ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                    ; LABCELL_X9_Y2_N6           ; 32      ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                      ; FF_X3_Y8_N14               ; 808     ; Async. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                            ; LABCELL_X2_Y7_N9           ; 15      ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]~1                                                                                                                                                                                              ; LABCELL_X13_Y6_N54         ; 13      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]~1                                                                                                                                                                                        ; MLABCELL_X8_Y13_N36        ; 8       ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                                 ; MLABCELL_X6_Y11_N33        ; 16      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                  ; MLABCELL_X6_Y11_N27        ; 7       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                 ; MLABCELL_X6_Y11_N42        ; 22      ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                      ; LABCELL_X7_Y6_N27          ; 1       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                            ; MLABCELL_X6_Y5_N12         ; 9       ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pai:auto_generated|cout_actual                                                                 ; LABCELL_X1_Y5_N57          ; 10      ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|cout_actual                                                                                ; LABCELL_X7_Y6_N48          ; 6       ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                                   ; MLABCELL_X3_Y6_N54         ; 1       ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                             ; LABCELL_X7_Y5_N57          ; 11      ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                ; MLABCELL_X6_Y5_N54         ; 172     ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                  ; MLABCELL_X6_Y5_N18         ; 9       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                         ; LABCELL_X7_Y6_N21          ; 1       ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                      ; LABCELL_X7_Y6_N51          ; 7       ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                                         ; LABCELL_X7_Y6_N18          ; 14      ; Sync. load                                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~5                                                                                                                                                                                                             ; LABCELL_X13_Y2_N12         ; 4       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~1                                                                                                                                                                                                        ; LABCELL_X10_Y2_N21         ; 5       ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                          ; LABCELL_X10_Y6_N45         ; 19      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]~0                                                                                                                                                                                                                           ; LABCELL_X13_Y6_N27         ; 32      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_calc_reset                                                                                                                                                                                                                         ; LABCELL_X13_Y4_N42         ; 13      ; Sync. clear                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                                                                                     ; LABCELL_X13_Y4_N45         ; 16      ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                              ; LABCELL_X1_Y7_N9           ; 560     ; Clock enable                                         ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+------------------------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                           ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X0_Y20_N1 ; 12954   ; Global Clock         ; GCLK2            ; --                        ;
; platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1] ; PLLOUTPUTCOUNTER_X0_Y21_N1 ; 1       ; Global Clock         ; GCLK3            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                  ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; platform:u0|instruction_cache:instruction_cache_0|active_lane[13]~0                                                                   ; 2128    ;
; platform:u0|instruction_cache:instruction_cache_0|MEM_T~85                                                                            ; 2128    ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[157]~1                                                                  ; 2048    ;
; platform:u0|instruction_cache:instruction_cache_0|active_lane[157]~2                                                                  ; 2048    ;
; altera_internal_jtag~TCKUTAP                                                                                                          ; 1258    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                 ; 808     ;
; platform:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; 758     ;
; platform:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 561     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena         ; 560     ;
; platform:u0|instruction_cache:instruction_cache_0|Decoder1~0                                                                          ; 533     ;
; platform:u0|instruction_cache:instruction_cache_0|Decoder1~1                                                                          ; 533     ;
; platform:u0|instruction_cache:instruction_cache_0|Decoder1~2                                                                          ; 533     ;
; platform:u0|instruction_cache:instruction_cache_0|Decoder1~3                                                                          ; 533     ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                  ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                     ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; platform:u0|instruction_cache:instruction_cache_0|altsyncram:LRU_rtl_0|altsyncram_dfo1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 3            ; 64           ; 3            ; yes                    ; no                      ; yes                    ; no                      ; 192     ; 64                          ; 3                           ; 64                          ; 3                           ; 192                 ; 1           ; 0     ; None                    ; M10K_X58_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_T_rtl_0|altsyncram_nio1:auto_generated|ALTSYNCRAM                                                                                    ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 80           ; 64           ; 80           ; yes                    ; no                      ; yes                    ; no                      ; 5120    ; 64                          ; 80                          ; 64                          ; 80                          ; 5120                ; 4           ; 0     ; None                    ; M10K_X41_Y24_N0, M10K_X38_Y21_N0, M10K_X38_Y32_N0, M10K_X26_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; platform:u0|instruction_cache:instruction_cache_0|altsyncram:MEM_rtl_0|altsyncram_3po1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 2048         ; 64           ; 2048         ; yes                    ; no                      ; yes                    ; no                      ; 131072  ; 64                          ; 2048                        ; 64                          ; 2048                        ; 131072              ; 53          ; 0     ; None                    ; M10K_X41_Y24_N0, M10K_X38_Y21_N0, M10K_X26_Y29_N0, M10K_X38_Y29_N0, M10K_X49_Y33_N0, M10K_X41_Y34_N0, M10K_X49_Y29_N0, M10K_X41_Y29_N0, M10K_X26_Y27_N0, M10K_X26_Y28_N0, M10K_X49_Y28_N0, M10K_X38_Y30_N0, M10K_X26_Y30_N0, M10K_X26_Y25_N0, M10K_X41_Y25_N0, M10K_X38_Y24_N0, M10K_X38_Y26_N0, M10K_X41_Y27_N0, M10K_X41_Y23_N0, M10K_X38_Y17_N0, M10K_X38_Y22_N0, M10K_X26_Y22_N0, M10K_X38_Y25_N0, M10K_X38_Y19_N0, M10K_X38_Y20_N0, M10K_X38_Y23_N0, M10K_X41_Y21_N0, M10K_X49_Y24_N0, M10K_X38_Y28_N0, M10K_X41_Y33_N0, M10K_X58_Y29_N0, M10K_X58_Y28_N0, M10K_X38_Y31_N0, M10K_X41_Y26_N0, M10K_X49_Y25_N0, M10K_X38_Y27_N0, M10K_X49_Y30_N0, M10K_X49_Y27_N0, M10K_X49_Y31_N0, M10K_X41_Y30_N0, M10K_X58_Y30_N0, M10K_X49_Y26_N0, M10K_X41_Y20_N0, M10K_X41_Y28_N0, M10K_X49_Y23_N0, M10K_X41_Y31_N0, M10K_X41_Y22_N0, M10K_X26_Y17_N0, M10K_X41_Y35_N0, M10K_X38_Y34_N0, M10K_X38_Y35_N0, M10K_X38_Y33_N0, M10K_X38_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                    ; M10K_X26_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                         ; AUTO       ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128     ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0     ; None                    ; M10K_X26_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram|altsyncram_cum1:auto_generated|ALTSYNCRAM                                                                                        ; M10K block ; Single Port      ; Single Clock ; 32768        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1048576 ; 32768                       ; 32                          ; --                          ; --                          ; 1048576             ; 128         ; 0     ; platform_riscv_data.hex ; M10K_X14_Y23_N0, M10K_X26_Y18_N0, M10K_X26_Y20_N0, M10K_X26_Y24_N0, M10K_X38_Y14_N0, M10K_X38_Y15_N0, M10K_X5_Y14_N0, M10K_X58_Y5_N0, M10K_X14_Y25_N0, M10K_X14_Y8_N0, M10K_X26_Y13_N0, M10K_X14_Y7_N0, M10K_X14_Y27_N0, M10K_X26_Y15_N0, M10K_X14_Y17_N0, M10K_X14_Y15_N0, M10K_X14_Y14_N0, M10K_X14_Y21_N0, M10K_X14_Y18_N0, M10K_X26_Y31_N0, M10K_X38_Y9_N0, M10K_X38_Y6_N0, M10K_X38_Y7_N0, M10K_X14_Y6_N0, M10K_X38_Y13_N0, M10K_X38_Y16_N0, M10K_X38_Y12_N0, M10K_X26_Y32_N0, M10K_X26_Y23_N0, M10K_X41_Y15_N0, M10K_X41_Y14_N0, M10K_X41_Y17_N0, M10K_X14_Y22_N0, M10K_X26_Y6_N0, M10K_X41_Y18_N0, M10K_X38_Y4_N0, M10K_X49_Y18_N0, M10K_X38_Y11_N0, M10K_X58_Y14_N0, M10K_X49_Y10_N0, M10K_X38_Y1_N0, M10K_X14_Y3_N0, M10K_X26_Y2_N0, M10K_X26_Y1_N0, M10K_X69_Y11_N0, M10K_X69_Y10_N0, M10K_X49_Y11_N0, M10K_X58_Y11_N0, M10K_X14_Y13_N0, M10K_X49_Y15_N0, M10K_X58_Y15_N0, M10K_X41_Y32_N0, M10K_X38_Y18_N0, M10K_X41_Y11_N0, M10K_X49_Y13_N0, M10K_X41_Y13_N0, M10K_X14_Y29_N0, M10K_X26_Y21_N0, M10K_X14_Y16_N0, M10K_X14_Y24_N0, M10K_X58_Y31_N0, M10K_X26_Y14_N0, M10K_X26_Y12_N0, M10K_X58_Y12_N0, M10K_X14_Y2_N0, M10K_X38_Y3_N0, M10K_X26_Y3_N0, M10K_X38_Y2_N0, M10K_X41_Y8_N0, M10K_X58_Y6_N0, M10K_X49_Y6_N0, M10K_X58_Y8_N0, M10K_X41_Y9_N0, M10K_X49_Y7_N0, M10K_X41_Y6_N0, M10K_X49_Y8_N0, M10K_X26_Y19_N0, M10K_X14_Y9_N0, M10K_X14_Y10_N0, M10K_X14_Y11_N0, M10K_X5_Y4_N0, M10K_X14_Y4_N0, M10K_X14_Y5_N0, M10K_X5_Y7_N0, M10K_X69_Y12_N0, M10K_X49_Y12_N0, M10K_X58_Y18_N0, M10K_X49_Y14_N0, M10K_X41_Y5_N0, M10K_X38_Y5_N0, M10K_X41_Y7_N0, M10K_X26_Y7_N0, M10K_X49_Y19_N0, M10K_X69_Y15_N0, M10K_X58_Y19_N0, M10K_X49_Y20_N0, M10K_X58_Y13_N0, M10K_X49_Y17_N0, M10K_X58_Y9_N0, M10K_X49_Y9_N0, M10K_X41_Y10_N0, M10K_X26_Y11_N0, M10K_X41_Y16_N0, M10K_X41_Y12_N0, M10K_X14_Y28_N0, M10K_X26_Y16_N0, M10K_X14_Y20_N0, M10K_X14_Y26_N0, M10K_X26_Y5_N0, M10K_X58_Y7_N0, M10K_X49_Y5_N0, M10K_X41_Y4_N0, M10K_X14_Y12_N0, M10K_X14_Y19_N0, M10K_X5_Y12_N0, M10K_X5_Y13_N0, M10K_X69_Y13_N0, M10K_X58_Y17_N0, M10K_X69_Y14_N0, M10K_X49_Y16_N0, M10K_X38_Y10_N0, M10K_X26_Y8_N0, M10K_X38_Y8_N0, M10K_X26_Y9_N0, M10K_X41_Y19_N0, M10K_X49_Y4_N0, M10K_X58_Y16_N0, M10K_X58_Y10_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; platform:u0|platform_riscv_text:riscv_text|altsyncram:the_altsyncram|altsyncram_evm1:auto_generated|ALTSYNCRAM                                                                                        ; M10K block ; Single Port      ; Single Clock ; 16384        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 524288  ; 16384                       ; 32                          ; --                          ; --                          ; 524288              ; 64          ; 0     ; platform_riscv_text.hex ; M10K_X41_Y36_N0, M10K_X38_Y37_N0, M10K_X49_Y41_N0, M10K_X41_Y43_N0, M10K_X38_Y45_N0, M10K_X41_Y45_N0, M10K_X38_Y38_N0, M10K_X41_Y38_N0, M10K_X41_Y42_N0, M10K_X38_Y42_N0, M10K_X49_Y21_N0, M10K_X26_Y33_N0, M10K_X38_Y43_N0, M10K_X38_Y44_N0, M10K_X38_Y36_N0, M10K_X38_Y41_N0, M10K_X26_Y40_N0, M10K_X26_Y42_N0, M10K_X26_Y37_N0, M10K_X26_Y36_N0, M10K_X26_Y35_N0, M10K_X26_Y34_N0, M10K_X41_Y37_N0, M10K_X41_Y41_N0, M10K_X69_Y22_N0, M10K_X58_Y22_N0, M10K_X26_Y41_N0, M10K_X26_Y43_N0, M10K_X26_Y39_N0, M10K_X38_Y39_N0, M10K_X58_Y26_N0, M10K_X69_Y31_N0, M10K_X69_Y26_N0, M10K_X69_Y25_N0, M10K_X69_Y32_N0, M10K_X69_Y30_N0, M10K_X49_Y39_N0, M10K_X41_Y39_N0, M10K_X58_Y25_N0, M10K_X58_Y27_N0, M10K_X58_Y21_N0, M10K_X49_Y22_N0, M10K_X69_Y28_N0, M10K_X69_Y29_N0, M10K_X49_Y42_N0, M10K_X49_Y44_N0, M10K_X49_Y32_N0, M10K_X49_Y34_N0, M10K_X49_Y38_N0, M10K_X49_Y40_N0, M10K_X69_Y33_N0, M10K_X69_Y34_N0, M10K_X38_Y40_N0, M10K_X41_Y40_N0, M10K_X58_Y36_N0, M10K_X58_Y34_N0, M10K_X58_Y32_N0, M10K_X58_Y33_N0, M10K_X49_Y43_N0, M10K_X49_Y45_N0, M10K_X49_Y36_N0, M10K_X49_Y35_N0, M10K_X41_Y44_N0, M10K_X41_Y46_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_se84:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; Dual Clocks  ; 128          ; 173          ; 128          ; 173          ; yes                    ; no                      ; yes                    ; no                      ; 22144   ; 128                         ; 173                         ; 128                         ; 173                         ; 22144               ; 5           ; 0     ; None                    ; M10K_X5_Y8_N0, M10K_X5_Y10_N0, M10K_X5_Y9_N0, M10K_X5_Y6_N0, M10K_X5_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 39,374 / 289,320 ( 14 % ) ;
; C12 interconnects                           ; 2,080 / 13,420 ( 15 % )   ;
; C2 interconnects                            ; 16,639 / 119,108 ( 14 % ) ;
; C4 interconnects                            ; 10,321 / 56,300 ( 18 % )  ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 2,896 / 289,320 ( 1 % )   ;
; Global clocks                               ; 2 / 16 ( 13 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 9,296 / 84,580 ( 11 % )   ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 2,293 / 12,676 ( 18 % )   ;
; R14/C12 interconnect drivers                ; 3,954 / 20,720 ( 19 % )   ;
; R3 interconnects                            ; 19,385 / 130,992 ( 15 % ) ;
; R6 interconnects                            ; 32,625 / 266,960 ( 12 % ) ;
; Spine clocks                                ; 11 / 360 ( 3 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 7     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 37           ; 109          ; 109          ; 0            ; 0            ; 113       ; 109          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 113       ; 113       ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 76           ; 4            ; 4            ; 113          ; 113          ; 0         ; 4            ; 113          ; 113          ; 113          ; 113          ; 113          ; 113          ; 113          ; 113          ; 113          ; 113          ; 113          ; 113          ; 113          ; 113          ; 113          ; 113          ; 113          ; 113          ; 0         ; 0         ; 113          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; LEDR[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[7]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[8]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[9]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_CLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK2_50           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK3_50           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK4_50           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_CKE            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX0[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX0[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX0[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX0[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX0[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX0[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX0[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX1[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX1[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX1[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX1[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX1[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX1[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX1[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX2[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX2[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX2[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX2[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX2[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX2[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX2[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX3[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX3[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX3[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX3[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX3[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX3[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX3[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX4[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX4[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX4[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX4[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX4[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX4[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX4[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX5[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX5[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX5[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX5[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX5[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX5[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX5[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[2]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[3]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK_50            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[0]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[1]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[2]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[3]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[4]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[5]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[6]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[7]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[8]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[9]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                         ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                 ; Destination Clock(s)                                                            ; Delay Added in ns ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------+
; u0|sys_sdram_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|sys_sdram_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 1370.2            ;
; altera_reserved_tck                                                             ; altera_reserved_tck                                                             ; 1113.9            ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                     ; Destination Register                                                                                                                                                                                                                                                                                                         ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                                       ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 2.386             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                       ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 2.382             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                       ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 2.342             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][92]_OTERM1397                                                                                                                                                                                                                   ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[4]                                                                                                                                                                                             ; 1.893             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                    ; 1.865             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                    ; 1.839             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                    ; 1.834             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                                   ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.833             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                                   ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.809             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0_OTERM99_OTERM1207                                                                                                                                                                                                           ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                               ; 1.798             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                  ; 1.796             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0_OTERM99_OTERM1205                                                                                                                                                                                                           ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                               ; 1.788             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                                      ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]                                                                                ; 1.783             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                    ; 1.764             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem[0][92]_OTERM1395                                                                                                                                                                                                                   ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[4]                                                                                                                                                                                             ; 1.748             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                    ; 1.748             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                    ; 1.736             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                                                                          ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.729             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] ; 1.729             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[7]_OTERM185                                                                                                                                                                                                                   ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[4]                                                                                                                                                                                             ; 1.722             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0_OTERM99_OTERM1209                                                                                                                                                                                                           ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                               ; 1.709             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                                          ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.706             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                                               ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]                                                                                ; 1.694             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                                    ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.691             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                                    ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.687             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT_OTERM51                                                                                                                                                                                                            ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT_OTERM65                                                                                                                                                                                    ; 1.683             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA_OTERM5                                                                                                                                                                                                                 ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                               ; 1.680             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA_OTERM7                                                                                                                                                                                                                 ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                               ; 1.668             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET_OTERM89                                                                                                                                                                                                            ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                               ; 1.664             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                                          ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.653             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                                                                                                          ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.647             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                    ; 1.637             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] ; 1.637             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                    ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.636             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[7]_OTERM191                                                                                                                                                                                                                   ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[4]                                                                                                                                                                                             ; 1.636             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA_OTERM9_OTERM655                                                                                                                                                                                                        ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                               ; 1.634             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0_OTERM99_OTERM1203                                                                                                                                                                                                           ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                               ; 1.631             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                                    ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.610             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]_OTERM651                                                                                                                                                                                                               ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]_OTERM139                                                                                                                                                                                          ; 1.605             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0_OTERM103                                                                                                                                                                                                                    ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                               ; 1.598             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0_OTERM99_OTERM1201                                                                                                                                                                                                           ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                               ; 1.598             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0_OTERM99_OTERM1199                                                                                                                                                                                                           ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                               ; 1.598             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT_OTERM77                                                                                                                                                                                                           ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                               ; 1.598             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA_OTERM19                                                                                                                                                                                                           ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                               ; 1.598             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                                     ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                               ; 1.598             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                                                                                 ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                               ; 1.598             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                              ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                               ; 1.598             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                              ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                               ; 1.598             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                              ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                               ; 1.598             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                              ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                               ; 1.598             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                              ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                               ; 1.598             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                              ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                               ; 1.598             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                              ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                               ; 1.598             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0_OTERM101                                                                                                                                                                                                                    ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                               ; 1.598             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                                                                                                   ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                               ; 1.598             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                                   ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.598             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                                    ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.579             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rsp_fifo|mem_used[0]_OTERM249                                                                                                                                                                                                                   ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[4]                                                                                                                                                                                             ; 1.577             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                                    ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.575             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                                    ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.572             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                                                                                                            ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.570             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                                    ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.559             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] ; 1.553             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                       ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.547             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                                ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.547             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                                   ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.547             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                                   ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.547             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                                   ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.547             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                                   ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.547             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                                                                   ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.547             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                                    ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.547             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                                    ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.547             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                                    ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.547             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                                    ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.547             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                                    ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.547             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                                    ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.547             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                                    ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.547             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                                                                   ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.547             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                                        ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.547             ;
; platform:u0|platform_riscv_sdram:riscv_sdram|platform_riscv_sdram_input_efifo_module:the_platform_riscv_sdram_input_efifo_module|rd_address                                                                                                                                                                                                         ; platform:u0|platform_riscv_sdram:riscv_sdram|m_count[1]                                                                                                                                                                                                                                                                      ; 1.544             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                                                                          ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.536             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                                    ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.530             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                                          ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.506             ;
; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:riscv_sdram_s1_agent_rdata_fifo|out_valid                                                                                                                                                                                                                            ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[4]                                                                                                                                                                                             ; 1.482             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                    ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.473             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                                                                                                                          ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.473             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                      ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.450             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                    ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.450             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                                                                                                          ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.450             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                      ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.450             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                      ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.450             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                                      ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.450             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                          ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.450             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                                           ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.450             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                                      ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                          ; 1.450             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]_OTERM1087                                                                                                                                                                                                                   ; platform:u0|platform_riscv_data:riscv_data|altsyncram:the_altsyncram|altsyncram_cum1:auto_generated|ram_block1a50~porta_address_reg0                                                                                                                                                                                         ; 1.444             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                       ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                               ; 1.418             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]_OTERM1113                                                                                                                                                                                                                   ; platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:jtag_master_master_limiter|last_dest_id[1]                                                                                                                                                                                            ; 1.415             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                       ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                               ; 1.407             ;
; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                       ; platform:u0|platform_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                               ; 1.401             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "riscv-test"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 13403 fanout uses global clock CLKCTRL_G2
    Info (11162): platform:u0|platform_sys_sdram_pll:sys_sdram_pll|platform_sys_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G3
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'riscv-test.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|sys_sdram_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 10 -duty_cycle 50.00 -name {u0|sys_sdram_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|sys_sdram_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|sys_sdram_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 10 -duty_cycle 50.00 -name {u0|sys_sdram_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|sys_sdram_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {u0|sys_sdram_pll|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 10 -phase -54.00 -duty_cycle 50.00 -name {u0|sys_sdram_pll|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|sys_sdram_pll|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: '/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: '/home/maciej/Pulpit/FPGA/Projekt/riscv-test/db/ip/platform/submodules/altera_reset_controller.sdc'
Critical Warning (332012): Synopsys Design Constraints File file not found: '/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_avalon_st_jtag_interface.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Critical Warning (332012): Synopsys Design Constraints File file not found: '/home/tilk/Documents/CodeGenerated/DE1_SOC/riscv-test/db/ip/platform/submodules/altera_reset_controller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|sys_sdram_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|sys_sdram_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|sys_sdram_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u0|sys_sdram_pll|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 9 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000 altera_reserved_tck
    Info (332111):   10.000     clk_dram
    Info (332111):   20.000    CLOCK2_50
    Info (332111):   20.000    CLOCK3_50
    Info (332111):   20.000    CLOCK4_50
    Info (332111):   20.000     CLOCK_50
    Info (332111):    2.000 u0|sys_sdram_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   20.000 u0|sys_sdram_pll|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   20.000 u0|sys_sdram_pll|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_dqm[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 24 registers into blocks of type Block RAM
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 19 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:34
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:58
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:36
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:25
Info (170193): Fitter routing operations beginning
Info (170089): 2e+03 ns of routing delay (approximately 1.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 12% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 66% of the available device resources in the region that extends from location X45_Y23 to location X55_Y34
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:02:50
Info (11888): Total time spent on timing analysis during the Fitter is 49.79 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:30
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4285 megabytes
    Info: Processing ended: Tue Feb  4 01:44:31 2020
    Info: Elapsed time: 00:06:13
    Info: Total CPU time (on all processors): 00:20:29


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/maciej/Pulpit/FPGA/Projekt/riscv-test/riscv-test.fit.smsg.


