
*** Running vivado
    with args -log fpga_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source fpga_top.tcl -notrace



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fpga_top.tcl -notrace
Command: link_design -top fpga_top -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLOCK'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM1/DFTBD_MEM1.dcp' for cell 'DFTBD_RAMs/DFTBD_RAM1'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM2/DFTBD_MEM2.dcp' for cell 'DFTBD_RAMs/DFTBD_RAM2'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM3/DFTBD_MEM3.dcp' for cell 'DFTBD_RAMs/DFTBD_RAM3'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM4/DFTBD_MEM4.dcp' for cell 'DFTBD_RAMs/DFTBD_RAM4'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM5/DFTBD_MEM5.dcp' for cell 'DFTBD_RAMs/DFTBD_RAM5'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM6/DFTBD_MEM6.dcp' for cell 'DFTBD_RAMs/DFTBD_RAM6'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM7/DFTBD_MEM7.dcp' for cell 'DFTBD_RAMs/DFTBD_RAM7'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM8/DFTBD_MEM8.dcp' for cell 'DFTBD_RAMs/DFTBD_RAM8'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM1I_1/DFTBD_MEM1I.dcp' for cell 'DFTBD_RAMs/DFTBD_RAMI1'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTB_MEM2I/DFTB_MEM2I.dcp' for cell 'DFTBD_RAMs/DFTBD_RAMI2'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM3I/DFTBD_MEM3I.dcp' for cell 'DFTBD_RAMs/DFTBD_RAMI3'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM4I/DFTBD_MEM4I.dcp' for cell 'DFTBD_RAMs/DFTBD_RAMI4'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM5I/DFTBD_MEM5I.dcp' for cell 'DFTBD_RAMs/DFTBD_RAMI5'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTDB_MEM6I/DFTDB_MEM6I.dcp' for cell 'DFTBD_RAMs/DFTBD_RAMI6'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM7I/DFTBD_MEM7I.dcp' for cell 'DFTBD_RAMs/DFTBD_RAMI7'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/DFTBD_MEM8I/DFTBD_MEM8I.dcp' for cell 'DFTBD_RAMs/DFTBD_RAMI8'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'Series_recombination_loop/first'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/TW_RAM/TW_RAM.dcp' for cell 'TWiddle1/Twiddle_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/TW2_RAM/TW2_RAM.dcp' for cell 'TWiddle1/Twiddle_2'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1279.977 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLOCK/inst'
Finished Parsing XDC File [c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLOCK/inst'
Parsing XDC File [c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLOCK/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1450.023 ; gain = 170.047
Finished Parsing XDC File [c:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLOCK/inst'
Parsing XDC File [C:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_implementation_FFT.constraints/arty.xdc]
Finished Parsing XDC File [C:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_implementation_FFT.constraints/arty.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1450.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1450.023 ; gain = 170.047
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1450.023 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 19f2bb726

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.258 . Memory (MB): peak = 1471.875 ; gain = 21.852

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 141128bc0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 1769.004 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19d6880a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 1769.004 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 159ee2c0a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.400 . Memory (MB): peak = 1769.004 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 159ee2c0a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.462 . Memory (MB): peak = 1769.004 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 159ee2c0a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.468 . Memory (MB): peak = 1769.004 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 159ee2c0a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.477 . Memory (MB): peak = 1769.004 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1769.004 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 205c6141e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.616 . Memory (MB): peak = 1769.004 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 205c6141e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1878.168 ; gain = 0.000
Ending Power Optimization Task | Checksum: 205c6141e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1878.168 ; gain = 109.164

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 205c6141e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1878.168 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1878.168 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 205c6141e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1878.168 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.168 ; gain = 428.145
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1878.168 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/impl_1/fpga_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fpga_top_drc_opted.rpt -pb fpga_top_drc_opted.pb -rpx fpga_top_drc_opted.rpx
Command: report_drc -file fpga_top_drc_opted.rpt -pb fpga_top_drc_opted.pb -rpx fpga_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/impl_1/fpga_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1878.168 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 109737057

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1878.168 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1878.168 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15936f471

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.757 . Memory (MB): peak = 1878.168 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ee2e3257

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1878.168 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ee2e3257

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1878.168 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ee2e3257

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1878.168 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17e757445

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.168 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1abbe6dd3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.168 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1abbe6dd3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.168 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 47 LUTNM shape to break, 80 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 7, two critical 40, total 47, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 83 nets or LUTs. Breaked 47 LUTs, combined 36 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell Series_recombination_loop/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive. 37 registers were pushed out.
INFO: [Physopt 32-666] Processed cell Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive. No change.
INFO: [Physopt 32-457] Pass 2. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-666] Processed cell Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 1 net or cell. Created 37 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1878.168 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1878.168 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           47  |             36  |                    83  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           37  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           84  |             36  |                    84  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 10f9c7a64

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.168 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 12892afe0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.168 ; gain = 0.000
Phase 2 Global Placement | Checksum: 12892afe0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.168 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14a6bdd3b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.168 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13c34f0f9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.168 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 86b8bf69

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.168 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e7236b0a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1878.168 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 92cf74a9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1878.168 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 11f276160

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1878.168 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 10e8ce860

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1878.168 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19909b546

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1878.168 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: e468fc05

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1878.168 ; gain = 0.000
Phase 3 Detail Placement | Checksum: e468fc05

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1878.168 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 105444f46

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.849 | TNS=-90.291 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d7375c90

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1878.168 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 13bd127b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 1878.168 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 105444f46

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1878.168 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.051. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 163aca0e6

Time (s): cpu = 00:01:03 ; elapsed = 00:00:58 . Memory (MB): peak = 1878.168 ; gain = 0.000

Time (s): cpu = 00:01:03 ; elapsed = 00:00:58 . Memory (MB): peak = 1878.168 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 163aca0e6

Time (s): cpu = 00:01:03 ; elapsed = 00:00:58 . Memory (MB): peak = 1878.168 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 163aca0e6

Time (s): cpu = 00:01:03 ; elapsed = 00:00:58 . Memory (MB): peak = 1878.168 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 163aca0e6

Time (s): cpu = 00:01:03 ; elapsed = 00:00:58 . Memory (MB): peak = 1878.168 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 163aca0e6

Time (s): cpu = 00:01:03 ; elapsed = 00:00:58 . Memory (MB): peak = 1878.168 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1878.168 ; gain = 0.000

Time (s): cpu = 00:01:03 ; elapsed = 00:00:58 . Memory (MB): peak = 1878.168 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f453c70f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:58 . Memory (MB): peak = 1878.168 ; gain = 0.000
Ending Placer Task | Checksum: 1710d37f5

Time (s): cpu = 00:01:03 ; elapsed = 00:00:58 . Memory (MB): peak = 1878.168 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 1878.168 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1878.168 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/impl_1/fpga_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file fpga_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1878.168 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file fpga_top_utilization_placed.rpt -pb fpga_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fpga_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1878.168 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.50s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1878.168 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.051 | TNS=-41.844 |
Phase 1 Physical Synthesis Initialization | Checksum: 20a541342

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.263 . Memory (MB): peak = 1878.168 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.051 | TNS=-41.844 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 20a541342

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.315 . Memory (MB): peak = 1878.168 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.051 | TNS=-41.844 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR_reg[35]_0[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLOCK/inst/clk_sys_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[7]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.040 | TNS=-41.536 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[7]_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.038 | TNS=-41.480 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Series_recombination_loop/FFT_outR[3]_i_3_n_0.  Re-placed instance Series_recombination_loop/FFT_outR[3]_i_3
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[3]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.021 | TNS=-40.808 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI_reg[35]_0[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[3]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.017 | TNS=-39.688 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[3]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.016 | TNS=-39.656 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/FFT_outR[3]_i_7_n_0. Critical path length was reduced through logic transformation on cell Series_recombination_loop/FFT_outR[3]_i_7_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[3]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.009 | TNS=-39.264 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[11]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.008 | TNS=-39.240 |
INFO: [Physopt 32-663] Processed net Series_recombination_loop/FFT_outR[7]_i_4_n_0.  Re-placed instance Series_recombination_loop/FFT_outR[7]_i_4
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[7]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.002 | TNS=-39.072 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Series_recombination_loop/FFT_outR[7]_i_4_n_0. Critical path length was reduced through logic transformation on cell Series_recombination_loop/FFT_outR[7]_i_4_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[7]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.985 | TNS=-38.436 |
INFO: [Physopt 32-663] Processed net Series_recombination_loop/FFT_outI[7]_i_5_n_0.  Re-placed instance Series_recombination_loop/FFT_outI[7]_i_5
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[7]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.981 | TNS=-38.240 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[11]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Series_recombination_loop/FFT_outR[11]_i_2_n_0.  Re-placed instance Series_recombination_loop/FFT_outR[11]_i_2
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[11]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.978 | TNS=-38.012 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[3]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.975 | TNS=-37.922 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[3]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Series_recombination_loop/FFT_outI[3]_i_15_n_0. Critical path length was reduced through logic transformation on cell Series_recombination_loop/FFT_outI[3]_i_15_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[3]_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.972 | TNS=-37.652 |
INFO: [Physopt 32-663] Processed net Series_recombination_loop/FFT_outR[15]_i_4_n_0.  Re-placed instance Series_recombination_loop/FFT_outR[15]_i_4
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[15]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.969 | TNS=-37.592 |
INFO: [Physopt 32-663] Processed net Series_recombination_loop/FFT_outR[7]_i_2_n_0.  Re-placed instance Series_recombination_loop/FFT_outR[7]_i_2
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.968 | TNS=-37.564 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.967 | TNS=-37.404 |
INFO: [Physopt 32-663] Processed net Series_recombination_loop/FFT_outR[11]_i_4_n_0.  Re-placed instance Series_recombination_loop/FFT_outR[11]_i_4
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[11]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.966 | TNS=-37.068 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[3]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.959 | TNS=-36.800 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[15]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.958 | TNS=-36.780 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[7]_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.955 | TNS=-36.696 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[7]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.953 | TNS=-36.416 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[7]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.949 | TNS=-36.304 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[3]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.948 | TNS=-36.176 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[11]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.945 | TNS=-36.068 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[15]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Series_recombination_loop/FFT_outR[15]_i_5_n_0. Critical path length was reduced through logic transformation on cell Series_recombination_loop/FFT_outR[15]_i_5_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[15]_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.945 | TNS=-36.048 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[7]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.944 | TNS=-35.740 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[15]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.936 | TNS=-35.580 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[3]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.935 | TNS=-35.524 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[7]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.934 | TNS=-35.404 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[3]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.932 | TNS=-35.344 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[27]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.932 | TNS=-35.344 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[3]_i_22_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Series_recombination_loop/FFT_outI[3]_i_33_n_0.  Re-placed instance Series_recombination_loop/FFT_outI[3]_i_33
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[3]_i_33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.931 | TNS=-35.015 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[11]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Series_recombination_loop/FFT_outR[11]_i_3_n_0. Critical path length was reduced through logic transformation on cell Series_recombination_loop/FFT_outR[11]_i_3_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[11]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.929 | TNS=-34.967 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Series_recombination_loop/FFT_outR[3]_i_3_n_0. Critical path length was reduced through logic transformation on cell Series_recombination_loop/FFT_outR[3]_i_3_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[3]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.921 | TNS=-34.523 |
INFO: [Physopt 32-663] Processed net Series_recombination_loop/FFT_outI[3]_i_3_n_0.  Re-placed instance Series_recombination_loop/FFT_outI[3]_i_3
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[3]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.919 | TNS=-34.460 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[7]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.916 | TNS=-34.344 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[7]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.915 | TNS=-34.148 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[11]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.914 | TNS=-34.124 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Series_recombination_loop/FFT_outI[3]_i_3_n_0. Critical path length was reduced through logic transformation on cell Series_recombination_loop/FFT_outI[3]_i_3_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[3]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.909 | TNS=-33.944 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[3]_i_14_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Series_recombination_loop/FFT_outR[3]_i_14_n_0_repN. Critical path length was reduced through logic transformation on cell Series_recombination_loop/FFT_outR[3]_i_14_comp_1.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[3]_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.909 | TNS=-33.928 |
INFO: [Physopt 32-663] Processed net Series_recombination_loop/FFT_outR[3]_i_5_n_0.  Re-placed instance Series_recombination_loop/FFT_outR[3]_i_5
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[3]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.907 | TNS=-33.475 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[7]_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.904 | TNS=-33.391 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[7]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.899 | TNS=-33.253 |
INFO: [Physopt 32-663] Processed net Series_recombination_loop/FFT_outI[3]_i_24_n_0.  Re-placed instance Series_recombination_loop/FFT_outI[3]_i_24
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[3]_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.898 | TNS=-33.226 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[7]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.897 | TNS=-33.100 |
INFO: [Physopt 32-710] Processed net Series_recombination_loop/FFT_outI[7]_i_5_n_0. Critical path length was reduced through logic transformation on cell Series_recombination_loop/FFT_outI[7]_i_5_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[7]_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.897 | TNS=-33.010 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR_reg[35]_0[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLOCK/inst/clk_sys_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[7]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[7]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Series_recombination_loop/FFT_outR[7]_i_41_n_0.  Re-placed instance Series_recombination_loop/FFT_outR[7]_i_41
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[7]_i_41_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.890 | TNS=-32.632 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI_reg[35]_0[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Series_recombination_loop/FFT_outI[15]_i_2_n_0.  Re-placed instance Series_recombination_loop/FFT_outI[15]_i_2
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[15]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.890 | TNS=-32.632 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[3]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.883 | TNS=-32.405 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[7]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.883 | TNS=-32.275 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[7]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.879 | TNS=-32.195 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[11]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.879 | TNS=-32.171 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[11]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-32.147 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[11]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-32.147 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-32.035 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[11]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.874 | TNS=-31.915 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[7]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.873 | TNS=-31.537 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[7]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.873 | TNS=-31.537 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[7]_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.873 | TNS=-31.537 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[3]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[3]_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.867 | TNS=-31.381 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[3]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[7]_i_52_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.863 | TNS=-31.261 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[15]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.861 | TNS=-31.221 |
INFO: [Physopt 32-663] Processed net Series_recombination_loop/FFT_outI[11]_i_2_n_0.  Re-placed instance Series_recombination_loop/FFT_outI[11]_i_2
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[11]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.860 | TNS=-31.173 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.859 | TNS=-31.008 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[11]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[11]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.859 | TNS=-30.648 |
INFO: [Physopt 32-663] Processed net Series_recombination_loop/FFT_outI[7]_i_4_n_0.  Re-placed instance Series_recombination_loop/FFT_outI[7]_i_4
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[7]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.855 | TNS=-30.550 |
INFO: [Physopt 32-663] Processed net Series_recombination_loop/FFT_outI[15]_i_10_n_0.  Re-placed instance Series_recombination_loop/FFT_outI[15]_i_10
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[15]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.855 | TNS=-30.544 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.855 | TNS=-30.544 |
Phase 3 Critical Path Optimization | Checksum: 20a541342

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1878.168 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.855 | TNS=-30.544 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI_reg[35]_0[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLOCK/inst/clk_sys_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[11]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.855 | TNS=-30.544 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[7]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.853 | TNS=-30.488 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[11]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[11]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.853 | TNS=-30.488 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Series_recombination_loop/FFT_outI[11]_i_2_n_0. Critical path length was reduced through logic transformation on cell Series_recombination_loop/FFT_outI[11]_i_2_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[11]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.851 | TNS=-30.446 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[7]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Series_recombination_loop/FFT_outI[7]_i_17_n_0. Critical path length was reduced through logic transformation on cell Series_recombination_loop/FFT_outI[7]_i_17_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[3]_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.851 | TNS=-30.440 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Series_recombination_loop/FFT_outI[3]_i_2_n_0. Critical path length was reduced through logic transformation on cell Series_recombination_loop/FFT_outI[3]_i_2_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[3]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.850 | TNS=-30.414 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[7]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[7]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.848 | TNS=-30.362 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[3]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.847 | TNS=-30.336 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[7]_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.846 | TNS=-30.270 |
INFO: [Physopt 32-663] Processed net Series_recombination_loop/FFT_outI[11]_i_5_n_0.  Re-placed instance Series_recombination_loop/FFT_outI[11]_i_5
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[11]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.845 | TNS=-30.096 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR_reg[35]_0[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[15]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Series_recombination_loop/FFT_outR[15]_i_17_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[15]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.844 | TNS=-29.976 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[11]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.839 | TNS=-29.880 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[11]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.839 | TNS=-29.880 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[3]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.836 | TNS=-29.790 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[3]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.836 | TNS=-29.748 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[11]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[11]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.836 | TNS=-29.748 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[3]_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.835 | TNS=-29.718 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[3]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.833 | TNS=-29.259 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[11]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Series_recombination_loop/FFT_outI[11]_i_3_n_0. Critical path length was reduced through logic transformation on cell Series_recombination_loop/FFT_outI[11]_i_3_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[11]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.829 | TNS=-29.159 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[15]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Series_recombination_loop/FFT_outI[15]_i_4_n_0. Critical path length was reduced through logic transformation on cell Series_recombination_loop/FFT_outI[15]_i_4_comp.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[15]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.828 | TNS=-29.139 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI_reg[35]_0[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLOCK/inst/clk_sys_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[11]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[11]_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.826 | TNS=-29.091 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[3]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[7]_i_48_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.822 | TNS=-28.909 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR_reg[35]_0[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[15]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.819 | TNS=-28.789 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[7]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[7]_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[7]_i_45_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.816 | TNS=-28.705 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[7]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[7]_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.816 | TNS=-28.425 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[11]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[11]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[11]_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.813 | TNS=-28.353 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.812 | TNS=-28.289 |
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[19]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[19]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[3]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[3]_i_33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.811 | TNS=-28.271 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[15]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[15]_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[7]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[3]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outI[7]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net Series_recombination_loop/FFT_outR[3]_i_16_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[11]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[11]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-663] Processed net Series_recombination_loop/FFT_outR[11]_i_4_n_0.  Re-placed instance Series_recombination_loop/FFT_outR[11]_i_4
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[15]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[23]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Series_recombination_loop/FFT_outI[23]_i_2_n_0.  Re-placed instance Series_recombination_loop/FFT_outI[23]_i_2
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outI[15]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[11]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Series_recombination_loop/FFT_outR[11]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-663] Processed net Series_recombination_loop/FFT_outI[3]_i_30_n_0.  Re-placed instance Series_recombination_loop/FFT_outI[3]_i_30
Phase 4 Critical Path Optimization | Checksum: 20a541342

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1878.168 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1878.168 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.791 | TNS=-27.319 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.260  |         14.524  |            1  |              0  |                   109  |           0  |           2  |  00:00:10  |
|  Total          |          0.260  |         14.524  |            1  |              0  |                   109  |           0  |           3  |  00:00:10  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1878.168 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 15623a5dd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1878.168 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
534 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1878.168 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 1878.168 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/impl_1/fpga_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2ee46b2c ConstDB: 0 ShapeSum: 42fe69e1 RouteDB: 0
Post Restoration Checksum: NetGraph: d0e6b4ce NumContArr: 84cf5bb3 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 155b61081

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1912.348 ; gain = 34.180

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 155b61081

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1918.348 ; gain = 40.180

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 155b61081

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1918.348 ; gain = 40.180
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 223ab514d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1926.566 ; gain = 48.398
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.766 | TNS=-23.866| WHS=-0.243 | THS=-51.312|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2766
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2766
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1fc6074e7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1936.926 ; gain = 58.758

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1fc6074e7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1936.926 ; gain = 58.758
Phase 3 Initial Routing | Checksum: fb6709bf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1937.613 ; gain = 59.445

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1389
 Number of Nodes with overlaps = 759
 Number of Nodes with overlaps = 537
 Number of Nodes with overlaps = 403
 Number of Nodes with overlaps = 285
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.708 | TNS=-89.194| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bc7bf4f8

Time (s): cpu = 00:01:21 ; elapsed = 00:00:54 . Memory (MB): peak = 1937.613 ; gain = 59.445

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1007
 Number of Nodes with overlaps = 589
 Number of Nodes with overlaps = 331
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.810 | TNS=-89.982| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a209090f

Time (s): cpu = 00:01:53 ; elapsed = 00:01:14 . Memory (MB): peak = 1940.566 ; gain = 62.398
Phase 4 Rip-up And Reroute | Checksum: 1a209090f

Time (s): cpu = 00:01:53 ; elapsed = 00:01:14 . Memory (MB): peak = 1940.566 ; gain = 62.398

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14fc55a0b

Time (s): cpu = 00:01:54 ; elapsed = 00:01:14 . Memory (MB): peak = 1940.566 ; gain = 62.398
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.708 | TNS=-80.145| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: db281bd6

Time (s): cpu = 00:01:55 ; elapsed = 00:01:15 . Memory (MB): peak = 1942.918 ; gain = 64.750

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: db281bd6

Time (s): cpu = 00:01:55 ; elapsed = 00:01:15 . Memory (MB): peak = 1942.918 ; gain = 64.750
Phase 5 Delay and Skew Optimization | Checksum: db281bd6

Time (s): cpu = 00:01:55 ; elapsed = 00:01:15 . Memory (MB): peak = 1942.918 ; gain = 64.750

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: df3f8930

Time (s): cpu = 00:01:55 ; elapsed = 00:01:15 . Memory (MB): peak = 1942.918 ; gain = 64.750
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.653 | TNS=-75.457| WHS=0.068  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: df3f8930

Time (s): cpu = 00:01:55 ; elapsed = 00:01:15 . Memory (MB): peak = 1942.918 ; gain = 64.750
Phase 6 Post Hold Fix | Checksum: df3f8930

Time (s): cpu = 00:01:55 ; elapsed = 00:01:15 . Memory (MB): peak = 1942.918 ; gain = 64.750

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.61014 %
  Global Horizontal Routing Utilization  = 1.62793 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 13006d461

Time (s): cpu = 00:01:55 ; elapsed = 00:01:15 . Memory (MB): peak = 1942.918 ; gain = 64.750

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13006d461

Time (s): cpu = 00:01:55 ; elapsed = 00:01:15 . Memory (MB): peak = 1942.918 ; gain = 64.750

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1445866b8

Time (s): cpu = 00:01:56 ; elapsed = 00:01:16 . Memory (MB): peak = 1942.918 ; gain = 64.750

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.653 | TNS=-75.457| WHS=0.068  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1445866b8

Time (s): cpu = 00:01:56 ; elapsed = 00:01:16 . Memory (MB): peak = 1942.918 ; gain = 64.750
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:56 ; elapsed = 00:01:16 . Memory (MB): peak = 1942.918 ; gain = 64.750

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
552 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:59 ; elapsed = 00:01:18 . Memory (MB): peak = 1942.918 ; gain = 64.750
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.434 . Memory (MB): peak = 1960.461 ; gain = 17.543
INFO: [Common 17-1381] The checkpoint 'C:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/impl_1/fpga_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fpga_top_drc_routed.rpt -pb fpga_top_drc_routed.pb -rpx fpga_top_drc_routed.rpx
Command: report_drc -file fpga_top_drc_routed.rpt -pb fpga_top_drc_routed.pb -rpx fpga_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/impl_1/fpga_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fpga_top_methodology_drc_routed.rpt -pb fpga_top_methodology_drc_routed.pb -rpx fpga_top_methodology_drc_routed.rpx
Command: report_methodology -file fpga_top_methodology_drc_routed.rpt -pb fpga_top_methodology_drc_routed.pb -rpx fpga_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/REPOS/EGH400-1/EGH400_1_Thesis/VHDL/initial/Initial_Implementation_FFT/Initial_Implementation_FFT.runs/impl_1/fpga_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fpga_top_power_routed.rpt -pb fpga_top_power_summary_routed.pb -rpx fpga_top_power_routed.rpx
Command: report_power -file fpga_top_power_routed.rpt -pb fpga_top_power_summary_routed.pb -rpx fpga_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
564 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fpga_top_route_status.rpt -pb fpga_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file fpga_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fpga_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fpga_top_bus_skew_routed.rpt -pb fpga_top_bus_skew_routed.pb -rpx fpga_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Aug 24 14:17:11 2022...
