# started on Fri Sep  6 04:07:40 2024

1802.05	msec	task-clock:u	1802047711	100.00	1.000	CPUs utilized
0		context-switches:u	1802047711	100.00	0.000	/sec
0		cpu-migrations:u	1802047711	100.00	0.000	/sec
33		page-faults:u	1802047711	100.00	18.313	/sec
4318128978		cycles:u	896227501	49.00	2.396	GHz
6458524907		instructions:u	900225993	49.00	1.50	insn per cycle
2149371896		branches:u	904063254	50.00	1.193	G/sec
4581		branch-misses:u	906161770	50.00	0.00	of all branches
77388		L1-dcache-loads:u	906191307	50.00	42.944	K/sec
3895		L1-dcache-load-misses:u	906190975	50.00	5.03	of all L1-dcache accesses
7958		LLC-loads:u	906186123	50.00	4.416	K/sec
1050		LLC-load-misses:u	773834177	42.00	13.19	of all LL-cache accesses
4291651869		L1-icache-loads:u	770014662	42.00	2.382	G/sec
61		L1-icache-load-misses:u	767887183	42.00	0.00	of all L1-icache accesses
0		dTLB-loads:u	767883977	42.00	0.000	/sec
9		dTLB-load-misses:u	767857036	42.00		
4282786164		iTLB-loads:u	767861346	42.00	2.377	G/sec
9		iTLB-load-misses:u	767928463	42.00	0.00	of all iTLB cache accesses
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
