# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Median_Filter_For_SandPNoice.srcs/sources_1/new/state_control_component.vhd" \
"../../../../Median_Filter_For_SandPNoice.srcs/sim_1/new/state_control_component_test.vhd" \

# Do not sort compile order
nosort
