
*** Running vivado
    with args -log multiCycleCPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source multiCycleCPU.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source multiCycleCPU.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 424.219 ; gain = 126.062
Command: synth_design -top multiCycleCPU -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20128 
WARNING: [Synth 8-6901] identifier 'memory' is used before its declaration [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:33]
WARNING: [Synth 8-2611] redeclaration of ansi port instruction is not allowed [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/instructionMemory.v:30]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 692.633 ; gain = 243.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'multiCycleCPU' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/multiCycleCPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'controlUnit' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/controlUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'changeState' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/changeState.v:23]
	Parameter IF bound to: 3'b000 
	Parameter ID bound to: 3'b001 
	Parameter EXE1 bound to: 3'b110 
	Parameter EXE2 bound to: 3'b101 
	Parameter EXE3 bound to: 3'b010 
	Parameter WB1 bound to: 3'b111 
	Parameter WB2 bound to: 3'b100 
	Parameter MEM bound to: 3'b011 
WARNING: [Synth 8-5788] Register new_state_reg in module changeState is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/changeState.v:42]
INFO: [Synth 8-6155] done synthesizing module 'changeState' (1#1) [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/changeState.v:23]
INFO: [Synth 8-6157] synthesizing module 'controlSign' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/controlSign.v:23]
	Parameter IF bound to: 3'b000 
	Parameter ID bound to: 3'b001 
	Parameter EXE1 bound to: 3'b110 
	Parameter EXE2 bound to: 3'b101 
	Parameter EXE3 bound to: 3'b010 
	Parameter WB1 bound to: 3'b111 
	Parameter WB2 bound to: 3'b100 
	Parameter MEM bound to: 3'b011 
WARNING: [Synth 8-567] referenced signal 'opCode' should be on the sensitivity list [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/controlSign.v:51]
WARNING: [Synth 8-567] referenced signal 'zero' should be on the sensitivity list [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/controlSign.v:51]
WARNING: [Synth 8-567] referenced signal 'sign' should be on the sensitivity list [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/controlSign.v:51]
INFO: [Synth 8-6155] done synthesizing module 'controlSign' (2#1) [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/controlSign.v:23]
INFO: [Synth 8-6155] done synthesizing module 'controlUnit' (3#1) [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/controlUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (4#1) [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'instructionMemory' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/instructionMemory.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/code/hub/vivado_pro/Test/Test.txt' is read successfully [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/instructionMemory.v:32]
INFO: [Synth 8-6155] done synthesizing module 'instructionMemory' (5#1) [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/instructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/IR.v:22]
INFO: [Synth 8-6155] done synthesizing module 'IR' (6#1) [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/IR.v:22]
INFO: [Synth 8-6157] synthesizing module 'mux3to1' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/mux3to1.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/mux3to1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'mux3to1' (7#1) [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/mux3to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/registerFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (8#1) [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/registerFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'DR' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/DR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DR' (9#1) [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/DR.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2to1' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/mux2to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2to1' (10#1) [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/mux2to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-226] default block is never used [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/ALU.v:33]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/mux.v:23]
WARNING: [Synth 8-567] referenced signal 'sign' should be on the sensitivity list [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/mux.v:31]
INFO: [Synth 8-6155] done synthesizing module 'mux' (12#1) [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'dataMemory' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:23]
WARNING: [Synth 8-567] referenced signal 'DAddr' should be on the sensitivity list [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:38]
WARNING: [Synth 8-567] referenced signal 'memory' should be on the sensitivity list [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dataMemory' (13#1) [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'signZeroExtend' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/signZeroExtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signZeroExtend' (14#1) [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/signZeroExtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiCycleCPU' (15#1) [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/multiCycleCPU.v:23]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[31]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[30]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[29]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[28]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[27]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[26]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[25]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[24]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[23]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[22]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[21]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[20]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[19]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[18]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[17]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[16]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[15]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[14]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[13]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[12]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[11]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[10]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[9]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[8]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[7]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[1]
WARNING: [Synth 8-3331] design instructionMemory has unconnected port pc[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 770.789 ; gain = 321.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 770.789 ; gain = 321.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 770.789 ; gain = 321.707
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcA_reg' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/controlSign.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcB_reg' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/controlSign.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/controlSign.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/mux3to1.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'DataOut_reg' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[0]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[1]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[2]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[3]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[4]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[5]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[6]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[7]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[8]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[9]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[10]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[11]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[12]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[13]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[14]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[15]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[16]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[17]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[18]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[19]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[20]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[21]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[22]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[23]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[24]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[25]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[26]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[27]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[28]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[29]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[30]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[31]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[32]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[33]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[34]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[35]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[36]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[37]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[38]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[39]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[40]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[41]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[42]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[43]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[44]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[45]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[46]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[47]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[48]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[49]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[50]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[51]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[52]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[53]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[54]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[55]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[56]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[57]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[58]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[59]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[60]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[61]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[62]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[63]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[64]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[65]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[66]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[67]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[68]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[69]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[70]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[71]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[72]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[73]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[74]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[75]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[76]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[77]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[78]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[79]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[80]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[81]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[82]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[83]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[84]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[85]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[86]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[87]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[88]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[89]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[90]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[91]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[92]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[93]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[94]' [C:/code/hub/vivado_pro/Test/Test.srcs/sources_1/new/dataMemory.v:48]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 933.930 ; gain = 484.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   4 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 126   
	   4 Input      8 Bit        Muxes := 16    
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 135   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 34    
	   5 Input      1 Bit        Muxes := 96    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module changeState 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
Module controlSign 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module instructionMemory 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
Module IR 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
Module mux3to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module registerFile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module DR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mux2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module dataMemory 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 126   
	   4 Input      8 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 96    
	   2 Input      1 Bit        Muxes := 125   
	   4 Input      1 Bit        Muxes := 32    
Module signZeroExtend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design dataMemory has unconnected port DAddr[31]
WARNING: [Synth 8-3331] design dataMemory has unconnected port DAddr[30]
INFO: [Synth 8-3886] merging instance 'ir/rd_reg[0]' (FDE) to 'ir/immediate_reg[11]'
INFO: [Synth 8-3886] merging instance 'ir/rt_reg_rep[0]' (FDE) to 'ir/rt_reg[0]'
INFO: [Synth 8-3886] merging instance 'ir/rd_reg[1]' (FDE) to 'ir/immediate_reg[12]'
INFO: [Synth 8-3886] merging instance 'ir/rt_reg_rep[1]' (FDE) to 'ir/rt_reg[1]'
INFO: [Synth 8-3886] merging instance 'ir/rd_reg[2]' (FDE) to 'ir/immediate_reg[13]'
INFO: [Synth 8-3886] merging instance 'ir/rt_reg_rep[2]' (FDE) to 'ir/rt_reg[2]'
INFO: [Synth 8-3886] merging instance 'ir/rd_reg[3]' (FDE) to 'ir/immediate_reg[14]'
INFO: [Synth 8-3886] merging instance 'ir/rt_reg_rep[3]' (FDE) to 'ir/rt_reg[3]'
INFO: [Synth 8-3886] merging instance 'ir/rd_reg[4]' (FDE) to 'ir/sa_reg[2]'
INFO: [Synth 8-3886] merging instance 'ir/rt_reg_rep[4]' (FDE) to 'ir/rt_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ir/rt_reg[4] )
INFO: [Synth 8-3886] merging instance 'ir/sa_reg[0]' (FDE) to 'ir/immediate_reg[4]'
INFO: [Synth 8-3886] merging instance 'ir/sa_reg[1]' (FDE) to 'ir/immediate_reg[7]'
INFO: [Synth 8-3886] merging instance 'ir/sa_reg[2]' (FDE) to 'ir/sa_reg[3]'
INFO: [Synth 8-3886] merging instance 'ir/sa_reg[3]' (FDE) to 'ir/sa_reg[4]'
INFO: [Synth 8-3886] merging instance 'ir/sa_reg[4]' (FDE) to 'ir/immediate_reg[8]'
INFO: [Synth 8-3886] merging instance 'ir/immediate_reg[4]' (FDE) to 'ir/immediate_reg[6]'
INFO: [Synth 8-3886] merging instance 'ir/immediate_reg[8]' (FDE) to 'ir/immediate_reg[9]'
INFO: [Synth 8-3886] merging instance 'ir/immediate_reg[9]' (FDE) to 'ir/immediate_reg[10]'
INFO: [Synth 8-3886] merging instance 'ir/immediate_reg[10]' (FDE) to 'ir/immediate_reg[15]'
WARNING: [Synth 8-3332] Sequential element (rg/out_reg[4]) is unused and will be removed from module multiCycleCPU.
WARNING: [Synth 8-3332] Sequential element (rg/out_reg[3]) is unused and will be removed from module multiCycleCPU.
WARNING: [Synth 8-3332] Sequential element (rg/out_reg[2]) is unused and will be removed from module multiCycleCPU.
WARNING: [Synth 8-3332] Sequential element (rg/out_reg[1]) is unused and will be removed from module multiCycleCPU.
WARNING: [Synth 8-3332] Sequential element (rg/out_reg[0]) is unused and will be removed from module multiCycleCPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:06 . Memory (MB): peak = 1028.977 ; gain = 579.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|instructionMemory | p_0_out    | 128x8         | LUT            | 
|instructionMemory | p_0_out    | 128x8         | LUT            | 
|instructionMemory | p_0_out    | 128x8         | LUT            | 
|instructionMemory | p_0_out    | 128x8         | LUT            | 
|multiCycleCPU     | p_0_out    | 128x8         | LUT            | 
|multiCycleCPU     | p_0_out    | 128x8         | LUT            | 
|multiCycleCPU     | p_0_out    | 128x8         | LUT            | 
|multiCycleCPU     | p_0_out    | 128x8         | LUT            | 
+------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------+-----------------+-----------+----------------------+--------------+
|Module Name   | RTL Object      | Inference | Size (Depth x Width) | Primitives   | 
+--------------+-----------------+-----------+----------------------+--------------+
|multiCycleCPU | rf/register_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+--------------+-----------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:07 . Memory (MB): peak = 1034.848 ; gain = 585.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+--------------+-----------------+-----------+----------------------+--------------+
|Module Name   | RTL Object      | Inference | Size (Depth x Width) | Primitives   | 
+--------------+-----------------+-----------+----------------------+--------------+
|multiCycleCPU | rf/register_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+--------------+-----------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'ir/immediate_reg[5]' (FDE) to 'ir/immediate_reg[15]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:08 . Memory (MB): peak = 1034.848 ; gain = 585.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:19 . Memory (MB): peak = 1034.848 ; gain = 585.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:19 . Memory (MB): peak = 1034.848 ; gain = 585.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:20 . Memory (MB): peak = 1034.848 ; gain = 585.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:20 . Memory (MB): peak = 1034.848 ; gain = 585.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:20 . Memory (MB): peak = 1034.848 ; gain = 585.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:20 . Memory (MB): peak = 1034.848 ; gain = 585.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |    12|
|2     |CARRY4 |    52|
|3     |LUT1   |     3|
|4     |LUT2   |   153|
|5     |LUT3   |   366|
|6     |LUT4   |   432|
|7     |LUT5   |   374|
|8     |LUT6   |   716|
|9     |MUXF7  |   170|
|10    |RAM32M |    12|
|11    |FDCE   |    66|
|12    |FDPE   |     1|
|13    |FDRE   |   152|
|14    |LD     |  1066|
|15    |IBUF   |     2|
|16    |OBUF   |   224|
+------+-------+------+

Report Instance Areas: 
+------+-----------+-------------+------+
|      |Instance   |Module       |Cells |
+------+-----------+-------------+------+
|1     |top        |             |  3801|
|2     |  adr      |DR           |   135|
|3     |  alu      |ALU          |    37|
|4     |  aluOutDr |DR_0         |   679|
|5     |  bdr      |DR_1         |   323|
|6     |  cu       |controlUnit  |   324|
|7     |    CSi    |controlSign  |   308|
|8     |    CSt    |changeState  |    16|
|9     |  dbdr     |DR_2         |    32|
|10    |  dm       |dataMemory   |  1472|
|11    |  ir       |IR           |   334|
|12    |  pc       |PC           |   205|
|13    |  rf       |registerFile |    21|
+------+-----------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:20 . Memory (MB): peak = 1034.848 ; gain = 585.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:24 ; elapsed = 00:01:20 . Memory (MB): peak = 1034.848 ; gain = 585.766
Synthesis Optimization Complete : Time (s): cpu = 00:01:24 ; elapsed = 00:01:20 . Memory (MB): peak = 1034.848 ; gain = 585.766
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.229 . Memory (MB): peak = 1042.840 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1300 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1042.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1078 instances were transformed.
  LD => LDCE: 1066 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 143 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:36 . Memory (MB): peak = 1042.844 ; gain = 618.625
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1042.844 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/code/hub/vivado_pro/Test/Test.runs/synth_1/multiCycleCPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file multiCycleCPU_utilization_synth.rpt -pb multiCycleCPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 24 17:23:41 2022...
