
*** Running vivado
    with args -log Demux_LFSR_Project_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Demux_LFSR_Project_Top.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Nov 10 10:09:11 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Demux_LFSR_Project_Top.tcl -notrace
Command: synth_design -top Demux_LFSR_Project_Top -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3238267
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1888.504 ; gain = 426.652 ; free physical = 1695 ; free virtual = 10527
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Demux_LFSR_Project_Top' [/home/jzmoolman/src/_-languages/Getting started with FPGAs/project_5/verilog/demux_lfsr_project_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'LFSR_22' [/home/jzmoolman/src/_-languages/Getting started with FPGAs/project_5/verilog/lfsr22.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LFSR_22' (0#1) [/home/jzmoolman/src/_-languages/Getting started with FPGAs/project_5/verilog/lfsr22.v:1]
INFO: [Synth 8-6157] synthesizing module 'Demux_1_to_4' [/home/jzmoolman/src/_-languages/Getting started with FPGAs/project_5/verilog/Demux_1_to_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Demux_1_to_4' (0#1) [/home/jzmoolman/src/_-languages/Getting started with FPGAs/project_5/verilog/Demux_1_to_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Demux_LFSR_Project_Top' (0#1) [/home/jzmoolman/src/_-languages/Getting started with FPGAs/project_5/verilog/demux_lfsr_project_top.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1963.441 ; gain = 501.590 ; free physical = 1610 ; free virtual = 10446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1978.285 ; gain = 516.434 ; free physical = 1602 ; free virtual = 10437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
INFO: [Device 21-403] Loading part xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1986.289 ; gain = 524.438 ; free physical = 1601 ; free virtual = 10437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1995.195 ; gain = 533.344 ; free physical = 1582 ; free virtual = 10421
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2181.195 ; gain = 719.344 ; free physical = 1232 ; free virtual = 10106
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2181.195 ; gain = 719.344 ; free physical = 1232 ; free virtual = 10106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2181.195 ; gain = 719.344 ; free physical = 1232 ; free virtual = 10106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.195 ; gain = 719.344 ; free physical = 1224 ; free virtual = 10099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.195 ; gain = 719.344 ; free physical = 1224 ; free virtual = 10099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.195 ; gain = 719.344 ; free physical = 1224 ; free virtual = 10099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.195 ; gain = 719.344 ; free physical = 1224 ; free virtual = 10099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.195 ; gain = 719.344 ; free physical = 1224 ; free virtual = 10099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.195 ; gain = 719.344 ; free physical = 1224 ; free virtual = 10099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     4|
|4     |LUT5 |     3|
|5     |LUT6 |     2|
|6     |FDRE |    23|
|7     |IBUF |     3|
|8     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------------+-------------+------+
|      |Instance       |Module       |Cells |
+------+---------------+-------------+------+
|1     |top            |             |    41|
|2     |  demux_inst   |Demux_1_to_4 |     3|
|3     |  lfsr_22_inst |LFSR_22      |    28|
+------+---------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.195 ; gain = 719.344 ; free physical = 1224 ; free virtual = 10099
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.195 ; gain = 719.344 ; free physical = 1223 ; free virtual = 10098
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2181.203 ; gain = 719.344 ; free physical = 1223 ; free virtual = 10098
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2181.203 ; gain = 0.000 ; free physical = 1521 ; free virtual = 10400
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2319.879 ; gain = 0.000 ; free physical = 1428 ; free virtual = 10321
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d3b20e1b
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2319.879 ; gain = 872.969 ; free physical = 1428 ; free virtual = 10321
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1713.141; main = 1713.141; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2319.879; main = 2319.879; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2343.891 ; gain = 0.000 ; free physical = 1428 ; free virtual = 10321
INFO: [Common 17-1381] The checkpoint '/home/jzmoolman/src/_-languages/Getting started with FPGAs/project_5/vivado/vivado.runs/synth_1/Demux_LFSR_Project_Top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Demux_LFSR_Project_Top_utilization_synth.rpt -pb Demux_LFSR_Project_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 10 10:09:29 2024...
