Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/vivado2023.2/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpuclk_sim_behav xil_defaultlib.cpuclk_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=10,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.PC_Selector
Compiling module xil_defaultlib.PC
Compiling module dist_mem_gen_v8_0_14.dist_mem_gen_v8_0_14(C_FAMILY="k...
Compiling module xil_defaultlib.Inst_mem
Compiling module xil_defaultlib.Inst_Mem
Compiling module xil_defaultlib.IF_unit
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Inst_decoder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ID_unit
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.EX_unit
Compiling module dist_mem_gen_v8_0_14.dist_mem_gen_v8_0_14(C_FAMILY="k...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.Dram
Compiling module xil_defaultlib.MEM_unit
Compiling module xil_defaultlib.WB_unit
Compiling module xil_defaultlib.BSTF_CPU
Compiling module xil_defaultlib.cpuclk_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpuclk_sim_behav
