Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/GitHub/CG3207-Lab-2/Lab2/tb_alu_isim_beh.exe -prj D:/GitHub/CG3207-Lab-2/Lab2/tb_alu_beh.prj work.tb_alu 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/GitHub/CG3207-Lab-2/Lab2/../src/alu.vhd" into library work
Parsing VHDL file "D:/GitHub/CG3207-Lab-2/Lab2/../src/tb_alu.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture adder_arch of entity adder [\adder(32)\]
Compiling architecture behavioral of entity shifter [\shifter(1)\]
Compiling architecture behavioral of entity shifter [\shifter(2)\]
Compiling architecture behavioral of entity shifter [\shifter(4)\]
Compiling architecture behavioral of entity shifter [\shifter(8)\]
Compiling architecture behavioral of entity shifter [\shifter(16)\]
Compiling architecture behavioral of entity alu [\alu(32)\]
Compiling architecture behavior of entity tb_alu
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 19 VHDL Units
Built simulation executable D:/GitHub/CG3207-Lab-2/Lab2/tb_alu_isim_beh.exe
Fuse Memory Usage: 33248 KB
Fuse CPU Usage: 2589 ms
