<module name="SERDES_16G0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="MACRO_ID_REG" acronym="MACRO_ID_REG" offset="0x0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MACRO_ID_TYPE" width="16" begin="15" end="0" resetval="0x7364" description="ASCII representation of sd for SerDes type." range="" rwaccess="R"/>
  </register>
  <register id="MACRO_ID_NUMBER_REG" acronym="MACRO_ID_NUMBER_REG" offset="0x4" width="32" description="">
    <bitfield id="MACRO_ID_NUMBER" width="16" begin="31" end="16" resetval="0x301" description="Product family in binary coded decimal." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="R"/>
  </register>
  <register id="MACRO_ID_REV_REG" acronym="MACRO_ID_REV_REG" offset="0x8" width="32" description="Note this read-only field may vary from product to product.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MACRO_ID_REV" width="16" begin="15" end="0" resetval="0x600" description="Revision number in binary coded decimal." range="" rwaccess="R"/>
  </register>
  <register id="MACRO_ID_NODE_REG__MACRO_ID_MFG_REG" acronym="MACRO_ID_NODE_REG__MACRO_ID_MFG_REG" offset="0x10" width="32" description="Note this read-only field may vary from product to product.">
    <bitfield id="MACRO_ID_NODE" width="16" begin="31" end="16" resetval="0x16" description="Technology node in binary coded decimal" range="" rwaccess="R"/>
    <bitfield id="MACRO_ID_MFG" width="16" begin="15" end="0" resetval="0x74" description="ASCII representation of the manufacturer." range="" rwaccess="R"/>
  </register>
  <register id="MACRO_ID_FLAVOR_REG" acronym="MACRO_ID_FLAVOR_REG" offset="0x14" width="32" description="Note this read-only field may vary from product to product.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MACRO_ID_FLAVOR" width="16" begin="15" end="0" resetval="0x6663" description="ASCII representation of fc for finfet compact flavor." range="" rwaccess="R"/>
  </register>
  <register id="MACRO_ID_NUM_LANES_REG__MACRO_ID_IO_VOLTAGE_REG" acronym="MACRO_ID_NUM_LANES_REG__MACRO_ID_IO_VOLTAGE_REG" offset="0x18" width="32" description="Note this read-only field may vary from product to product.">
    <bitfield id="MACRO_ID_NUM_LANES_LEFT" width="8" begin="31" end="24" resetval="0x1" description="The number of lanes on the left side of the common module in binary coded decimal." range="" rwaccess="R"/>
    <bitfield id="MACRO_ID_NUM_LANES_RIGHT" width="8" begin="23" end="16" resetval="0x1" description="The number of lanes on the right side of the common module in binary coded decimal." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MACRO_ID_IO_VOLTAGE" width="10" begin="9" end="0" resetval="0x180" description="Product I/O voltage ID in binary coded decimal." range="" rwaccess="R"/>
  </register>
  <register id="MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG" acronym="MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG" offset="0x20" width="32" description="Note this read-only field may vary from product to product.">
    <bitfield id="MACRO_ID_XC" width="4" begin="31" end="28" resetval="0x0" description="Number xc metals in stack up in binary decimal format." range="" rwaccess="R"/>
    <bitfield id="MACRO_ID_XY" width="4" begin="27" end="24" resetval="0x0" description="Number xy metals in stack up in binary decimal format." range="" rwaccess="R"/>
    <bitfield id="MACRO_ID_Y" width="4" begin="23" end="20" resetval="0x0" description="Number y metals in stack up in binary decimal format." range="" rwaccess="R"/>
    <bitfield id="MACRO_ID_YY" width="4" begin="19" end="16" resetval="0x0" description="Number yy metals in stack up in binary decimal format." range="" rwaccess="R"/>
    <bitfield id="MACRO_ID_X" width="4" begin="15" end="12" resetval="0x0" description="Number x metals in stack up in binary decimal format." range="" rwaccess="R"/>
    <bitfield id="MACRO_ID_XA" width="4" begin="11" end="8" resetval="0x2" description="Number xa metals in stack up in binary decimal format." range="" rwaccess="R"/>
    <bitfield id="MACRO_ID_XD" width="4" begin="7" end="4" resetval="0x1" description="Number xd metals in stack up in binary decimal format." range="" rwaccess="R"/>
    <bitfield id="MACRO_ID_XE" width="4" begin="3" end="0" resetval="0x4" description="Number xe metals in stack up in binary decimal format." range="" rwaccess="R"/>
  </register>
  <register id="MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG" acronym="MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG" offset="0x24" width="32" description="Note this read-only field may vary from product to product.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MACRO_ID_XD_DIR" width="8" begin="23" end="16" resetval="0x68" description="Direction of xd metal in ASCII format." range="" rwaccess="R"/>
    <bitfield id="MACRO_ID_YZ" width="4" begin="15" end="12" resetval="0x0" description="Number yz metals in stack up in binary decimal format." range="" rwaccess="R"/>
    <bitfield id="MACRO_ID_Z" width="4" begin="11" end="8" resetval="0x0" description="Number z metals in stack up in binary decimal format." range="" rwaccess="R"/>
    <bitfield id="MACRO_ID_R" width="4" begin="7" end="4" resetval="0x2" description="Number r metals in stack up in binary decimal format." range="" rwaccess="R"/>
    <bitfield id="MACRO_ID_U" width="4" begin="3" end="0" resetval="0x0" description="Number u metals in stack up in binary decimal format." range="" rwaccess="R"/>
  </register>
  <register id="MACRO_ID_METAL_LAYERS_5_REG__MACRO_ID_METAL_LAYERS_4_REG" acronym="MACRO_ID_METAL_LAYERS_5_REG__MACRO_ID_METAL_LAYERS_4_REG" offset="0x28" width="32" description="Note this read-only field may vary from product to product.">
    <bitfield id="MACRO_ID_XE3_DIR" width="8" begin="31" end="24" resetval="0x76" description="Direction of second highest lowest xe metal in ASCII format." range="" rwaccess="R"/>
    <bitfield id="MACRO_ID_XE4_DIR" width="8" begin="23" end="16" resetval="0x68" description="Direction of highest xe metal in ASCII format." range="" rwaccess="R"/>
    <bitfield id="MACRO_ID_XE1_DIR" width="8" begin="15" end="8" resetval="0x76" description="Direction of lowest xe metal in ASCII format." range="" rwaccess="R"/>
    <bitfield id="MACRO_ID_XE2_DIR" width="8" begin="7" end="0" resetval="0x68" description="Direction of second lowest xe metal in ASCII format." range="" rwaccess="R"/>
  </register>
  <register id="CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG" acronym="CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG" offset="0x40" width="32" description="Common power-gated supply island control register.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PWRISO_OVRD_EN_PREG" width="1" begin="28" end="28" resetval="0x0" description="cmn power gate active high override enable:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="27" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PWRISO_ISOLATION_EN_OVRD_PREG" width="1" begin="24" end="24" resetval="0x0" description="cmn power gate isolation override:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PWRISO_PHASE2EN_OVRD_PREG" width="1" begin="20" end="20" resetval="0x0" description="cmn power gate phase2en override:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PWRISO_PHASE1EN_OVRD_PREG" width="1" begin="16" end="16" resetval="0x0" description="cmn_pwriso power gate phase1en override:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PWRISO_PWRDN_DISABLE_PREG" width="1" begin="14" end="14" resetval="0x0" description="Power down disable:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PWRISO_EN_PH2DLY_PREG" width="4" begin="7" end="4" resetval="0x1" description="Power enable phase 2 timer value:" range="" rwaccess="RW"/>
    <bitfield id="CMN_PWRISO_EN_PH1DLY_PREG" width="4" begin="3" end="0" resetval="0x3" description="Power enable phase 1 timer value:" range="" rwaccess="RW"/>
  </register>
  <register id="CMN_SSM_BIAS_TMR_PREG__CMN_SSM_BANDGAP_TMR_PREG" acronym="CMN_SSM_BIAS_TMR_PREG__CMN_SSM_BANDGAP_TMR_PREG" offset="0x60" width="32" description="Startup State Machine bandgap enable timer register.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_SSM_BIAS_TMR_VAL_PREG" width="12" begin="27" end="16" resetval="0x5E" description="Bias enable state timer value :" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_SSM_BANDGAP_TMR_VAL_PREG" width="12" begin="11" end="0" resetval="0x1" description="Bandgap enable state timer value :" range="" rwaccess="RW"/>
  </register>
  <register id="CMN_SSM_STATE_PREG__CMN_SSM_DIAG_PREG" acronym="CMN_SSM_STATE_PREG__CMN_SSM_DIAG_PREG" offset="0x64" width="32" description="Startup State Machine diagnostic register.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_SSM_STATE" width="9" begin="24" end="16" resetval="0x0" description="Startup state machine current state:" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_SSM_DIAG_SKIP_AUTO_RECAL_PREG" width="1" begin="8" end="8" resetval="0x1" description="Skip auto re-calibration enable : When this bit is active (1'b1), the auto calibration state will be skipped if it was previously run, unless the macro is disabled or reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_SSM_DIAG_SKIP_POST_BGEN_RECAL_PREG" width="1" begin="0" end="0" resetval="0x1" description="Skip post bandgap enable re-calibration : When this bit is active (1'b1), the post bandgap enable calibration state will be skipped if it was previously run, unless the macro is disabled or reset." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_SMCSM_STATE_PREG" acronym="CMN_SMCSM_STATE_PREG" offset="0x68" width="32" description="Startup State Machine Multi-cal State Machine current state register.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CMN_SMCSM_STATE" width="2" begin="1" end="0" resetval="0x0" description="Startup State Machine Multi-cal State Machine current state register:" range="" rwaccess="R"/>
  </register>
  <register id="CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG" acronym="CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG" offset="0x80" width="32" description="PLLCMNLC status register A.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLLC_STATUS_B_SSTWOPT_CODE" width="10" begin="25" end="16" resetval="0x0" description="Main PLLLC Spread Spectrum two point value result:" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLLC_STATUS_A_DSMCORR_CODE" width="7" begin="14" end="8" resetval="0x0" description="PLLCMNLC DSM spur correction code result:" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLLC_STATUS_A_LOCKED" width="1" begin="7" end="7" resetval="0x0" description="PLLCMNLC locked Status:" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLLC_STATUS_A_DCOCAL_DONE" width="1" begin="6" end="6" resetval="0x0" description="PLLCMNLC DCO calibration status:" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLLC_STATUS_A_DCOCAL_CODE" width="6" begin="5" end="0" resetval="0x0" description="PLLCMNLC DCO calibration code result:" range="" rwaccess="R"/>
  </register>
  <register id="CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG" acronym="CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG" offset="0x84" width="32" description="PLLCMNLC general control register.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_FBDIVINT_PREG" width="10" begin="25" end="16" resetval="0x32" description="This value sets the mode dependent PLLCMNLC fbdivint value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_LOCKED_OVRD_EN_PREG" width="1" begin="13" end="13" resetval="0x0" description="PLLCMNLC locked active high override enable:" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_LOCKED_OVRD_PREG" width="1" begin="12" end="12" resetval="0x0" description="PLLCMNLC locked signal force:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_PLL_REG_ISO_OVRD_EN_PREG" width="1" begin="9" end="9" resetval="0x0" description="PLLCMNLC regulator isolation active high override enable" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_PLL_REG_ISO_OVRD_PREG" width="1" begin="8" end="8" resetval="0x0" description="When cmn_plllc_pll_reg_iso_ovrd_en_preg is asserted high, overrides the state dependent PLLCMNLC regulator isolation value." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_LOCK_HOLD_OVRD_EN_PREG" width="1" begin="7" end="7" resetval="0x0" description="Lock detection hold function active high override enable." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_LOCK_HOLD_OVRD_PREG" width="1" begin="6" end="6" resetval="0x0" description="When cmn_plllc_lock_hold_ovrd_en_preg is asserted high, overrides the state dependent lock detect function value." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_PLL_EN_OVRD_EN_PREG" width="1" begin="5" end="5" resetval="0x0" description="PLLCMNLC enable active high override enable" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_PLL_EN_OVRD_PREG" width="1" begin="4" end="4" resetval="0x0" description="When cmn_plllc_pll_en_ovrd_en_preg is asserted high, overrides the state dependent PLLCMNLC enable value." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_PLL_RESET_N_OVRD_EN_PREG" width="1" begin="3" end="3" resetval="0x0" description="PLLCMNLC active high reset override enable." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_PLL_RESET_N_OVRD_PREG" width="1" begin="2" end="2" resetval="0x0" description="When cmn_plllc_pll_reset_n_ovrd_en_preg is asserted high, overrides the state dependent PLLCMNLC active low reset value." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_PFDCLK1_SEL_PREG" width="1" begin="1" end="1" resetval="0x0" description="When asserted the pfdclk1 is used as the reference clock, When deasserted, pfdclk is used." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC_DCOCAL_CTRL_PREG__CMN_PLLLC_FBDIV_FRAC_PREG" acronym="CMN_PLLLC_DCOCAL_CTRL_PREG__CMN_PLLLC_FBDIV_FRAC_PREG" offset="0x88" width="32" description="PLLCMNLC fractional feedback divider register.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_DCOCAL_START_OVRD_EN_PREG" width="1" begin="25" end="25" resetval="0x0" description="DCO calibration start active high override enable." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_DCOCAL_START_OVRD_PREG" width="1" begin="24" end="24" resetval="0x0" description="When cmn_plllc_dcocal_start_ovrd_en_preg is asserted high, this value overrides the mode dependent DCO calibration start value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_DCOCAL_STARTVAL_PREG" width="6" begin="21" end="16" resetval="0x12" description="This value sets the DCO calibration startval value." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_FBDIVFRAC_PREG" width="16" begin="15" end="0" resetval="0x0" description="This value sets the mode dependent PLLCMNLC fbdivfrac value." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC_ITERTMR_PREG__CMN_PLLLC_INIT_PREG" acronym="CMN_PLLLC_ITERTMR_PREG__CMN_PLLLC_INIT_PREG" offset="0x8C" width="32" description="PLLCMNLC DCO calibration initialization register.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_DCOCAL_ITERTMR_PREG" width="12" begin="27" end="16" resetval="0x6E" description="This value sets the DCO calibration iteration timer value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_DCOCAL_INITSTEP_PREG" width="3" begin="14" end="12" resetval="0x3" description="This value sets the DCO calibration initialization step value." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_DCOCAL_INITTMR_PREG" width="12" begin="11" end="0" resetval="0x5A" description="This value sets the DCO calibration initialization timer value." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG" acronym="CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG" offset="0x90" width="32" description="PLLCMNLC mode register.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_LF_PROPCOEFF_MODE1_PREG" width="3" begin="30" end="28" resetval="0x2" description="This value sets the loop filter proportional coefficient value when cmn_plllc_mode is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="27" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_LF_PROPFRAC_MODE1_PREG" width="5" begin="24" end="20" resetval="0x0" description="This value sets the loop filter fractional coefficient value when cmn_plllc_mode is asserted." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_LF_INTCOEFF_MODE1_PREG" width="4" begin="19" end="16" resetval="0x5" description="This value sets the loop filter integer coefficient value when cmn_plllc_mode is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_INTMODE_PREG" width="1" begin="8" end="8" resetval="0x1" description="This value sets the integer mode value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_TDCMODE_PREG" width="4" begin="3" end="0" resetval="0x0" description="This value sets the TDC mode value." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC_LOCK_CNTSTART_PREG__CMN_PLLLC_LF_COEFF_MODE0_PREG" acronym="CMN_PLLLC_LOCK_CNTSTART_PREG__CMN_PLLLC_LF_COEFF_MODE0_PREG" offset="0x94" width="32" description="PLLCMNLC loop filter register for mode 0.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_LOCK_CNTSTART_PREG" width="12" begin="27" end="16" resetval="0x3E8" description="This value sets the lock counter start value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_LF_PROPCOEFF_MODE0_PREG" width="3" begin="14" end="12" resetval="0x3" description="This value sets the loop filter proportional coefficient value when cmn_plllc_mode is deasserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_LF_PROPFRAC_MODE0_PREG" width="5" begin="8" end="4" resetval="0x0" description="This value sets the loop filter fractional coefficient value when cmn_plllc_mode is deasserted." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_LF_INTCOEFF_MODE0_PREG" width="4" begin="3" end="0" resetval="0x6" description="This value sets the loop filter integer coefficient value when cmn_plllc_mode is deasserted." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC_CLK1_PREG__CMN_PLLLC_LOCK_CNTTHRESH_PREG" acronym="CMN_PLLLC_CLK1_PREG__CMN_PLLLC_LOCK_CNTTHRESH_PREG" offset="0x98" width="32" description="PLLCMNLC lock count threshold register.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_CLK1_EN_PREG" width="1" begin="28" end="28" resetval="0x0" description="This value sets the clock1 enable value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="27" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_CLK1OUTDIV_PREG" width="7" begin="22" end="16" resetval="0x0" description="This value sets the clock1 output divider value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_LOCK_CNTTHRESH_PREG" width="12" begin="11" end="0" resetval="0x1" description="PLLCMNLC lock counter threshold value :" range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG" acronym="CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG" offset="0x9C" width="32" description="PLLCMNLC clock0 register.">
    <bitfield id="CMN_PLLLC_BWCAL_EN_MODE1_PREG" width="1" begin="31" end="31" resetval="0x1" description="This value sets the bwcal enable value when cmn_plllc_mode is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_BWCAL_THRESH_MODE1_PREG" width="4" begin="27" end="24" resetval="0x7" description="This value sets the bwcal threshold value when cmn_plllc_mode is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_BWCAL_TMR_MODE1_PREG" width="5" begin="20" end="16" resetval="0x6" description="This value sets the bwcal timer value when cmn_plllc_mode is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_CLK0_EN_PREG" width="1" begin="12" end="12" resetval="0x1" description="This value sets the clock0 enable value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="11" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_CLK0OUTDIV_PREG" width="7" begin="6" end="0" resetval="0x1" description="This value sets the clock0 output divider value." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG" acronym="CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG" offset="0xA0" width="32" description="PLLCMNLC bandwidth cal register for mode 0.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_DSMCORR_EN_PREG" width="1" begin="26" end="26" resetval="0x0" description="This value sets the DSM spur correction coefficient enable value." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_DSMCORR_STARTVAL_PREG" width="7" begin="25" end="19" resetval="0x0" description="This value sets the DSM spur correction coefficient startval value." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_DSMCORR_GAIN_PREG" width="3" begin="18" end="16" resetval="0x0" description="This value sets the DSM spur correction coefficient gain value." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_BWCAL_EN_MODE0_PREG" width="1" begin="15" end="15" resetval="0x1" description="This value sets the bwcal enable value when cmn_plllc_mode is deasserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_BWCAL_THRESH_MODE0_PREG" width="4" begin="11" end="8" resetval="0xA" description="This value sets the bwcal threhsold value when cmn_plllc_mode is deasserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_BWCAL_TMR_MODE0_PREG" width="5" begin="4" end="0" resetval="0x4" description="This value sets the bwcal timer value when cmn_plllc_mode is deasserted." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC_SS_PREG" acronym="CMN_PLLLC_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC_SS_PREG" offset="0xA4" width="32" description="PLLCMNLC spread spectrum register.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_SS_AMP_STEP_SIZE_PREG" width="12" begin="27" end="16" resetval="0x0" description="This value sets the spread spectrum amp step size value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_SS_NUM_STEPS_PREG" width="7" begin="14" end="8" resetval="0x0" description="This value sets the spread spectrum number of steps value." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_SS_ENABLE_PREG" width="1" begin="7" end="7" resetval="0x0" description="This value sets the spread spectrum enable value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="6" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC_LF_PROP_OVR_PREG__CMN_PLLLC_SSTWOPT_PREG" acronym="CMN_PLLLC_LF_PROP_OVR_PREG__CMN_PLLLC_SSTWOPT_PREG" offset="0xA8" width="32" description="PLLCMNLC spread spectrum two point register.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_LF_PROP_OVREN_PREG" width="1" begin="25" end="25" resetval="0x0" description="Drives the lfprop_ovren pin on the PLLCMNLC." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_LF_PROP_OVRVAL_PREG" width="9" begin="24" end="16" resetval="0x0" description="Drives the lfprop_ovrval on the PLLCMNLC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_SSTWOPT_EN_PREG" width="1" begin="10" end="10" resetval="0x0" description="This value sets the sstwopt_en pin on the PLL." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_SSTWOPT_STARTVAL_PREG" width="10" begin="9" end="0" resetval="0x0" description="This value sets the sstwoopt_startval pins on the PLL." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC_DSMCORR_OVR_PREG__CMN_PLLLC_LF_INT_OVR_PREG" acronym="CMN_PLLLC_DSMCORR_OVR_PREG__CMN_PLLLC_LF_INT_OVR_PREG" offset="0xAC" width="32" description="PLLCMNLC debug and test loop filter integer override register.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_DSMCORR_OVREN_PREG" width="1" begin="23" end="23" resetval="0x0" description="Drives the dsmcorr_ovren port on the PLLCMNLC." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_DSMCORR_OVRVAL_PREG" width="7" begin="22" end="16" resetval="0x0" description="Drives the dsmcorr_ovrval port on the PLLCMNLC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_LF_INT_OVREN_PREG" width="1" begin="13" end="13" resetval="0x0" description="Drives the lf_int_ovren pin on the PLLCMNLC." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_LF_INT_OVRVAL_PREG" width="13" begin="12" end="0" resetval="0x0" description="Drives the lf_int_ovrval pin on the PLLCMNLC." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG" acronym="CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG" offset="0xB0" width="32" description="PLLCMNLC debug and test loop Spread Spectrum two point override register.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_DCOCAL_OVREN_PREG" width="1" begin="30" end="30" resetval="0x0" description="When asserted the cmnda_plllc_dcocal_ovren which drives the dcocal_ovren port on the PLLCMNLC is forced high." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_DCOCAL_OVRVAL_PREG" width="6" begin="29" end="24" resetval="0x0" description="When cmnda_plllc_dcocal_ovren is asserted, this value is driven onto cmnda_plllc_dcocal_ovrval which drives the dcocal_ovrval port on the PLLCMNLC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_DCO_ITRIM_PREG" width="3" begin="21" end="19" resetval="0x3" description="Drives the DCO trim current on the PLLCMNLC." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_ROFFSET_PREG" width="3" begin="18" end="16" resetval="0x3" description="DCO tank offset resistor trim." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_SSTWOPT_OVREN_PREG" width="1" begin="10" end="10" resetval="0x0" description="Drives the sstwopt_ovren port on the PLLCMNLC." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_SSTWOPT_OVRVAL_PREG" width="10" begin="9" end="0" resetval="0x0" description="Drives the sstwopt_ovrval port on the PLLCMNLC." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG" acronym="CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG" offset="0xB4" width="32" description="PLLCMNLC debug and test avdd register.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLCSM_STATE" width="14" begin="29" end="16" resetval="0xB00" description="State machine state register." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_LFAVDDREG_VTRIM_PREG" width="3" begin="11" end="9" resetval="0x3" description="Drives the lfavddreg_vtrim port on the PLLCMNLC." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_HFAVDDREG_VTRIM_PREG" width="3" begin="8" end="6" resetval="0x3" description="Drives the hfavddreg_vtrim port on the PLLCMNLC." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_CLK1AVDDREG_VTRIM_PREG" width="3" begin="5" end="3" resetval="0x3" description="Drives the clk1avddreg_vtrim port on the PLLCMNLC." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_CLK0AVDDREG_VTRIM_PREG" width="3" begin="2" end="0" resetval="0x3" description="Drives the clk0avddreg_vtrim port on the PLLCMNLC." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLCSM_PLLEN_TMR_PREG__CMN_PLLLCSM_CTRL_PREG" acronym="CMN_PLLLCSM_PLLEN_TMR_PREG__CMN_PLLLCSM_CTRL_PREG" offset="0xB8" width="32" description="PLLCMNLC Control State Machine Control register.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLCSM_PLLEN_TMR_VAL_PREG" width="12" begin="27" end="16" resetval="0x32" description="PLL enable state timer value :" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLCSM_FORCE_CAL_DONE_PREG" width="1" begin="4" end="4" resetval="0x0" description="Asserting this bit immediately advances the State Machine from the PLLSM_CAL state currently in or once entered." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLCSM_SKIP_PLL_CAL_RECAL_PREG" width="1" begin="0" end="0" resetval="0x1" description="Skip PLL calibration re-calibration enable :" range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLCSM_PLLVREF_TMR_PREG__CMN_PLLLCSM_PLLPRE_TMR_PREG" acronym="CMN_PLLLCSM_PLLVREF_TMR_PREG__CMN_PLLLCSM_PLLPRE_TMR_PREG" offset="0xBC" width="32" description="PLLCMNLC Control State Machine PLL pre-charge timer register.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLCSM_PLLVREF_TMR_VAL_PREG" width="12" begin="27" end="16" resetval="0x5" description="PLL pre-charge state timer value :" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLCSM_PLLPRE_TMR_VAL_PREG" width="12" begin="11" end="0" resetval="0x7D" description="PLL pre-charge state timer value :" range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC_STATUS_C_PREG__CMN_PLLLC_CLK2_PREG" acronym="CMN_PLLLC_STATUS_C_PREG__CMN_PLLLC_CLK2_PREG" offset="0xC0" width="32" description="PLLCMNLC clock2 register.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_STATUS_C_BWCAL_CODE" width="8" begin="23" end="16" resetval="0x0" description="PLLCMNLC Band Width calibration code result:" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_CLK2_EN_PREG" width="1" begin="12" end="12" resetval="0x0" description="This value sets the clock2 enable value." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_CLK2OUTDIVFRAC_PREG" width="4" begin="11" end="8" resetval="0x4" description="This value sets the clock2 fractional output divider's fraction value:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_CLK2OUTDIVINT_PREG" width="7" begin="6" end="0" resetval="0x4" description="This value sets the clock2 fractional output divider's integer value." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC_LOCK_DELAY_CTRL_PREG__CMN_PLLLC_SS_TIME_STEPSIZE_MODE_PREG" acronym="CMN_PLLLC_LOCK_DELAY_CTRL_PREG__CMN_PLLLC_SS_TIME_STEPSIZE_MODE_PREG" offset="0xC4" width="32" description="PLLCMNLC spread spectrum Time Step Size Mode register.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_LOCK_DELAY_PREG" width="9" begin="24" end="16" resetval="0x0" description="This value sets a delay from internal lock assertion to assertion of cmn_plllc_locked." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_SS_TIME_STEP_SIZE_MODE1_PREG" width="7" begin="14" end="8" resetval="0x8" description="This value sets the spread spectrum time step size value when cmn_plllc_mode is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC_SS_TIME_STEP_SIZE_MODE0_PREG" width="7" begin="6" end="0" resetval="0x8" description="This value sets the spread spectrum time step size value when cmn_plllc_mode is deasserted." range="" rwaccess="RW"/>
  </register>
  <register id="SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG" acronym="SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG" offset="0xD0" width="32" description="Signal detection oscillator override register">
    <bitfield id="SDOSCCAL_RUN_PREG" width="1" begin="31" end="31" resetval="0x0" description="Signal detection oscillator calibration manual initiation active high enable." range="" rwaccess="RW"/>
    <bitfield id="SDOSCCAL_INITSTEP_PREG" width="3" begin="30" end="28" resetval="0x0" description="Signal detection oscillator calibration initial step size." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="27" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SDOSCCAL_DONE" width="1" begin="22" end="22" resetval="0x0" description="Signal detection oscillator calibration active high complete flag." range="" rwaccess="R"/>
    <bitfield id="SDOSCCAL_CODE" width="6" begin="21" end="16" resetval="0x2C" description="Signal detection oscillator calibration result." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_SDOSC_EN_OVRD_EN_PREG" width="1" begin="4" end="4" resetval="0x0" description="Active high override enable for the signal detection oscillator circuit enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_SDOSC_EN_OVRD_VAL_PREG" width="1" begin="0" end="0" resetval="0x0" description="When cmn_sdosc_en_ovrd_en_preg is asserted, this value drives the cmnda_sdosc_en circuit enable." range="" rwaccess="RW"/>
  </register>
  <register id="SDOSCCAL_INIT_TMR_PREG__SDOSCCAL_OVR_PREG" acronym="SDOSCCAL_INIT_TMR_PREG__SDOSCCAL_OVR_PREG" offset="0xD4" width="32" description="Signal detection oscillator calibration override register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SDOSCCAL_INITTMR_PREG" width="8" begin="23" end="16" resetval="0x2" description="Signal detection calibration initial wait timer to allow the analog circuits to settle on initiation of the calibration sequence." range="" rwaccess="RW"/>
    <bitfield id="SDOSCCAL_OVREN_PREG" width="1" begin="15" end="15" resetval="0x0" description="Signal detection oscillator override active high enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="14" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SDOSCCAL_OVRVAL_PREG" width="6" begin="5" end="0" resetval="0x0" description="When sdosccal_ovren_pregis asserted high, this value is used by the Signal detection oscillator rather than the calibration engine result." range="" rwaccess="RW"/>
  </register>
  <register id="SDOSCCAL_TMR_PREG__SDOSCCAL_ITER_TMR_PREG" acronym="SDOSCCAL_TMR_PREG__SDOSCCAL_ITER_TMR_PREG" offset="0xD8" width="32" description="Signal detection oscillator calibration iteration timer register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SDOSCCAL_TMRVAL_PREG" width="10" begin="25" end="16" resetval="0xE" description="This value sets the Signal detection oscillator frequency evaluation time." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SDOSCCAL_ITERTMR_PREG" width="8" begin="7" end="0" resetval="0x2" description="Signal detection calibration wait timer to allow the analog circuits to settle to the new frequency after a calibration code change." range="" rwaccess="RW"/>
  </register>
  <register id="SDOSCCAL_START_PREG__SDOSCCAL_CLK_CNT_PREG" acronym="SDOSCCAL_START_PREG__SDOSCCAL_CLK_CNT_PREG" offset="0xDC" width="32" description="Signal detection oscillator calibration oscillator clock count target register">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SDOSCCAL_STARTVAL_PREG" width="6" begin="21" end="16" resetval="0x2C" description="This value sets the Signal detection oscillator calibration starting code." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SDOSCCAL_CLKCNT_PREG" width="10" begin="9" end="0" resetval="0x12C" description="This value sets the Signal detection oscillator expected clock count target." range="" rwaccess="RW"/>
  </register>
  <register id="PROCMON_STATUS_PREG__PROCMON_CTRL_PREG" acronym="PROCMON_STATUS_PREG__PROCMON_CTRL_PREG" offset="0xE0" width="32" description="Process Monitor control register.">
    <bitfield id="PROCMON_DONE" width="1" begin="31" end="31" resetval="0x0" description="Active high process monitor ring oscillator count complete flag." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROCMON_CNT_OVERNOM" width="1" begin="29" end="29" resetval="0x0" description="When asserted this bit indicates the process monitor ring oscillator counter reached the value expected for a nominal PVT part, as established by procmon_rocnt_preg." range="" rwaccess="R"/>
    <bitfield id="PROCMON_CNT_VAL" width="13" begin="28" end="16" resetval="0x0" description="Process monitor ring oscillator counter value." range="" rwaccess="R"/>
    <bitfield id="PROCMON_RUN_PREG" width="1" begin="15" end="15" resetval="0x0" description="Active high process monitor counter start." range="" rwaccess="RW"/>
    <bitfield id="PROCMON_ROSEL_PREG" width="2" begin="14" end="13" resetval="0x0" description="Process monitor ring oscillator select:" range="" rwaccess="RW"/>
    <bitfield id="PROCMON_ROCNT_PREG" width="13" begin="12" end="0" resetval="0xBB8" description="Expected oscillator clocks counted for nominal process at typical conditions:" range="" rwaccess="RW"/>
  </register>
  <register id="PROCMON_CNTWAIT_PREG__PROCMON_INITWAIT_PREG" acronym="PROCMON_CNTWAIT_PREG__PROCMON_INITWAIT_PREG" offset="0xE4" width="32" description="Process Monitor initial wait timer register.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROCMON_CNTWAIT_TMRVAL_PREG" width="13" begin="28" end="16" resetval="0xF9" description="Time to count the selected ring oscillator clocks." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROCMON_INITWAIT_TMRVAL_PREG" width="3" begin="2" end="0" resetval="0x3" description="Nominal number of cmn_refclk_gated clock periods to wait while the analog circuit powers up and the enabled ring oscillator settles." range="" rwaccess="RW"/>
  </register>
  <register id="PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG" acronym="PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG" offset="0xE8" width="32" description="Process monitor override register.">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROCMON_FSM_STATE" width="6" begin="21" end="16" resetval="0x0" description="Process monitor state machine state vector." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROCMON_OVRD_EN_PREG" width="1" begin="8" end="8" resetval="0x0" description="Active high analog control override enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PROCMON_OVRD_ISOAVDD_EN_PREG" width="1" begin="5" end="5" resetval="0x0" description="When procmon_ovrd_en_preg is asserted, this value overrides the analog circuit's power gate enable, cmnda_pmc_isoavdd_en." range="" rwaccess="RW"/>
    <bitfield id="PROCMON_OVRD_ISOAVDD_FWEN_N_PREG" width="1" begin="4" end="4" resetval="0x0" description="When procmon_ovrd_en_preg is asserted, this value overrides the power gate isolation control, cmnda_pmc_isoavdd_fwen_n." range="" rwaccess="RW"/>
    <bitfield id="PROCMON_OVRD_LVT_EN_PREG" width="1" begin="3" end="3" resetval="0x0" description="When procmon_ovrd_en_preg is asserted, this value overrides the analog circuit's LVT ring oscillator enable, cmnda_pmc_lvt_en." range="" rwaccess="RW"/>
    <bitfield id="PROCMON_OVRD_SVT_EN_PREG" width="1" begin="2" end="2" resetval="0x0" description="When procmon_ovrd_en_preg is asserted, this value overrides the analog circuit's SVT ring oscillator enable, cmnda_pmc_svt_en." range="" rwaccess="RW"/>
    <bitfield id="PROCMON_OVRD_THICKOX_EN_PREG" width="1" begin="1" end="1" resetval="0x0" description="When procmon_ovrd_en_preg is asserted, this value overrides the analog circuit's thick oxide ring oscillator enable, cmnda_pmc_thickox_en." range="" rwaccess="RW"/>
    <bitfield id="PROCMON_OVRD_ULVT_EN_PREG" width="1" begin="0" end="0" resetval="0x0" description="When procmon_ovrd_en_preg is asserted, this value overrides the analog circuit's ULVT ring oscillator enable, cmnda_pmc_ulvt_en." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG" acronym="CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG" offset="0x100" width="32" description="CDB diagnostic register.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CMN_RESET_SYNC_N" width="1" begin="19" end="19" resetval="0x0" description="Current state of the cmn_reset_sync_n reset." range="" rwaccess="R"/>
    <bitfield id="CMNDA_RSTREL_RST_N" width="1" begin="18" end="18" resetval="0x0" description="Current state of the cmnda_rstrel_rst_n reset." range="" rwaccess="R"/>
    <bitfield id="CMNDA_PLLLC1_RST_N" width="1" begin="17" end="17" resetval="0x0" description="Current state of the cmnda_plllc1_rst_n reset." range="" rwaccess="R"/>
    <bitfield id="CMNDA_PLLLC_RST_N" width="1" begin="16" end="16" resetval="0x0" description="Current state of the cmnda_plllc_rst_n reset." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CDB_PSLVERR_REG" width="1" begin="0" end="0" resetval="0x0" description="CDB bus error :" range="" rwaccess="R"/>
  </register>
  <register id="CMN_FUNC_DIAG_RESET_PREG" acronym="CMN_FUNC_DIAG_RESET_PREG" offset="0x104" width="32" description="Common functions submodule reset diagnostic register.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CMN_ATBDIG_RST_N" width="1" begin="7" end="7" resetval="0x0" description="Current state of the cmn_atbdig_rst_n reset." range="" rwaccess="R"/>
    <bitfield id="CMN_RESCAL_RST_N" width="1" begin="6" end="6" resetval="0x0" description="Current state of the cmn_rescal_rst_n reset." range="" rwaccess="R"/>
    <bitfield id="PROCMON_RST_N" width="1" begin="5" end="5" resetval="0x0" description="Current state of the procmon_rst_n reset." range="" rwaccess="R"/>
    <bitfield id="SDOSCCAL_RST_N" width="1" begin="4" end="4" resetval="0x0" description="Current state of the sdosccal_rst_n reset." range="" rwaccess="R"/>
    <bitfield id="SDOSCCAL_CNTRST_N" width="1" begin="3" end="3" resetval="0x0" description="Current state of the sdosccal_cntrst_n reset." range="" rwaccess="R"/>
    <bitfield id="CMN_HSRRSM_RST_N" width="1" begin="2" end="2" resetval="0x0" description="Current state of the cmn_hsrrsm_rst_n reset." range="" rwaccess="R"/>
    <bitfield id="PROCMON_PMCRST_N" width="1" begin="1" end="1" resetval="0x0" description="Current state of the procmon_pmcrst_n reset." range="" rwaccess="R"/>
    <bitfield id="SCANOVRD_ATBADC_RST_N" width="1" begin="0" end="0" resetval="0x0" description="Current state of the scanovrd_atbadc_rst_n reset." range="" rwaccess="R"/>
  </register>
  <register id="CMN_CMSMT_REF_CLK_TMR_VALUE_PREG__CMN_CLK_FREQ_MSMT_CTRL_PREG" acronym="CMN_CMSMT_REF_CLK_TMR_VALUE_PREG__CMN_CLK_FREQ_MSMT_CTRL_PREG" offset="0x108" width="32" description="Common clock frequency measurement control register.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_CMSMT_REF_CLK_TMR_VALUE_PREG" width="12" begin="27" end="16" resetval="0x0" description="Reference clock timer value :" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_TEST_CLK_SEL_PREG" width="3" begin="3" end="1" resetval="0x0" description="Test clock selection:" range="" rwaccess="RW"/>
    <bitfield id="CMN_CMSMT_MEASUREMENT_RUN_PREG" width="1" begin="0" end="0" resetval="0x0" description="Test clock measurement active high enable:" range="" rwaccess="RW"/>
  </register>
  <register id="CMN_CLK_FREQ_MSMT_OBS_PREG__CMN_CMSMT_TEST_CLK_CNT_VALUE_PREG" acronym="CMN_CLK_FREQ_MSMT_OBS_PREG__CMN_CMSMT_TEST_CLK_CNT_VALUE_PREG" offset="0x10C" width="32" description="Common clock frequency measurement result register.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CMN_CMSMT_MEASUREMENT_DONE" width="1" begin="16" end="16" resetval="0x0" description="Test clock measurement done:" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CMN_CMSMT_TEST_CLK_CNT_VALUE" width="12" begin="11" end="0" resetval="0x0" description="Test clock counter value:" range="" rwaccess="R"/>
  </register>
  <register id="CMN_SPARE_REG_PREG" acronym="CMN_SPARE_REG_PREG" offset="0x110" width="32" description="Common spare registers to analog.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SPARE_PREG" width="16" begin="15" end="0" resetval="0x0" description="Spare register bits assigned to cmnda_sparecdb." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_BIAS_TRIM_PREG__CMN_BIAS_EN_OVRD_PREG" acronym="CMN_BIAS_TRIM_PREG__CMN_BIAS_EN_OVRD_PREG" offset="0x120" width="32" description="Bias diagnostic override register.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_BIAS_TRIM_PREG" width="15" begin="30" end="16" resetval="0x7F" description="Drives the cmn_ana_bias block's thermometer encoded bus:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_BIAS_EN_OVRD_EN_PREG" width="1" begin="1" end="1" resetval="0x0" description="cmn_ana_bias enable active high override enable." range="" rwaccess="RW"/>
    <bitfield id="CMN_BIAS_EN_OVRD_VAL_PREG" width="1" begin="0" end="0" resetval="0x0" description="When cmn_bias_en_ovrd_en_preg is asserted high, this value overrides the normal mission-mode bias enable." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_BIAS_VREF_TRIM_PREG" acronym="CMN_BIAS_VREF_TRIM_PREG" offset="0x124" width="32" description="Bias debug and test voltage reference trim register.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_BIAS_VREFSEL_PREG" width="1" begin="12" end="12" resetval="0x0" description="Drives the cmn_ana_bias block vrefsel to select for voltage reference source:" range="" rwaccess="RW"/>
    <bitfield id="CMN_BIAS_VREFTRIM_PREG" width="12" begin="11" end="0" resetval="0x10" description="Drives the cmn_ana_bias block's vreftrim setting the resistor ladder voltage reference trim." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG" acronym="CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG" offset="0x130" width="32" description="Reference clock receiver register.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PSMCLK_SDOSCSEL_PREG" width="1" begin="16" end="16" resetval="0x0" description="cmn_psmclk_out source select." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_REFRCV_BWVAL_PREG" width="2" begin="14" end="13" resetval="0x1" description="Bus to control the receiver bandwidth." range="" rwaccess="RW"/>
    <bitfield id="CMN_REFRCV_REFCLK_TESTCLKEN_PREG" width="1" begin="12" end="12" resetval="0x0" description="Active high enable for CMOS only path from cmn_refclk_p to the digital." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_REFRCV_REFCLK_PLLLC1EN_PREG" width="1" begin="8" end="8" resetval="0x0" description="Active high enable for refclk driver to PLLCMNLC1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_REFRCV_REFCLK_TERMEN_PREG" width="1" begin="0" end="0" resetval="0x0" description="Active high termination enable for the refclk receiver." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG" acronym="CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG" offset="0x140" width="32" description="Resistor calibration debug and test control register A.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_RESCAL_RXOVREN_PREG" width="1" begin="25" end="25" resetval="0x0" description="RX resistor calibration LUT value active high override enable." range="" rwaccess="RW"/>
    <bitfield id="CMN_RESCAL_RXOVRVAL_PREG" width="4" begin="24" end="21" resetval="0x0" description="When cmn_rescal_rxovren_preg is asserted, this value overrides the RX resistor calibration LUT value." range="" rwaccess="RW"/>
    <bitfield id="CMN_RESCAL_TXOVREN_PREG" width="1" begin="20" end="20" resetval="0x0" description="TX resistor calibration LUT value active high override enable." range="" rwaccess="RW"/>
    <bitfield id="CMN_RESCAL_TXOVRVAL_PREG" width="4" begin="19" end="16" resetval="0x0" description="When cmn_rescal_txovren_preg is asserted, this value overrides the TX resistor calibration LUT value." range="" rwaccess="RW"/>
    <bitfield id="CMN_RESCAL_DONE" width="1" begin="15" end="15" resetval="0x0" description="Resistor calibration active high done flag." range="" rwaccess="R"/>
    <bitfield id="CMN_RESCAL_INITTMR_PREG" width="3" begin="14" end="12" resetval="0x0" description="Sets the value of the timer used to allow the clock to settle at startup and before incrementing calibration code." range="" rwaccess="RW"/>
    <bitfield id="CMN_RESCAL_RXOFFSET_PREG" width="6" begin="11" end="6" resetval="0x0" description="Twos compliment offset to be added to the calibrated resistor code prior to the receive LUT." range="" rwaccess="RW"/>
    <bitfield id="CMN_RESCAL_TXOFFSET_PREG" width="6" begin="5" end="0" resetval="0x0" description="Twos compliment offset to be added to the calibrated resistor code prior to the transmit LUT." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_RESCAL_STATUS_PREG__CMN_RESCAL_OVRD_PREG" acronym="CMN_RESCAL_STATUS_PREG__CMN_RESCAL_OVRD_PREG" offset="0x144" width="32" description="Resistor diagnostic override register.">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_RESCAL_STATE" width="7" begin="22" end="16" resetval="0x4" description="Resistor calibration FSM state vector." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_RESCAL_EN_FORCE_PREG" width="1" begin="4" end="4" resetval="0x0" description="Resistor calibration analog enable force." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_RESCAL_RUN_OVRD_PREG" width="1" begin="0" end="0" resetval="0x0" description="Resistor calibration active high run override." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG" acronym="CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG" offset="0x150" width="32" description="ATB debug and test control register.">
    <bitfield id="CMN_ATB_ADC_START_PREG" width="1" begin="31" end="31" resetval="0x0" description="Active high signal that initiates the ADC to convert the ATB analog signal." range="" rwaccess="RW"/>
    <bitfield id="CMN_ATB_ADC_DONE" width="1" begin="30" end="30" resetval="0x0" description="Active high flag indicating current conversion is complete." range="" rwaccess="R"/>
    <bitfield id="CMN_ATB_ADC_MODE_PREG" width="3" begin="29" end="27" resetval="0x0" description="Drives the mode port on the ADC selecting the input mux configuration as follows:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="26" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_ATB_ADC_CODE" width="8" begin="23" end="16" resetval="0x0" description="Current conversion results of the analog value on the ATB." range="" rwaccess="R"/>
    <bitfield id="CMN_ATB_CTRL_ATBEN_PREG" width="1" begin="15" end="15" resetval="0x0" description="Internal ATB active high enable." range="" rwaccess="RW"/>
    <bitfield id="CMN_ATB_CTRL_BUMP_CON_EN_PREG" width="1" begin="14" end="14" resetval="0x0" description="ATB bump connection active high enable." range="" rwaccess="RW"/>
    <bitfield id="CMN_ATB_CTRL_REGION_SEL_PREG" width="1" begin="13" end="13" resetval="0x0" description="ATB region select:" range="" rwaccess="RW"/>
    <bitfield id="CMN_ATB_CTRL_LANE_SEL_PREG" width="4" begin="12" end="9" resetval="0x0" description="ATB lane select:" range="" rwaccess="RW"/>
    <bitfield id="CMN_ATB_CTRL_COMPONENT_SEL_PREG" width="5" begin="8" end="4" resetval="0x0" description="ATB component select:" range="" rwaccess="RW"/>
    <bitfield id="CMN_ATB_CTRL_ATBSEL_PREG" width="4" begin="3" end="0" resetval="0x0" description="ATB test point select:" range="" rwaccess="RW"/>
  </register>
  <register id="CMN_CORE_ATB_EN_PREG__CMN_ATB_ADC_EN_TMR_PREG" acronym="CMN_CORE_ATB_EN_PREG__CMN_ATB_ADC_EN_TMR_PREG" offset="0x154" width="32" description="ATB debug and test ADC enable and timer register.">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_CORE_ATBESD_EN_PREG" width="1" begin="16" end="16" resetval="0x0" description="Core ATB pin connection active high enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_ATB_ADC_EN_PREG" width="1" begin="10" end="10" resetval="0x0" description="ADC enable force overriding state dependent enable:" range="" rwaccess="RW"/>
    <bitfield id="CMN_ATB_ADC_EN_TMR_PREG" width="10" begin="9" end="0" resetval="0x3F" description="Enable timer value :" range="" rwaccess="RW"/>
  </register>
  <register id="HSRRSM_STATUS_PREG__HSRRSM_CTRL_PREG" acronym="HSRRSM_STATUS_PREG__HSRRSM_CTRL_PREG" offset="0x160" width="32" description="High Speed Reset Release State Machine control register.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HSRRSM_STATE" width="3" begin="18" end="16" resetval="0x0" description="High Speed Reset Release State Machine state vector." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HSRRSM_DELAY_PREG" width="3" begin="2" end="0" resetval="0x1" description="Reset delay :" range="" rwaccess="RW"/>
  </register>
  <register id="CMN_REFRCV1_PREG" acronym="CMN_REFRCV1_PREG" offset="0x170" width="32" description="Auxiliary reference clock receiver (refrcv1) register.">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_REFRCV1_BWVAL_PREG" width="2" begin="14" end="13" resetval="0x1" description="Bus to control the receiver bandwidth." range="" rwaccess="RW"/>
    <bitfield id="CMN_REFRCV1_REFCLK_TESTCLKEN_PREG" width="1" begin="12" end="12" resetval="0x0" description="Active high enable for CMOS only path from cmn_refclk1_p to the digital." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_REFRCV1_REFCLK_PLLLC1EN_PREG" width="1" begin="8" end="8" resetval="0x0" description="Active high enable for refclk1 driver to PLLCMNLC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_REFRCV1_REFCLK_TERMEN_PREG" width="1" begin="0" end="0" resetval="0x0" description="Active high termination enable for the refclk1 receiver." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG" acronym="CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG" offset="0x180" width="32" description="PLLCMNLC1 status register A.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLLC1_STATUS_B_SSTWOPT_CODE" width="10" begin="25" end="16" resetval="0x0" description="Main PLLLC1 Spread Spectrum two point value result:" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLLC1_STATUS_A_DSMCORR_CODE" width="7" begin="14" end="8" resetval="0x0" description="PLLCMNLC1 DSM spur correction code result:" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLLC1_STATUS_A_LOCKED" width="1" begin="7" end="7" resetval="0x0" description="PLLCMNLC1 locked Status:" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLLC1_STATUS_A_DCOCAL_DONE" width="1" begin="6" end="6" resetval="0x0" description="PLLCMNLC1 DCO calibration status:" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLLC1_STATUS_A_DCOCAL_CODE" width="6" begin="5" end="0" resetval="0x0" description="PLLCMNLC1 DCO calibration code result:" range="" rwaccess="R"/>
  </register>
  <register id="CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG" acronym="CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG" offset="0x184" width="32" description="PLLCMNLC1 general control register.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_FBDIVINT_PREG" width="10" begin="25" end="16" resetval="0x32" description="This value sets the mode dependent PLLCMNLC1 fbdivint value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_LOCKED_OVRD_EN_PREG" width="1" begin="13" end="13" resetval="0x0" description="PLLCMNLC1 locked active high override enable:" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_LOCKED_OVRD_PREG" width="1" begin="12" end="12" resetval="0x0" description="PLLCMNLC locked signal force:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_PLL_REG_ISO_OVRD_EN_PREG" width="1" begin="9" end="9" resetval="0x0" description="PLLCMNLC1 regulator isolation active high override enable" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_PLL_REG_ISO_OVRD_PREG" width="1" begin="8" end="8" resetval="0x0" description="When cmn_plllc1_pll_reg_iso_ovrd_en_preg is asserted high, overrides the state dependent PLLCMNLC1 regulator isolation value." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_LOCK_HOLD_OVRD_EN_PREG" width="1" begin="7" end="7" resetval="0x0" description="Lock detection hold function active high override enable." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_LOCK_HOLD_OVRD_PREG" width="1" begin="6" end="6" resetval="0x0" description="When cmn_plllc1_lock_hold_ovrd_en_preg is asserted high, overrides the state dependent lock detect function value." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_PLL_EN_OVRD_EN_PREG" width="1" begin="5" end="5" resetval="0x0" description="PLLCMNLC1 enable active high override enable" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_PLL_EN_OVRD_PREG" width="1" begin="4" end="4" resetval="0x0" description="When cmn_plllc1_pll_en_ovrd_en_preg is asserted high, overrides the state dependent PLLCMNLC1 enable value." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_PLL_RESET_N_OVRD_EN_PREG" width="1" begin="3" end="3" resetval="0x0" description="PLLCMNLC1 active high reset override enable." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_PLL_RESET_N_OVRD_PREG" width="1" begin="2" end="2" resetval="0x0" description="When cmn_plllc1_pll_reset_n_ovrd_en_preg is asserted high, overrides the state dependent PLLCMNLC1 active low reset value." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_PFDCLK1_SEL_PREG" width="1" begin="1" end="1" resetval="0x0" description="When asserted the pfdclk1 is used as the reference clock, When deasserted, pfdclk is used." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC1_DCOCAL_CTRL_PREG__CMN_PLLLC1_FBDIV_FRAC_PREG" acronym="CMN_PLLLC1_DCOCAL_CTRL_PREG__CMN_PLLLC1_FBDIV_FRAC_PREG" offset="0x188" width="32" description="PLLCMNLC1 fractional feedback divider register.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_DCOCAL_START_OVRD_EN_PREG" width="1" begin="25" end="25" resetval="0x0" description="DCO calibration start active high override enable." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_DCOCAL_START_OVRD_PREG" width="1" begin="24" end="24" resetval="0x0" description="When cmn_plllc1_dcocal_start_ovrd_en_preg is asserted high, this value overrides the mode dependent DCO calibration start value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_DCOCAL_STARTVAL_PREG" width="6" begin="21" end="16" resetval="0x12" description="This value sets the DCO calibration startval value." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_FBDIVFRAC_PREG" width="16" begin="15" end="0" resetval="0x0" description="This value sets the mode dependent PLLCMNLC1 fbdivfrac value." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC1_ITERTMR_PREG__CMN_PLLLC1_INIT_PREG" acronym="CMN_PLLLC1_ITERTMR_PREG__CMN_PLLLC1_INIT_PREG" offset="0x18C" width="32" description="PLLCMNLC1 DCO calibration initialization register.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_DCOCAL_ITERTMR_PREG" width="12" begin="27" end="16" resetval="0x6E" description="This value sets the DCO calibration iteration timer value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_DCOCAL_INITSTEP_PREG" width="3" begin="14" end="12" resetval="0x3" description="This value sets the DCO calibration initialization step value." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_DCOCAL_INITTMR_PREG" width="12" begin="11" end="0" resetval="0x5A" description="This value sets the DCO calibration initialization timer value." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG" acronym="CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG" offset="0x190" width="32" description="PLLCMNLC1 mode register.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_LF_PROPCOEFF_MODE1_PREG" width="3" begin="30" end="28" resetval="0x3" description="This value sets the loop filter proportional coefficient value when cmn_plllc1_mode is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="27" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_LF_PROPFRAC_MODE1_PREG" width="5" begin="24" end="20" resetval="0x0" description="This value sets the loop filter fractional coefficient value when cmn_plllc1_mode is asserted." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_LF_INTCOEFF_MODE1_PREG" width="4" begin="19" end="16" resetval="0x6" description="This value sets the loop filter integer coefficient value when cmn_plllc1_mode is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_INTMODE_PREG" width="1" begin="8" end="8" resetval="0x1" description="This value sets the integer mode value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_TDCMODE_PREG" width="4" begin="3" end="0" resetval="0x0" description="This value sets the TDC mode value." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC1_LOCK_CNTSTART_PREG__CMN_PLLLC1_LF_COEFF_MODE0_PREG" acronym="CMN_PLLLC1_LOCK_CNTSTART_PREG__CMN_PLLLC1_LF_COEFF_MODE0_PREG" offset="0x194" width="32" description="PLLCMNLC1 loop filter register for mode 0.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_LOCK_CNTSTART_PREG" width="12" begin="27" end="16" resetval="0x3E8" description="This value sets the lock counter start value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_LF_PROPCOEFF_MODE0_PREG" width="3" begin="14" end="12" resetval="0x2" description="This value sets the loop filter proportional coefficient value when cmn_plllc1_mode is deasserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_LF_PROPFRAC_MODE0_PREG" width="5" begin="8" end="4" resetval="0x0" description="This value sets the loop filter fractional coefficient value when cmn_plllc1_mode is deasserted." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_LF_INTCOEFF_MODE0_PREG" width="4" begin="3" end="0" resetval="0x5" description="This value sets the loop filter integer coefficient value when cmn_plllc1_mode is deasserted." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC1_CLK1_PREG__CMN_PLLLC1_LOCK_CNTTHRESH_PREG" acronym="CMN_PLLLC1_CLK1_PREG__CMN_PLLLC1_LOCK_CNTTHRESH_PREG" offset="0x198" width="32" description="PLLCMNLC1 lock count threshold register.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_CLK1_EN_PREG" width="1" begin="28" end="28" resetval="0x0" description="This value sets the clock1 enable value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="27" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_CLK1OUTDIV_PREG" width="7" begin="22" end="16" resetval="0x0" description="This value sets the clock1 output divider value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_LOCK_CNTTHRESH_PREG" width="12" begin="11" end="0" resetval="0x1" description="PLLCMNLC1 lock counter threshold value :" range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG" acronym="CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG" offset="0x19C" width="32" description="PLLCMNLC1 clock0 register.">
    <bitfield id="CMN_PLLLC1_BWCAL_EN_MODE1_PREG" width="1" begin="31" end="31" resetval="0x1" description="This value sets the bwcal enable value when cmn_plllc1_mode is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_BWCAL_THRESH_MODE1_PREG" width="4" begin="27" end="24" resetval="0xA" description="This value sets the bwcal threshold value when cmn_plllc1_mode is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_BWCAL_TMR_MODE1_PREG" width="5" begin="20" end="16" resetval="0x4" description="This value sets the bwcal timer value when cmn_plllc1_mode is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_CLK0_EN_PREG" width="1" begin="12" end="12" resetval="0x1" description="This value sets the clock0 enable value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="11" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_CLK0OUTDIV_PREG" width="7" begin="6" end="0" resetval="0x1" description="This value sets the clock0 output divider value." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG" acronym="CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG" offset="0x1A0" width="32" description="PLLCMNLC1 bandwidth cal register for mode 0.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_DSMCORR_EN_PREG" width="1" begin="26" end="26" resetval="0x0" description="This value sets the DSM spur correction coefficient enable value." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_DSMCORR_STARTVAL_PREG" width="7" begin="25" end="19" resetval="0x0" description="This value sets the DSM spur correction coefficient startval value." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_DSMCORR_GAIN_PREG" width="3" begin="18" end="16" resetval="0x0" description="This value sets the DSM spur correction coefficient gain value." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_BWCAL_EN_MODE0_PREG" width="1" begin="15" end="15" resetval="0x1" description="This value sets the bwcal enable value when cmn_plllc1_mode is deasserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_BWCAL_THRESH_MODE0_PREG" width="4" begin="11" end="8" resetval="0x7" description="This value sets the bwcal threshold value when cmn_plllc1_mode is deasserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_BWCAL_TMR_MODE0_PREG" width="5" begin="4" end="0" resetval="0x6" description="This value sets the bwcal timer value when cmn_plllc1_mode is deasserted." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC1_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC1_SS_PREG" acronym="CMN_PLLLC1_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC1_SS_PREG" offset="0x1A4" width="32" description="PLLCMNLC1 spread spectrum register.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_SS_AMP_STEP_SIZE_PREG" width="12" begin="27" end="16" resetval="0x0" description="This value sets the spread spectrum amp step size value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_SS_NUM_STEPS_PREG" width="7" begin="14" end="8" resetval="0x0" description="This value sets the spread spectrum number of steps value." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_SS_ENABLE_PREG" width="1" begin="7" end="7" resetval="0x0" description="This value sets the spread spectrum enable value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="6" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC1_LF_PROP_OVR_PREG__CMN_PLLLC1_SSTWOPT_PREG" acronym="CMN_PLLLC1_LF_PROP_OVR_PREG__CMN_PLLLC1_SSTWOPT_PREG" offset="0x1A8" width="32" description="PLLCMNLC1 spread spectrum two point register.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_LF_PROP_OVREN_PREG" width="1" begin="25" end="25" resetval="0x0" description="Drives the lfprop_ovren pin on the PLLCMNLC1." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_LF_PROP_OVRVAL_PREG" width="9" begin="24" end="16" resetval="0x0" description="Drives the lfprop_ovrval on the PLLCMNLC1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_SSTWOPT_EN_PREG" width="1" begin="10" end="10" resetval="0x0" description="This value sets the sstwopt_en pin on the PLL." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_SSTWOPT_STARTVAL_PREG" width="10" begin="9" end="0" resetval="0x0" description="This value sets the sstwoopt_startval pins on the PLL." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC1_DSMCORR_OVR_PREG__CMN_PLLLC1_LF_INT_OVR_PREG" acronym="CMN_PLLLC1_DSMCORR_OVR_PREG__CMN_PLLLC1_LF_INT_OVR_PREG" offset="0x1AC" width="32" description="PLLCMNLC1 debug and test loop filter integer override register.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_DSMCORR_OVREN_PREG" width="1" begin="23" end="23" resetval="0x0" description="Drives the dsmcorr_ovren port on the PLLCMNLC1." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_DSMCORR_OVRVAL_PREG" width="7" begin="22" end="16" resetval="0x0" description="Drives the dsmcorr_ovrval port on the PLLCMNLC1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_LF_INT_OVREN_PREG" width="1" begin="13" end="13" resetval="0x0" description="Drives the lf_int_ovren pin on the PLLCMNLC1." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_LF_INT_OVRVAL_PREG" width="13" begin="12" end="0" resetval="0x0" description="Drives the lf_int_ovrval pin on the PLLCMNLC1." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG" acronym="CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG" offset="0x1B0" width="32" description="PLLCMNLC1 debug and test loop Spread Spectrum two point override register.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_DCOCAL_OVREN_PREG" width="1" begin="30" end="30" resetval="0x0" description="When asserted the cmnda_plllc1_dcocal_ovren which drives the dcocal_ovren port on the PLLCMNLC1 is forced high." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_DCOCAL_OVRVAL_PREG" width="6" begin="29" end="24" resetval="0x0" description="When cmnda_plllc1_dcocal_ovren is asserted, this value is driven onto cmnda_plllc1_dcocal_ovrval which drives the dcocal_ovrval port on the PLLCMNLC1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_DCO_ITRIM_PREG" width="3" begin="21" end="19" resetval="0x3" description="Drives the DCO trim current on the PLLCMNLC1." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_ROFFSET_PREG" width="3" begin="18" end="16" resetval="0x3" description="DCO tank offset resistor trim." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_SSTWOPT_OVREN_PREG" width="1" begin="10" end="10" resetval="0x0" description="Drives the sstwopt_ovren port on the PLLCMNLC1." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_SSTWOPT_OVRVAL_PREG" width="10" begin="9" end="0" resetval="0x0" description="Drives the sstwopt_ovrval port on the PLLCMNLC1." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG" acronym="CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG" offset="0x1B4" width="32" description="PLLCMNLC1 debug and test avdd register.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLCSM1_STATE" width="14" begin="29" end="16" resetval="0xB00" description="State machine state register." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_LFAVDDREG_VTRIM_PREG" width="3" begin="11" end="9" resetval="0x3" description="Drives the lfavddreg_vtrim port on the PLLCMNLC1." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_HFAVDDREG_VTRIM_PREG" width="3" begin="8" end="6" resetval="0x3" description="Drives the hfavddreg_vtrim port on the PLLCMNLC1." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_CLK1AVDDREG_VTRIM_PREG" width="3" begin="5" end="3" resetval="0x3" description="Drives the clk1avddreg_vtrim port on the PLLCMNLC1." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_CLK0AVDDREG_VTRIM_PREG" width="3" begin="2" end="0" resetval="0x3" description="Drives the clk0avddreg_vtrim port on the PLLCMNLC1." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLCSM1_PLLEN_TMR_PREG__CMN_PLLLCSM1_CTRL_PREG" acronym="CMN_PLLLCSM1_PLLEN_TMR_PREG__CMN_PLLLCSM1_CTRL_PREG" offset="0x1B8" width="32" description="PLLCMNLC1 Control State Machine Control register.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLCSM1_PLLEN_TMR_VAL_PREG" width="12" begin="27" end="16" resetval="0x32" description="PLL enable state timer value :" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLCSM1_FORCE_CAL_DONE_PREG" width="1" begin="4" end="4" resetval="0x0" description="Asserting this bit immediately advances the State Machine from the PLLSM_CAL state currently in or once entered." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLCSM1_SKIP_PLL_CAL_RECAL_PREG" width="1" begin="0" end="0" resetval="0x1" description="Skip PLL calibration re-calibration enable :" range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLCSM1_PLLVREF_TMR_PREG__CMN_PLLLCSM1_PLLPRE_TMR_PREG" acronym="CMN_PLLLCSM1_PLLVREF_TMR_PREG__CMN_PLLLCSM1_PLLPRE_TMR_PREG" offset="0x1BC" width="32" description="PLLCMNLC1 Control State Machine PLL pre-charge timer register.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLCSM1_PLLVREF_TMR_VAL_PREG" width="12" begin="27" end="16" resetval="0x5" description="PLL pre-charge state timer value :" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLCSM1_PLLPRE_TMR_VAL_PREG" width="12" begin="11" end="0" resetval="0x7D" description="PLL pre-charge state timer value :" range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC1_STATUS_C_PREG__CMN_PLLLC1_CLK2_PREG" acronym="CMN_PLLLC1_STATUS_C_PREG__CMN_PLLLC1_CLK2_PREG" offset="0x1C0" width="32" description="PLLCMNLC1 clock2 register.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_STATUS_C_BWCAL_CODE" width="8" begin="23" end="16" resetval="0x0" description="PLLCMNLC1 Band Width calibration code result:" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_CLK2_EN_PREG" width="1" begin="12" end="12" resetval="0x0" description="This value sets the clock2 enable value." range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_CLK2OUTDIVFRAC_PREG" width="4" begin="11" end="8" resetval="0x4" description="his value sets the clock2 fractional output divider's fraction value:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_CLK2OUTDIVINT_PREG" width="7" begin="6" end="0" resetval="0x4" description="This value sets the clock2 fractional output divider's integer value." range="" rwaccess="RW"/>
  </register>
  <register id="CMN_PLLLC1_LOCK_DELAY_CTRL_PREG__CMN_PLLLC1_SS_TIME_STEPSIZE_MODE_PREG" acronym="CMN_PLLLC1_LOCK_DELAY_CTRL_PREG__CMN_PLLLC1_SS_TIME_STEPSIZE_MODE_PREG" offset="0x1C4" width="32" description="PLLCMNLC1 spread spectrum Time Step Size Mode register.">
    <bitfield id="CMN_PLLLC1_LOCK_DELAY_CTRL_PREG_15_9" width="7" begin="31" end="25" resetval="0x0" description="reserved" range="" rwaccess="R"/>
    <bitfield id="CMN_PLLLC1_LOCK_DELAY_PREG" width="9" begin="24" end="16" resetval="0x0" description="This value sets a delay from internal lock assertion to assertion of cmn_plllc_locked." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_SS_TIME_STEP_SIZE_MODE1_PREG" width="7" begin="14" end="8" resetval="0x8" description="This value sets the spread spectrum time step size value when cmn_plllc_mode is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMN_PLLLC1_SS_TIME_STEP_SIZE_MODE0_PREG" width="7" begin="6" end="0" resetval="0x8" description="This value sets the spread spectrum time step size value when cmn_plllc_mode is deasserted." range="" rwaccess="RW"/>
  </register>
  <register id="MOD_VER" acronym="MOD_VER" offset="0x400" width="32" description="The Module and Version Register identifies the module identifier and revision of the WIZ module.">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Module Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Module BU" range="" rwaccess="R"/>
    <bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x985" description="Module ID." range="" rwaccess="R"/>
    <bitfield id="RTL_VERSION" width="5" begin="15" end="11" resetval="0xC" description="RTL Version." range="" rwaccess="R"/>
    <bitfield id="MAJOR_REVISION" width="3" begin="10" end="8" resetval="0x0" description="Major Revision." range="" rwaccess="R"/>
    <bitfield id="CUSTOM_REVISION" width="2" begin="7" end="6" resetval="0x0" description="Custom Revision." range="" rwaccess="R"/>
    <bitfield id="MINOR_REVISION" width="6" begin="5" end="0" resetval="0x2" description="Minor Revision." range="" rwaccess="R"/>
  </register>
  <register id="SERDES_CTRL" acronym="SERDES_CTRL" offset="0x404" width="32" description="Sets the SERDES control state.">
    <bitfield id="POR_EN" width="1" begin="31" end="31" resetval="0x0" description="The por_en allows the system to place the SERDES in a reset state, Access to the SERDES registers are ignored." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="31" begin="30" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="SERDES_TOP_CTRL" acronym="SERDES_TOP_CTRL" offset="0x408" width="32" description="The SERDES Top Level Control">
    <bitfield id="PMA_CMN_REFCLK_MODE" width="2" begin="31" end="30" resetval="0x0" description="The PMA common differential reference clock mode - Sets the mode of operation for differential reference clock input." range="" rwaccess="RW"/>
    <bitfield id="PMA_CMN_REFCLK_INT_MODE" width="2" begin="29" end="28" resetval="0x0" description="The PMA common internal reference clock mode - Sets the mode of operation for internal reference clock input." range="" rwaccess="RW"/>
    <bitfield id="PMA_CMN_REFCLK_DIG_DIV" width="2" begin="27" end="26" resetval="0x2" description="The PMA common reference clock digital divide ratio select - Must be set before the de-assertion of apb_preset_n/phy_reset_n." range="" rwaccess="RW"/>
    <bitfield id="PMA_CMN_REFCLK1_DIG_DIV" width="2" begin="25" end="24" resetval="0x2" description="The Alternate reference clock digital divide select - Selects digital divide ratio for alternate reference clock coming from analog (see PMA specification for use)" range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_SUSPEND_OVERRIDE" width="1" begin="23" end="23" resetval="0x0" description="The PHY PMA common suspend override enable:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="22" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="SERDES_RST" acronym="SERDES_RST" offset="0x40C" width="32" description="The SERDES Reset Register controls the Phy reset and REFCLK selection for the SERDES.">
    <bitfield id="PHY_RESET_N" width="1" begin="31" end="31" resetval="0x0" description="The PHY reset : Asserting this signal low will reset all PHY logic for the entire PHY with the exception of the APB registers and TAP controller." range="" rwaccess="RW"/>
    <bitfield id="PHY_EN_REFCLK" width="1" begin="30" end="30" resetval="0x0" description="The PHY reference clock enable: When cmn_refclk_&amp;amp;lt;p/m&amp;amp;gt; is configured as a reference clock output," range="" rwaccess="RW"/>
    <bitfield id="PLL1_REFCLK_SEL" width="1" begin="29" end="29" resetval="0x0" description="The PMA common PLL1 reference clock source select -" range="" rwaccess="RW"/>
    <bitfield id="PLL0_REFCLK_SEL" width="1" begin="28" end="28" resetval="0x0" description="The PMA common PLL0 reference clock source select -" range="" rwaccess="RW"/>
    <bitfield id="REFCLK_TERM_DIS" width="1" begin="27" end="27" resetval="0x0" description="The PMA common differential reference clock termination disable - enables/disables termination for difference reference clock input (cmn_refclk_&amp;amp;lt;p/m&amp;amp;gt;)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REFCLK_DIG_SEL" width="2" begin="25" end="24" resetval="0x0" description="The Reference clock digital source select - Selects the reference clock source for the reference clock used in the PHY and PMA digital logic." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="24" begin="23" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="SERDES_TYPEC" acronym="SERDES_TYPEC" offset="0x410" width="32" description="The SERDES Type C control register allows the external lanes selection to be swapped.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LN10_SWAP" width="1" begin="30" end="30" resetval="0x0" description="The LN10_SWAP will swap the lanes 0 and 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="30" begin="29" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="SERDES_CORE_STATUS" acronym="SERDES_CORE_STATUS" offset="0x414" width="32" description="The contains SERDES core power state status.">
    <bitfield id="MACRO_PWR_EN_ACK" width="1" begin="31" end="31" resetval="0x0" description="SERDES macro_power enable acknowledgment - This signal is asserted high, upon completion of the power on sequence in the SERDES." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="31" begin="30" end="0" resetval="0xX" description="" range="" rwaccess="R"/>
  </register>
  <register id="LANECTL0" acronym="LANECTL0" offset="0x480" width="32" description="The Lane Control Register sets the lane specific modes of operation.">
    <bitfield id="P0_ENABLE" width="1" begin="31" end="31" resetval="0x0" description="The P0_ENABLE is AND'ed with the IPx_LNy_reset_n to enable the lane." range="" rwaccess="RW"/>
    <bitfield id="P0_FORCE_ENABLE" width="1" begin="30" end="30" resetval="0x0" description="The P0_FORCE_ENABLE is OR'ed with the IPx_LNy_reset_n to force enable the lane." range="" rwaccess="RW"/>
    <bitfield id="P0_ALIGN" width="1" begin="29" end="29" resetval="0x0" description="The P0_ALIGN will auto align the RAW interface to 8B10B comma characters." range="" rwaccess="RW"/>
    <bitfield id="P0_RAW_AUTO_START" width="1" begin="28" end="28" resetval="0x0" description="The P0_RAW_AUTO_START will auto sequence the RAW interface according to the configuration settings" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P0_STANDARD_MODE" width="2" begin="25" end="24" resetval="0x0" description="Standard Mode" range="" rwaccess="RW"/>
    <bitfield id="P0_FULLRT_DIV" width="2" begin="23" end="22" resetval="0x0" description="Full Rate divider for 2x MAC speed mode." range="" rwaccess="RW"/>
    <bitfield id="P0_MAC_SRC_SEL" width="2" begin="21" end="20" resetval="0x0" description="MAC clock source select: Selects which PMA clock to use as clock source for pcs_mac_clk*_ln_0 signals." range="" rwaccess="RW"/>
    <bitfield id="P0_REFCLK_SEL" width="2" begin="19" end="18" resetval="0x0" description="Refclk Select determines which clocks will be used for the IP refclk signal." range="" rwaccess="RW"/>
    <bitfield id="P0_OVR_SRC_SEL" width="2" begin="17" end="16" resetval="0x0" description="Oversample clock source select: Selects which PMA clock to use as clock source for pcs_ovr_clk*_ln_0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P0_OVR_DIV_SEL" width="3" begin="14" end="12" resetval="0x0" description="Oversample clock divider ratio select: Selects the divider ratio for pcs_ovr_clk_divx_ln_0." range="" rwaccess="RW"/>
    <bitfield id="P0_SUBCLK_SEL" width="2" begin="11" end="10" resetval="0x0" description="Selects which clock sources pcs_sub_clk_0." range="" rwaccess="RW"/>
    <bitfield id="P0_TXFCLK_SEL" width="2" begin="9" end="8" resetval="0x0" description="Fclk Select determines which clocks will be used for the IP txfclk signal." range="" rwaccess="RW"/>
    <bitfield id="P0_RXFCLK_SEL" width="2" begin="7" end="6" resetval="0x0" description="Fclk Select determines which clocks will be used for the IP rxfclk signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="LANEDIV0" acronym="LANEDIV0" offset="0x484" width="32" description="The Lane Divider Register sets the lane specific dividers of">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P0_MAC_DIV_SEL0" width="7" begin="22" end="16" resetval="0x0" description="The reg_p0_mac_div_sel0 controls the divider for lane 0 MAC clock divider ratio select : Selects the divider ratio for pcs_mac_clk_divx0_ln_*." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P0_MAC_DIV_SEL1" width="9" begin="8" end="0" resetval="0x0" description="The reg_p0_mac_div_sel1 controls the divider for lane 0 MAC clock divider ratio select : Selects the divider ratio for pcs_mac_clk_divx1_ln_*." range="" rwaccess="RW"/>
  </register>
  <register id="LANALIGN0" acronym="LANALIGN0" offset="0x488" width="32" description="The Lane Align reports the 8B10B alignment delay from the Comma aligner when 8B10B protocol is used in RAW mode.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="P0_ALIGN_RX_DELAY" width="6" begin="5" end="0" resetval="0x0" description="The reg_p0_align_rx_delay indicates the number of bits that are added to align the data to an 8B10B alignment." range="" rwaccess="R"/>
  </register>
  <register id="LANESTS0" acronym="LANESTS0" offset="0x48C" width="32" description="The lane Status reports the lane state information for debug purposes.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="P0_MASTER" width="1" begin="1" end="1" resetval="0x0" description="The reg_p0_master indicates the lane is a base lane for a multi lane link." range="" rwaccess="R"/>
    <bitfield id="P0_PWR_EN_ACK" width="1" begin="0" end="0" resetval="0x0" description="The reg_p0_pwr_en_ack SERDES lane power enable acknowledgment - This signal is asserted high, upon completion of the power on sequence in each PMA transceiver link (per-link/shared signal)." range="" rwaccess="R"/>
  </register>
  <register id="LANECTL1" acronym="LANECTL1" offset="0x4C0" width="32" description="The Lane Control Register sets the lane specific modes of operation.">
    <bitfield id="P1_ENABLE" width="1" begin="31" end="31" resetval="0x0" description="The p1_enable is AND'd with the IPx_LNy_reset_n to enable the lane." range="" rwaccess="RW"/>
    <bitfield id="P1_FORCE_ENABLE" width="1" begin="30" end="30" resetval="0x0" description="The p1_force_enable is OR'd with the IPx_LNy_reset_n to force enable the lane." range="" rwaccess="RW"/>
    <bitfield id="P1_ALIGN" width="1" begin="29" end="29" resetval="0x0" description="The p1_align will auto align the RAW interface to 8B10B comma characters." range="" rwaccess="RW"/>
    <bitfield id="P1_RAW_AUTO_START" width="1" begin="28" end="28" resetval="0x0" description="The p1_raw_auto_start will auto sequence the RAW interface according to the configuration settings" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P1_STANDARD_MODE" width="2" begin="25" end="24" resetval="0x0" description="Standard Mode" range="" rwaccess="RW"/>
    <bitfield id="P1_FULLRT_DIV" width="2" begin="23" end="22" resetval="0x0" description="Full Rate divider for 2x MAC speed mode." range="" rwaccess="RW"/>
    <bitfield id="P1_MAC_SRC_SEL" width="2" begin="21" end="20" resetval="0x0" description="MAC clock source select: Selects which PMA clock to use as clock source for pcs_mac_clk*_ln_1 signals." range="" rwaccess="RW"/>
    <bitfield id="P1_REFCLK_SEL" width="2" begin="19" end="18" resetval="0x0" description="Refclk Select determines which clocks will be used for the IP refclk signal." range="" rwaccess="RW"/>
    <bitfield id="P1_OVR_SRC_SEL" width="2" begin="17" end="16" resetval="0x0" description="Oversample clock source select: Selects which PMA clock to use as clock source for pcs_ovr_clk*_ln_1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P1_OVR_DIV_SEL" width="3" begin="14" end="12" resetval="0x0" description="Oversample clock divider ratio select: Selects the divider ratio for pcs_ovr_clk_divx_ln_1." range="" rwaccess="RW"/>
    <bitfield id="P1_SUBCLK_SEL" width="2" begin="11" end="10" resetval="0x0" description="Selects which clock sources pcs_sub_clk_1." range="" rwaccess="RW"/>
    <bitfield id="P1_TXFCLK_SEL" width="2" begin="9" end="8" resetval="0x0" description="Fclk Select determines which clocks will be used for the IP txfclk signal." range="" rwaccess="RW"/>
    <bitfield id="P1_RXFCLK_SEL" width="2" begin="7" end="6" resetval="0x0" description="Fclk Select determines which clocks will be used for the IP rxfclk signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="LANEDIV1" acronym="LANEDIV1" offset="0x4C4" width="32" description="The Lane Divider Register sets the lane specific dividers of">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P1_MAC_DIV_SEL0" width="7" begin="22" end="16" resetval="0x0" description="The reg_p1_mac_div_sel0 controls the divider for lane 1 MAC clock divider ratio select : Selects the divider ratio for pcs_mac_clk_divx0_ln_*." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="P1_MAC_DIV_SEL1" width="9" begin="8" end="0" resetval="0x0" description="The reg_p1_mac_div_sel1 controls the divider for lane 1 MAC clock divider ratio select : Selects the divider ratio for pcs_mac_clk_divx1_ln_*." range="" rwaccess="RW"/>
  </register>
  <register id="LANALIGN1" acronym="LANALIGN1" offset="0x4C8" width="32" description="The Lane Align reports the 8B10B alignment delay from the Comma aligner when 8B10B protocol is used in RAW mode.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="P1_ALIGN_RX_DELAY" width="6" begin="5" end="0" resetval="0x0" description="The reg_p1_align_rx_delay indicates the number of bits that are added to align the data to an 8B10B alignment." range="" rwaccess="R"/>
  </register>
  <register id="LANESTS1" acronym="LANESTS1" offset="0x4CC" width="32" description="The lane Status reports the lane state information for debug purposes.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="P1_MASTER" width="1" begin="1" end="1" resetval="0x0" description="The reg_p1_master indicates the lane is a base lane for a multi lane link." range="" rwaccess="R"/>
    <bitfield id="P1_PWR_EN_ACK" width="1" begin="0" end="0" resetval="0x0" description="The reg_p1_pwr_en_ack SERDES lane power enable acknowledgment - This signal is asserted high, upon completion of the power on sequence in each PMA transceiver link (per-link/shared signal)." range="" rwaccess="R"/>
  </register>
  <register id="RES_CAL" acronym="RES_CAL" offset="0x5F4" width="32" description="The Resistor Calibration register is used to allow the elimination of the external resistor on multiple macros.">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PMA_CMN_RESCAL_CODE_OUT" width="6" begin="21" end="16" resetval="0x0" description="This is the current value of the pma_cmn_rescal_code_out from the SERDES, and can be used to set pma_cmn_rescal_code_in for other macros." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PMA_CMN_RESCAL_INSEL" width="1" begin="8" end="8" resetval="0x0" description="Common resistor calibration selection -" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PMA_CMN_RESCAL_CODE_IN" width="6" begin="5" end="0" resetval="0x0" description="External common resistor calibration result - Resistor calibration result from another Serdes PCIe PHY." range="" rwaccess="RW"/>
  </register>
  <register id="DIAG_TEST" acronym="DIAG_TEST" offset="0x5FC" width="32" description="The Diagnostic Test Register allows the system to validate the read and write of all data bits.">
    <bitfield id="DIAG_REG" width="32" begin="31" end="0" resetval="0x0" description="Diagnostic register." range="" rwaccess="RW"/>
  </register>
  <register id="DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_j" acronym="DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_j" offset="0x4000" width="32" description="Standard decoder register A. Offset = 4000h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEQ_TXPOSTTRAINEN_MODE3_PREG" width="1" begin="27" end="27" resetval="0x1" description="This value sets the deq_txposttrainen from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="DEQ_TXPOSTTRAINEN_MODE2_PREG" width="1" begin="26" end="26" resetval="0x1" description="This value sets the deq_txposttrainen from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="DEQ_TXPOSTTRAINEN_MODE1_PREG" width="1" begin="25" end="25" resetval="0x0" description="This value sets the deq_txposttrainen from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="DEQ_TXPOSTTRAINEN_MODE0_PREG" width="1" begin="24" end="24" resetval="0x0" description="This value sets the deq_txposttrainen from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
    <bitfield id="DEQ_TXPRETRAINEN_MODE3_PREG" width="1" begin="23" end="23" resetval="0x1" description="This value sets the deq_txpretrainen from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="DEQ_TXPRETRAINEN_MODE2_PREG" width="1" begin="22" end="22" resetval="0x1" description="This value sets the deq_txpretrainen from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="DEQ_TXPRETRAINEN_MODE1_PREG" width="1" begin="21" end="21" resetval="0x0" description="This value sets the deq_txpretrainen from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="DEQ_TXPRETRAINEN_MODE0_PREG" width="1" begin="20" end="20" resetval="0x0" description="This value sets the deq_txpretrainen from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
    <bitfield id="DEQ_CLOSEDEYE_SEL_MODE3_PREG" width="1" begin="19" end="19" resetval="0x1" description="This value sets the deq_closedeye_sel from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="DEQ_CLOSEDEYE_SEL_MODE2_PREG" width="1" begin="18" end="18" resetval="0x1" description="This value sets the deq_closedeye_sel from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="DEQ_CLOSEDEYE_SEL_MODE1_PREG" width="1" begin="17" end="17" resetval="0x0" description="This value sets the deq_closedeye_sel from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="DEQ_CLOSEDEYE_SEL_MODE0_PREG" width="1" begin="16" end="16" resetval="0x0" description="This value sets the deq_closedeye_sel from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_EDGEBOOST_EN_MODE3_PREG" width="1" begin="15" end="15" resetval="0x1" description="Active high enable for the transmit driver edgeboost function when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_EDGEBOOST_EN_MODE2_PREG" width="1" begin="14" end="14" resetval="0x1" description="Active high enable for the transmit driver edgeboost function when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_EDGEBOOST_EN_MODE1_PREG" width="1" begin="13" end="13" resetval="0x1" description="Active high enable for the transmit driver edgeboost function when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_EDGEBOOST_EN_MODE0_PREG" width="1" begin="12" end="12" resetval="0x0" description="Active high enable for the transmit driver edgeboost function when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
    <bitfield id="TX_DEEMPHASIS_CTRL_SEL_MODE3_PREG" width="1" begin="11" end="11" resetval="0x1" description="This value sets the tx_deemphasis_ctrl_sel from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="TX_DEEMPHASIS_CTRL_SEL_MODE2_PREG" width="1" begin="10" end="10" resetval="0x1" description="This value sets the tx_deemphasis_ctrl_sel from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="TX_DEEMPHASIS_CTRL_SEL_MODE1_PREG" width="1" begin="9" end="9" resetval="0x0" description="This value sets the tx_deemphasis_ctrl_sel from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="TX_DEEMPHASIS_CTRL_SEL_MODE0_PREG" width="1" begin="8" end="8" resetval="0x0" description="This value sets the tx_deemphasis_ctrl_sel from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
    <bitfield id="DRV_IDLE_LOWZ_MODE3_PREG" width="1" begin="7" end="7" resetval="0x0" description="Asserting this value lowers the impedance of the transmit driver common-mode impedance when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="DRV_IDLE_LOWZ_MODE2_PREG" width="1" begin="6" end="6" resetval="0x0" description="Asserting this value lowers the impedance of the transmit driver common-mode impedance when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="DRV_IDLE_LOWZ_MODE1_PREG" width="1" begin="5" end="5" resetval="0x0" description="Asserting this value lowers the impedance of the transmit driver common-mode impedance when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="DRV_IDLE_LOWZ_MODE0_PREG" width="1" begin="4" end="4" resetval="0x0" description="Asserting this value lowers the impedance of the transmit driver common-mode impedance when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="SER_GT8G_MODE3_PREG" width="1" begin="3" end="3" resetval="0x1" description="This value overrides the ser_gt8g from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="SER_GT8G_MODE2_PREG" width="1" begin="2" end="2" resetval="0x0" description="This value overrides the ser_gt8g from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="SER_GT8G_MODE1_PREG" width="1" begin="1" end="1" resetval="0x0" description="This value overrides the ser_gt8g from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="SER_GT8G_MODE0_PREG" width="1" begin="0" end="0" resetval="0x0" description="This value overrides the ser_gt8g from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
  </register>
  <register id="DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_j" acronym="DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_j" offset="0x4004" width="32" description="Standard decoder register C. Offset = 4004h + (j * 400h); where j = 0h to 1h">
    <bitfield id="CLKPATHCTRL_SSCLOCKADJ_MODE3_PREG" width="3" begin="31" end="29" resetval="0x3" description="This value sets the clkpathctrl_ssclockadj from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="CLKPATHCTRL_SSCLOCKADJ_MODE2_PREG" width="3" begin="28" end="26" resetval="0x2" description="This value sets the clkpathctrl_ssclockadj from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="CLKPATHCTRL_SSCLOCKADJ_MODE1_PREG" width="3" begin="25" end="23" resetval="0x2" description="This value sets the clkpathctrl_ssclockadj from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="CLKPATHCTRL_SSCLOCKADJ_MODE0_PREG" width="3" begin="22" end="20" resetval="0x1" description="This value sets the clkpathctrl_ssclockadj from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
    <bitfield id="CLKRST_FULLRT_DIVSEL_MODE3_PREG" width="1" begin="19" end="19" resetval="0x1" description="This value sets the clkrst_fullrt_div2sel from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="CLKRST_FULLRT_DIVSEL_MODE2_PREG" width="1" begin="18" end="18" resetval="0x1" description="This value sets the clkrst_fullrt_div2sel from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="CLKRST_FULLRT_DIVSEL_MODE1_PREG" width="1" begin="17" end="17" resetval="0x1" description="This value sets the clkrst_fullrt_div2sel from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="CLKRST_FULLRT_DIVSEL_MODE0_PREG" width="1" begin="16" end="16" resetval="0x1" description="This value sets the clkrst_fullrt_div2sel from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
    <bitfield id="VGA_TAPSTEPSIZE_MODE3_PREG" width="2" begin="15" end="14" resetval="0x0" description="Receive data path offset correction current trim when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011:" range="" rwaccess="RW"/>
    <bitfield id="VGA_TAPSTEPSIZE_MODE2_PREG" width="2" begin="13" end="12" resetval="0x0" description="Receive data path offset correction current trim when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010:" range="" rwaccess="RW"/>
    <bitfield id="VGA_TAPSTEPSIZE_MODE1_PREG" width="2" begin="11" end="10" resetval="0x0" description="Receive data path offset correction current trim when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b 001:" range="" rwaccess="RW"/>
    <bitfield id="VGA_TAPSTEPSIZE_MODE0_PREG" width="2" begin="9" end="8" resetval="0x0" description="Receive data path offset correction current trim when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000:" range="" rwaccess="RW"/>
    <bitfield id="DEQ_CLOSEDEYE_MODE_MODE3_PREG" width="2" begin="7" end="6" resetval="0x2" description="This value sets the deq_closedeye_mode from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="DEQ_CLOSEDEYE_MODE_MODE2_PREG" width="2" begin="5" end="4" resetval="0x2" description="This value sets the deq_closedeye_mode from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="DEQ_CLOSEDEYE_MODE_MODE1_PREG" width="2" begin="3" end="2" resetval="0x0" description="This value sets the deq_closedeye_mode from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="DEQ_CLOSEDEYE_MODE_MODE0_PREG" width="2" begin="1" end="0" resetval="0x0" description="This value sets the deq_closedeye_mode from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
  </register>
  <register id="FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_j" acronym="FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_j" offset="0x4008" width="32" description="Standard decoder register E. Offset = 4008h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FPWRISO_OVRD_EN_PREG" width="1" begin="28" end="28" resetval="0x0" description="Lane power-gated supply island active high override enable:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="27" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FPWRISO_ISOLATION_EN_OVRD_PREG" width="1" begin="24" end="24" resetval="0x0" description="Lane power-gated supply island isolation override:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FPWRISO_PHASE2EN_OVRD_PREG" width="1" begin="20" end="20" resetval="0x0" description="Lane power-gated supply island phase2en override:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FPWRISO_PHASE1EN_OVRD_PREG" width="1" begin="16" end="16" resetval="0x0" description="Lane power-gated supply island phase1en override:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CLKRST_DATART_DIV_MODE3_PREG" width="3" begin="11" end="9" resetval="0x1" description="This value sets the clkrst_datart_divsel from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="CLKRST_DATART_DIV_MODE2_PREG" width="3" begin="8" end="6" resetval="0x1" description="This value sets the clkrst_datart_divsel from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="CLKRST_DATART_DIV_MODE1_PREG" width="3" begin="5" end="3" resetval="0x2" description="This value sets the clkrst_datart_divsel from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="CLKRST_DATART_DIV_MODE0_PREG" width="3" begin="2" end="0" resetval="0x3" description="This value sets the clkrst_datart_divsel from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
  </register>
  <register id="FPWRISO_CTRL_PREG_j" acronym="FPWRISO_CTRL_PREG_j" offset="0x400C" width="32" description="Lane power-gated supply island control register. Offset = 400Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FPWRISO_PWRDN_DISABLE_PREG" width="1" begin="30" end="30" resetval="0x0" description="Power down disable:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FPWRISO_STAGGER_DLY_PREG" width="5" begin="28" end="24" resetval="0x0" description="Lane to Lane power island enable/disable stagger time:" range="" rwaccess="RW"/>
    <bitfield id="FPWRISO_EN_PH2DLY_PREG" width="4" begin="23" end="20" resetval="0x0" description="Power enable phase 2 timer value:" range="" rwaccess="RW"/>
    <bitfield id="FPWRISO_EN_PH1DLY_PREG" width="4" begin="19" end="16" resetval="0x3" description="Power enable phase 1 timer value:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="PSM_A0IN_TMR_PREG__PSM_LANECAL_DLY_A1_RESETS_PREG_j" acronym="PSM_A0IN_TMR_PREG__PSM_LANECAL_DLY_A1_RESETS_PREG_j" offset="0x4010" width="32" description="Power State Machine lane calibration delay timer and A1 resets register. Link control register; only valid in master lane. Offset = 4010h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSM_A0IN_TMR_VAL_PREG" width="8" begin="23" end="16" resetval="0x35" description="A0 in delay state timer value :" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSM_TX_RESET_ACTIVE_A1_PREG" width="1" begin="12" end="12" resetval="0x0" description="When asserted, the transmit path resets will be asserted in the A1 power state." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSM_RX_RESET_ACTIVE_A1_PREG" width="1" begin="8" end="8" resetval="0x0" description="When asserted, the receive path resets will be asserted in the A1 power state." range="" rwaccess="RW"/>
    <bitfield id="PSM_LANECAL_DLY_TMR_VAL_PREG" width="8" begin="7" end="0" resetval="0x11" description="Lane calibration delay state timer value :" range="" rwaccess="RW"/>
  </register>
  <register id="PSM_A2IN_TMR_PREG__PSM_A1IN_TMR_PREG_j" acronym="PSM_A2IN_TMR_PREG__PSM_A1IN_TMR_PREG_j" offset="0x4014" width="32" description="Power State Machine A1 in delay timer register. Offset = 4014h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSM_A2IN_TMR_VAL_PREG" width="8" begin="23" end="16" resetval="0x85" description="A2 in delay state timer value :" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSM_A1IN_TMR_VAL_PREG" width="8" begin="7" end="0" resetval="0x1" description="A1 in delay state timer value :" range="" rwaccess="RW"/>
  </register>
  <register id="PSM_A4IN_TMR_PREG__PSM_A3IN_TMR_PREG_j" acronym="PSM_A4IN_TMR_PREG__PSM_A3IN_TMR_PREG_j" offset="0x4018" width="32" description="Power State Machine A3 in delay timer register. Link control register; only valid in master lane. Offset = 4018h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSM_A4IN_TMR_VAL_PREG" width="8" begin="23" end="16" resetval="0x1" description="A4 in delay state timer value :" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSM_A3IN_TMR_VAL_PREG" width="8" begin="7" end="0" resetval="0x1" description="A3 in delay state timer value :" range="" rwaccess="RW"/>
  </register>
  <register id="PSM_A0OUT_TMR_PREG_j" acronym="PSM_A0OUT_TMR_PREG_j" offset="0x401C" width="32" description="Power State Machine A0 out delay timer register. Link control register; only valid in master lane. Offset = 401Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSM_A0OUT_TMR_VAL_PREG" width="4" begin="19" end="16" resetval="0x1" description="A0 out delay state timer value :" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="PSM_A2OUT_TMR_PREG__PSM_A1OUT_TMR_PREG_j" acronym="PSM_A2OUT_TMR_PREG__PSM_A1OUT_TMR_PREG_j" offset="0x4020" width="32" description="Power State Machine A1 out delay timer register. Link control register; only valid in master lane. Offset = 4020h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSM_A2OUT_TMR_VAL_PREG" width="4" begin="19" end="16" resetval="0x1" description="A2 out delay state timer value :" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSM_A1OUT_TMR_VAL_PREG" width="4" begin="3" end="0" resetval="0x1" description="A1 out delay state timer value :" range="" rwaccess="RW"/>
  </register>
  <register id="PSM_A4OUT_TMR_PREG__PSM_A3OUT_TMR_PREG_j" acronym="PSM_A4OUT_TMR_PREG__PSM_A3OUT_TMR_PREG_j" offset="0x4024" width="32" description="Power State Machine A3 out delay timer register. Link control register; only valid in master lane. Offset = 4024h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSM_A4OUT_TMR_VAL_PREG" width="4" begin="19" end="16" resetval="0x1" description="A4 out delay state timer value :" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSM_A3OUT_TMR_VAL_PREG" width="4" begin="3" end="0" resetval="0x1" description="A3 out delay state timer value :" range="" rwaccess="RW"/>
  </register>
  <register id="PSM_DIAG_PREG_j" acronym="PSM_DIAG_PREG_j" offset="0x4028" width="32" description="Power State Machine diagnostic register. Link control register; only valid in master lane. Offset = 4028h + (j * 400h); where j = 0h to 1h">
    <bitfield id="PSM_SKIP_LANE_RECAL_PREG" width="1" begin="31" end="31" resetval="0x1" description="Skip lane re-calibration :" range="" rwaccess="RW"/>
    <bitfield id="PSM_SKIP_RXMEM_RERESET_PREG" width="1" begin="30" end="30" resetval="0x1" description="Skip reset of receive clock and data path equalization and offset memories:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSM_FORCE_A4_EXIT_ACK_PREG" width="1" begin="28" end="28" resetval="0x0" description="Force A4 exit acknowledge :" range="" rwaccess="RW"/>
    <bitfield id="PSM_FORCE_A3_EXIT_ACK_PREG" width="1" begin="27" end="27" resetval="0x1" description="Force A3 exit acknowledge :" range="" rwaccess="RW"/>
    <bitfield id="PSM_FORCE_A2_EXIT_ACK_PREG" width="1" begin="26" end="26" resetval="0x1" description="Force A2 exit acknowledge :" range="" rwaccess="RW"/>
    <bitfield id="PSM_FORCE_A1_EXIT_ACK_PREG" width="1" begin="25" end="25" resetval="0x1" description="Force A1 exit acknowledge :" range="" rwaccess="RW"/>
    <bitfield id="PSM_FORCE_A0_EXIT_ACK_PREG" width="1" begin="24" end="24" resetval="0x1" description="Force A0 exit acknowledge :" range="" rwaccess="RW"/>
    <bitfield id="PSM_FORCE_LANE_CAL_CLKEN_ACK_PREG" width="1" begin="23" end="23" resetval="0x0" description="Force lane calibration clken acknowledge :" range="" rwaccess="RW"/>
    <bitfield id="PSM_FORCE_LANE_CAL_ENTRY_ACK_PREG" width="1" begin="22" end="22" resetval="0x0" description="Force lane calibration entry acknowledge :" range="" rwaccess="RW"/>
    <bitfield id="PSM_FORCE_A4_ENTRY_ACK_PREG" width="1" begin="21" end="21" resetval="0x0" description="Force A4 entry acknowledge :" range="" rwaccess="RW"/>
    <bitfield id="PSM_FORCE_A3_ENTRY_ACK_PREG" width="1" begin="20" end="20" resetval="0x0" description="Force A3 entry acknowledge :" range="" rwaccess="RW"/>
    <bitfield id="PSM_FORCE_A2_CLKEN_ACK_PREG" width="1" begin="19" end="19" resetval="0x0" description="Force A2 clken acknowledge :" range="" rwaccess="RW"/>
    <bitfield id="PSM_FORCE_A2_ENTRY_ACK_PREG" width="1" begin="18" end="18" resetval="0x0" description="Force A2 entry acknowledge :" range="" rwaccess="RW"/>
    <bitfield id="PSM_FORCE_A1_ENTRY_ACK_PREG" width="1" begin="17" end="17" resetval="0x0" description="Force A1 entry acknowledge :" range="" rwaccess="RW"/>
    <bitfield id="PSM_FORCE_A0_ENTRY_ACK_PREG" width="1" begin="16" end="16" resetval="0x0" description="Force A0 entry acknowledge :" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="PSM_STATE_L_PREG__PSM_STATE_H_PREG_j" acronym="PSM_STATE_L_PREG__PSM_STATE_H_PREG_j" offset="0x402C" width="32" description="Power State Machine current state register high byte. Offset = 402Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="PSM_STATE_L" width="16" begin="31" end="16" resetval="0x7" description="Power state machine current state:" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PSM_STATE_H" width="4" begin="3" end="0" resetval="0x0" description="Power state machine current state:" range="" rwaccess="R"/>
  </register>
  <register id="PSTG_STATUS_PREG__PSTG_CTRL_PREG_j" acronym="PSTG_STATUS_PREG__PSTG_CTRL_PREG_j" offset="0x4030" width="32" description="Power State Token Generator Control Register Offset = 4030h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSTG_STATE" width="2" begin="17" end="16" resetval="0x0" description="Power State Token Generator FSM state vector." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSTG_STAGGER_DLY_PREG" width="4" begin="3" end="0" resetval="0x0" description="Lane to Lane power state enable/disable stagger time:" range="" rwaccess="RW"/>
  </register>
  <register id="PCSM_STATUS_PREG__PCSM_CTRL_PREG_j" acronym="PCSM_STATUS_PREG__PCSM_CTRL_PREG_j" offset="0x4038" width="32" description="PLL clock state machine control register Offset = 4038h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PCSM_STATE" width="5" begin="20" end="16" resetval="0x0" description="PLL clock state machine control state vector." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PCSM_PLLLNEN_OVREN_PREG" width="1" begin="1" end="1" resetval="0x0" description="PLLLN active high enable override enable:" range="" rwaccess="RW"/>
    <bitfield id="PCSM_PLLLNEN_OVR_PREG" width="1" begin="0" end="0" resetval="0x0" description="PLLLN active high enable override value:" range="" rwaccess="RW"/>
  </register>
  <register id="PSC_LN_A1_PREG__PSC_LN_A0_PREG_j" acronym="PSC_LN_A1_PREG__PSC_LN_A0_PREG_j" offset="0x4040" width="32" description="Lane A0 power state definition register. Offset = 4040h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSC_LN_A1_PREG" width="3" begin="18" end="16" resetval="0x7" description="Bit Description" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSC_LN_A0_PREG" width="3" begin="2" end="0" resetval="0x7" description="Bit Description" range="" rwaccess="RW"/>
  </register>
  <register id="PSC_LN_A3_PREG__PSC_LN_A2_PREG_j" acronym="PSC_LN_A3_PREG__PSC_LN_A2_PREG_j" offset="0x4044" width="32" description="Lane A2 power state definition register. Offset = 4044h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSC_LN_A3_PREG" width="3" begin="18" end="16" resetval="0x0" description="Bit Description" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSC_LN_A2_PREG" width="3" begin="2" end="0" resetval="0x5" description="Bit Description" range="" rwaccess="RW"/>
  </register>
  <register id="PSC_LN_A5_PREG__PSC_LN_A4_PREG_j" acronym="PSC_LN_A5_PREG__PSC_LN_A4_PREG_j" offset="0x4048" width="32" description="Lane A4 power state definition register. Offset = 4048h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSC_LN_A5_PREG" width="3" begin="18" end="16" resetval="0x0" description="Bit Description" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSC_LN_A4_PREG" width="3" begin="2" end="0" resetval="0x0" description="Bit Description" range="" rwaccess="RW"/>
  </register>
  <register id="PSC_LN_IDLE_PREG_j" acronym="PSC_LN_IDLE_PREG_j" offset="0x404C" width="32" description="Lane idle power state definition register. Offset = 404Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSC_LN_IDLE_PREG" width="3" begin="2" end="0" resetval="0x0" description="Bit Description" range="" rwaccess="RW"/>
  </register>
  <register id="PSC_TX_A1_PREG__PSC_TX_A0_PREG_j" acronym="PSC_TX_A1_PREG__PSC_TX_A0_PREG_j" offset="0x4050" width="32" description="Transmit A0 power state definition register. Offset = 4050h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSC_TX_A1_PREG" width="5" begin="20" end="16" resetval="0x6" description="Bit Description" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSC_TX_A0_PREG" width="5" begin="4" end="0" resetval="0x1E" description="Bit Description" range="" rwaccess="RW"/>
  </register>
  <register id="PSC_TX_A3_PREG__PSC_TX_A2_PREG_j" acronym="PSC_TX_A3_PREG__PSC_TX_A2_PREG_j" offset="0x4054" width="32" description="Transmit A2 power state definition register. Offset = 4054h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSC_TX_A3_PREG" width="5" begin="20" end="16" resetval="0x2" description="Bit Description" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSC_TX_A2_PREG" width="5" begin="4" end="0" resetval="0x2" description="Bit Description" range="" rwaccess="RW"/>
  </register>
  <register id="PSC_TX_A5_PREG__PSC_TX_A4_PREG_j" acronym="PSC_TX_A5_PREG__PSC_TX_A4_PREG_j" offset="0x4058" width="32" description="Transmit A4 power state definition register. Offset = 4058h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSC_TX_A5_PREG" width="5" begin="20" end="16" resetval="0x0" description="Bit Description" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSC_TX_A4_PREG" width="5" begin="4" end="0" resetval="0x0" description="Bit Description" range="" rwaccess="RW"/>
  </register>
  <register id="PSC_TX_IDLE_PREG_j" acronym="PSC_TX_IDLE_PREG_j" offset="0x405C" width="32" description="Transmit idle power state definition register. Offset = 405Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSC_TX_IDLE_PREG" width="5" begin="4" end="0" resetval="0x0" description="Bit Description" range="" rwaccess="RW"/>
  </register>
  <register id="PSC_RX_A1_PREG__PSC_RX_A0_PREG_j" acronym="PSC_RX_A1_PREG__PSC_RX_A0_PREG_j" offset="0x4060" width="32" description="Receive A0 power state definition register. Offset = 4060h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSC_RX_A1_PREG" width="14" begin="29" end="16" resetval="0xFFE" description="Bit Description" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSC_RX_A0_PREG" width="14" begin="13" end="0" resetval="0x1FFE" description="Bit Description" range="" rwaccess="RW"/>
  </register>
  <register id="PSC_RX_A3_PREG__PSC_RX_A2_PREG_j" acronym="PSC_RX_A3_PREG__PSC_RX_A2_PREG_j" offset="0x4064" width="32" description="Receive A2 power state definition register. Offset = 4064h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSC_RX_A3_PREG" width="14" begin="29" end="16" resetval="0x2000" description="Bit Description" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSC_RX_A2_PREG" width="14" begin="13" end="0" resetval="0x2" description="Bit Description" range="" rwaccess="RW"/>
  </register>
  <register id="PSC_RX_A5_PREG__PSC_RX_A4_PREG_j" acronym="PSC_RX_A5_PREG__PSC_RX_A4_PREG_j" offset="0x4068" width="32" description="Receive A4 power state definition register. Offset = 4068h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSC_RX_A5_PREG" width="14" begin="29" end="16" resetval="0x0" description="Bit Description" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSC_RX_A4_PREG" width="14" begin="13" end="0" resetval="0x2000" description="Bit Description" range="" rwaccess="RW"/>
  </register>
  <register id="PSC_RX_IDLE_PREG_j" acronym="PSC_RX_IDLE_PREG_j" offset="0x406C" width="32" description="Receive Idle power state definition register. Offset = 406Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PSC_RX_IDLE_PREG" width="14" begin="13" end="0" resetval="0x0" description="Bit Description" range="" rwaccess="RW"/>
  </register>
  <register id="PLLCTRL_FBDIV_MODE01_PREG__PLLCTRL_FBDIV_MODE23_PREG_j" acronym="PLLCTRL_FBDIV_MODE01_PREG__PLLCTRL_FBDIV_MODE23_PREG_j" offset="0x4070" width="32" description="PLLLN feedback divider control in standard modes 2 and 3. Offset = 4070h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_FBDIV_MODE1_PREG" width="7" begin="30" end="24" resetval="0x1" description="This value sets the feedback divider ratio from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_FBDIV_MODE0_PREG" width="7" begin="22" end="16" resetval="0x1" description="This value sets the feedback divider ratio from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_FBDIV_MODE3_PREG" width="7" begin="14" end="8" resetval="0x4" description="This value sets the feedback divider ratio from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_FBDIV_MODE2_PREG" width="7" begin="6" end="0" resetval="0x0" description="This value sets the feedback divider ratio from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
  </register>
  <register id="PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_j" acronym="PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_j" offset="0x4074" width="32" description="PLLLN subrate control register. Offset = 4074h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_RSTOVREN_PREG" width="1" begin="29" end="29" resetval="0x0" description="PLLLN reset active high override enable." range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_RSTOVR_PREG" width="1" begin="28" end="28" resetval="0x0" description="When pllctrl_rstovren_preg is asserted high, this active high bit overrides the reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="27" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_LOCKOVR_PREG" width="1" begin="24" end="24" resetval="0x0" description="Forces the lock indication from the PLLln high as enters into main digital." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_PLLLC1_ANACLK0_SEL_MODE3_PREG" width="1" begin="19" end="19" resetval="0x0" description="PLLLN reference selection when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_PLLLC1_ANACLK0_SEL_MODE2_PREG" width="1" begin="18" end="18" resetval="0x0" description="PLLLN reference selection when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_PLLLC1_ANACLK0_SEL_MODE1_PREG" width="1" begin="17" end="17" resetval="0x0" description="PLLLN reference selection when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_PLLLC1_ANACLK0_SEL_MODE0_PREG" width="1" begin="16" end="16" resetval="0x0" description="PLLLN reference selection when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_SUBRATE_MODE3_PREG" width="2" begin="13" end="12" resetval="0x0" description="This value sets the subrate divider ratio from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_SUBRATE_MODE2_PREG" width="2" begin="9" end="8" resetval="0x0" description="This value sets the subrate divider ratio from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_SUBRATE_MODE1_PREG" width="2" begin="5" end="4" resetval="0x1" description="This value sets the subrate divider ratio from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_SUBRATE_MODE0_PREG" width="2" begin="1" end="0" resetval="0x2" description="This value sets the subrate divider ratio from the Lane Standards Decoder when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
  </register>
  <register id="PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_j" acronym="PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_j" offset="0x4078" width="32" description="PLLLN general control register B. Offset = 4078h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_DIGDIV_MODE3_PREG" width="7" begin="30" end="24" resetval="0x4" description="PLLLN digclk divider selection when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_DIGDIV_MODE2_PREG" width="7" begin="22" end="16" resetval="0x0" description="PLLLN digclk divider selection when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="MSTR_PLLLN_AUTORST_ERROR_FLAG" width="1" begin="15" end="15" resetval="0x0" description="Master lane PLLLN active high auto reset error flag." range="" rwaccess="R"/>
    <bitfield id="SLV_PLLLN_AUTORST_ERROR_FLAG" width="1" begin="14" end="14" resetval="0x0" description="Combined slave lanes PLLLN active high auto reset error flag." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_AUTORST_DISABLE_PREG" width="1" begin="12" end="12" resetval="0x0" description="PLLLN active high auto reset disable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_AUTORST_DLY_PREG" width="2" begin="9" end="8" resetval="0x3" description="PLLLN auto reset delay selection:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_AUTORST_REPEAT_PREG" width="3" begin="6" end="4" resetval="0x2" description="PLLLN auto reset maximum attempt selection." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_MODE_PREG" width="3" begin="2" end="0" resetval="0x0" description="PLLLN operating mode as defined below:" range="" rwaccess="RW"/>
  </register>
  <register id="PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_j" acronym="PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_j" offset="0x407C" width="32" description="PLLLN general control register D. Offset = 407Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_CPGAIN_MODE3_PREG" width="3" begin="30" end="28" resetval="0x4" description="PLLLN charge pump gain when xcvr_standard_mode_ln_PLLCTRL_AUTORST_DLY_PREG is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_CPGAIN_MODE2_PREG" width="3" begin="26" end="24" resetval="0x2" description="PLLLN charge pump gain when xcvr_standard_mode_ln_PLLCTRL_AUTORST_DLY_PREG is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_CPGAIN_MODE1_PREG" width="3" begin="22" end="20" resetval="0x3" description="PLLLN charge pump gain when xcvr_standard_mode_ln_PLLCTRL_AUTORST_DLY_PREG is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_CPGAIN_MODE0_PREG" width="3" begin="18" end="16" resetval="0x3" description="PLLLN charge pump gain when xcvr_standard_mode_ln_PLLCTRL_AUTORST_DLY_PREG is 3'b000." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_DIGDIV_MODE1_PREG" width="7" begin="14" end="8" resetval="0x1" description="PLLLN digclk divider selection when xcvr_standard_mode_ln_PLLCTRL_AUTORST_DLY_PREG is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_DIGDIV_MODE0_PREG" width="7" begin="6" end="0" resetval="0x1" description="PLLLN digclk divider selection when xcvr_standard_mode_ln_PLLCTRL_AUTORST_DLY_PREG is 3'b000." range="" rwaccess="RW"/>
  </register>
  <register id="PLLCTRL_PHASE1EN_PREG__LNCTRL_CLKRST_LN_PLLCLK_OVR_PREG_j" acronym="PLLCTRL_PHASE1EN_PREG__LNCTRL_CLKRST_LN_PLLCLK_OVR_PREG_j" offset="0x4080" width="32" description="Diagnostic access to cmn_sdosc_clk Offset = 4080h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_PHASE1EN_DLY_PREG" width="12" begin="27" end="16" resetval="0xD4" description="PLLLN phase1en delay time in xcvr_psmclk_ln_{15:0} periods:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LNCTRL_CLKRST_LN_PLLCLK_OVR_EN_PREG" width="1" begin="0" end="0" resetval="0x0" description="When asserted the cmn_sdosc_clk is used to source the ln_pllclk_fullrt." range="" rwaccess="RW"/>
  </register>
  <register id="PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG_j" acronym="PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG_j" offset="0x4084" width="32" description="PLLLN phase2 enable delay control register. Offset = 4084h + (j * 400h); where j = 0h to 1h">
    <bitfield id="PLLCTRL_LFAVDDREG_VTRIM_PREG" width="3" begin="31" end="29" resetval="0x4" description="PLLLN low frequency block regulator voltage trim." range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_LFAVDDREG_FWEN_N_PREG" width="1" begin="28" end="28" resetval="0x1" description="PLLLN active low firewall enable forcing for signal driven from lfavddreg power island." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="27" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_FRAVDDREG_VTRIM_PREG" width="3" begin="19" end="17" resetval="0x4" description="PLLLN full rate block regulator voltage trim." range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_FRAVDDREG_FWEN_N_PREG" width="1" begin="16" end="16" resetval="0x1" description="PLLLN active low firewall enable forcing for signal driven from fravddreg power island." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PLLCTRL_PHASE2EN_DLY_PREG" width="12" begin="11" end="0" resetval="0x6A" description="PLLLN phase2en delay time in xcvr_psmclk_ln_{15:0} periods:" range="" rwaccess="RW"/>
  </register>
  <register id="PLLLNC_STATUS_PREG__PLLCTRL_STATUS_PREG_j" acronym="PLLLNC_STATUS_PREG__PLLCTRL_STATUS_PREG_j" offset="0x4088" width="32" description="PLLLN status register. Offset = 4088h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="SLV_PLLLNC_STATE" width="4" begin="27" end="24" resetval="0x0" description="Slave lane PLL control state machine state vector." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MSTR_PLLLNC_STATE" width="4" begin="19" end="16" resetval="0x0" description="Master lane PLL control state machine state vector." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLCTRL_TESTOUT" width="1" begin="8" end="8" resetval="0x0" description="PLLLN digital debug output." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PLLCTRL_LOCK" width="1" begin="0" end="0" resetval="0x0" description="PLLLN active high lock flag." range="" rwaccess="R"/>
  </register>
  <register id="LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG_j" acronym="LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG_j" offset="0x4090" width="32" description="Transmit loopback bias current trim register. Offset = 4090h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPBKLINEMUX_BIASTRIM_PREG" width="3" begin="30" end="28" resetval="0x3" description="Receive line loopback multiplexor bias current binary encoded trim:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPBKRCLKCMUX1_BIASTRIM_PREG" width="3" begin="26" end="24" resetval="0x3" description="Receive recovered clock loopback clock path stage 1 multiplexer bias current binary encoded trim:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPBKRCLKDMUX1_BIASTRIM_PREG" width="3" begin="22" end="20" resetval="0x3" description="Receive recovered clock loopback data path stage 1 multiplexer bias current binary encoded trim:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPBKRCLKMUX2_BIASTRIM_PREG" width="3" begin="18" end="16" resetval="0x3" description="Receive recovered clock loopback stage 2 multiplexer bias current binary encoded trim:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRV_LPBK_BIASTRIM_PREG" width="3" begin="2" end="0" resetval="0x3" description="Transmit bias current binary encoded trim shared for both serial and line/recovered clock loopbacks:" range="" rwaccess="RW"/>
  </register>
  <register id="CLKPATH_BIASTRIM_PREG__RXFE_BIASTRIM_PREG_j" acronym="CLKPATH_BIASTRIM_PREG__RXFE_BIASTRIM_PREG_j" offset="0x4094" width="32" description="Receive front-end bias current trim register Offset = 4094h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLECLK_MAINBIASTRIM_PREG" width="3" begin="24" end="22" resetval="0x4" description="Receive clock path clock CTLE main path bias current binary encoded trim:" range="" rwaccess="RW"/>
    <bitfield id="CTLECLK_INDBIASTRIM_PREG" width="3" begin="21" end="19" resetval="0x3" description="Receive clock path clock CTLE inductor circuitry bias current binary encoded trim:" range="" rwaccess="RW"/>
    <bitfield id="CKSMP_BIASTRIM_PREG" width="3" begin="18" end="16" resetval="0x2" description="Receive clock path clock sampler bias current binary encoded trim:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RXBUFFER_BIASTRIM_PREG" width="2" begin="1" end="0" resetval="0x0" description="Receive buffer bias current binary encoded trim." range="" rwaccess="RW"/>
  </register>
  <register id="DFE_BIASTRIM_PREG_j" acronym="DFE_BIASTRIM_PREG_j" offset="0x4098" width="32" description="Receive data path DFE bias current trim register. Offset = 4098h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SMP_BIASTRIM_PREG" width="4" begin="15" end="12" resetval="0x1" description="Receive data path DFE sampler bias current binary encoded trim:" range="" rwaccess="RW"/>
    <bitfield id="IDAC_BIASTRIM_PREG" width="4" begin="11" end="8" resetval="0x5" description="Receive data path DFE current DAC bias current binary encoded trim:" range="" rwaccess="RW"/>
    <bitfield id="SUM_BIASTRIM_PREG" width="4" begin="7" end="4" resetval="0x5" description="Receive data path DFE summer bias current binary encoded trim:" range="" rwaccess="RW"/>
    <bitfield id="AMP_BIASTRIM_PREG" width="4" begin="3" end="0" resetval="0x1" description="Receive data path DFE amplifier bias current binary encoded trim:" range="" rwaccess="RW"/>
  </register>
  <register id="BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_j" acronym="BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_j" offset="0x40A0" width="32" description="Local Lane loopback control register. Offset = 40A0h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BSCAN_LPBKLINE_ZTPSEL_PREG" width="1" begin="17" end="17" resetval="0x0" description="Multiplexor selection for which boundary scan receiver is looped back:" range="" rwaccess="RW"/>
    <bitfield id="BSCAN_LPBKLINE_EN_PREG" width="1" begin="16" end="16" resetval="0x0" description="Active high enable for boundary scan receiver to driver line loopback." range="" rwaccess="RW"/>
    <bitfield id="LPBKNEPAR_DIGONLY_PREG" width="1" begin="15" end="15" resetval="0x0" description="Active high digital only version of Near-end parallel loopback requiring no analog support other than reference clock reception." range="" rwaccess="RW"/>
    <bitfield id="LPBKSER_DRVTRIM_PREG" width="3" begin="14" end="12" resetval="0x0" description="Trim setting for txana_lpbkser in serial loopback path:" range="" rwaccess="RW"/>
    <bitfield id="LPBKSERRCV_BIASTRIM_PREG" width="3" begin="11" end="9" resetval="0x3" description="Bias trim setting for rxana_lpbkserrcv in serial loopback path:" range="" rwaccess="RW"/>
    <bitfield id="LPBKLINEMUX_CLKSEL_PREG" width="1" begin="8" end="8" resetval="0x0" description="Line loopback source selection:" range="" rwaccess="RW"/>
    <bitfield id="LPBKRCLKCMUX1_QCLKSEL_PREG" width="1" begin="7" end="7" resetval="0x0" description="Recovered clock loopback clock path mux stage 1 selection:" range="" rwaccess="RW"/>
    <bitfield id="LPBKRCLKDMUX1_EPISEL_PREG" width="1" begin="6" end="6" resetval="0x0" description="Recovered clock loopback data path mux stage 1 selection:" range="" rwaccess="RW"/>
    <bitfield id="LPBKRCLKDMUX2_DCLKSEL_PREG" width="1" begin="5" end="5" resetval="0x0" description="Recovered clock loopback mux stage 2 selection:" range="" rwaccess="RW"/>
    <bitfield id="LPBKRCLKEN_PREG" width="1" begin="4" end="4" resetval="0x0" description="Recovered clock loopback active high enable:" range="" rwaccess="RW"/>
    <bitfield id="LPBKLINEEN_PREG" width="1" begin="3" end="3" resetval="0x0" description="Line side loopback active high enable:" range="" rwaccess="RW"/>
    <bitfield id="LPBKSEREN_PREG" width="1" begin="2" end="2" resetval="0x0" description="Serial loopback active high enable:" range="" rwaccess="RW"/>
    <bitfield id="LPBKNEPAREN_PREG" width="1" begin="1" end="1" resetval="0x0" description="Near end parallel loopback active high enable:" range="" rwaccess="RW"/>
    <bitfield id="LPBKFEPAREN_PREG" width="1" begin="0" end="0" resetval="0x0" description="Far end parallel loopback active high enable:" range="" rwaccess="RW"/>
  </register>
  <register id="TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_j" acronym="TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_j" offset="0x40A8" width="32" description="TX sync FIFO diagnostic control register Offset = 40A8h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_SFIFO_ALIGN_SETTLE_DEL_PREG" width="6" begin="29" end="24" resetval="0x6" description="FIFO alignment settle delay:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_SFIFO_ALIGN_DETECT_DEL_PREG" width="6" begin="21" end="16" resetval="0xC" description="FIFO alignment detect delay:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_SFIFO_SYNC_REG_MODE_EN_PREG" width="1" begin="7" end="7" resetval="0x0" description="1'b 0 : Normal FIFO operation." range="" rwaccess="RW"/>
    <bitfield id="TX_SFIFO_ERROR_STICKY_BIT" width="1" begin="6" end="6" resetval="0x0" description="Sticky FIFO alignment error:" range="" rwaccess="R"/>
    <bitfield id="TX_SFIFO_ERROR_STICKY_BIT_CLR_PREG" width="1" begin="5" end="5" resetval="0x0" description="Sticky FIFO alignment error clear:" range="" rwaccess="W"/>
    <bitfield id="TX_SFIFO_ENQ_PTR_BUMP_PREG" width="1" begin="4" end="4" resetval="0x0" description="FIFO enqueue pointer bump:" range="" rwaccess="RW"/>
    <bitfield id="TX_SFIFO_ERROR" width="1" begin="3" end="3" resetval="0x1" description="FIFO alignment error:" range="" rwaccess="R"/>
    <bitfield id="TX_SFIFO_ALIGN_ACK" width="1" begin="2" end="2" resetval="0x0" description="FIFO alignment acknowledge:" range="" rwaccess="R"/>
    <bitfield id="TX_SFIFO_ALIGN_EN_OVRD_EN_PREG" width="1" begin="1" end="1" resetval="0x0" description="FIFO alignment enable override enable:" range="" rwaccess="RW"/>
    <bitfield id="TX_SFIFO_ALIGN_EN_OVRD_PREG" width="1" begin="0" end="0" resetval="0x0" description="FIFO alignment enable override:" range="" rwaccess="RW"/>
  </register>
  <register id="TX_LOWLAT_CTRL_PREG_j" acronym="TX_LOWLAT_CTRL_PREG_j" offset="0x40AC" width="32" description="Ultra low latency mode control register Offset = 40ACh + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_SER_SLIP4_PREG" width="1" begin="2" end="2" resetval="0x0" description="Serializer slip by 4UI request:" range="" rwaccess="W"/>
    <bitfield id="RX_LOW_LATENCY_PREG" width="1" begin="1" end="1" resetval="0x0" description="Receive ultra-low latency mode enable:" range="" rwaccess="RW"/>
    <bitfield id="TX_LOW_LATENCY_PREG" width="1" begin="0" end="0" resetval="0x0" description="Transmit ultra-low latency mode enable:" range="" rwaccess="RW"/>
  </register>
  <register id="TX_ELEC_IDLE_PREG_j" acronym="TX_ELEC_IDLE_PREG_j" offset="0x40B0" width="32" description="Transmit electrical idle control register. Offset = 40B0h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_ELEC_IDLE_ENTRY_DLY_PREG" width="3" begin="10" end="8" resetval="0x3" description="Transmit path electrical idle entry programmable delay:" range="" rwaccess="RW"/>
    <bitfield id="TX_ELEC_IDLE_EXIT_DLY_PREG" width="3" begin="7" end="5" resetval="0x3" description="Transmit path electrical idle exit programmable delay:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="TX_SER_LOADDELAY_PREG_j" acronym="TX_SER_LOADDELAY_PREG_j" offset="0x40B4" width="32" description="Tx serializer load delay control register. Offset = 40B4h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_SER_LOADDELAY_MODE3_PREG" width="1" begin="12" end="12" resetval="0x0" description="Analog Serializer parallel data load delay." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_SER_LOADDELAY_MODE2_PREG" width="1" begin="8" end="8" resetval="0x0" description="Analog Serializer parallel data load delay." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_SER_LOADDELAY_MODE1_PREG" width="1" begin="4" end="4" resetval="0x0" description="Analog Serializer parallel data load delay." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_SER_LOADDELAY_MODE0_PREG" width="1" begin="0" end="0" resetval="0x0" description="Analog Serializer parallel data load delay." range="" rwaccess="RW"/>
  </register>
  <register id="TX_HSRRSM_STATUS_PREG_j" acronym="TX_HSRRSM_STATUS_PREG_j" offset="0x40B8" width="32" description="Transmit high speed reset release state machine status register. Offset = 40B8h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="TX_HSRRSM_STATE" width="5" begin="4" end="0" resetval="0x0" description="Transmit high speed reset release state machine state vector" range="" rwaccess="R"/>
  </register>
  <register id="DRVCTRL_PRESET_C0_OVRD_PREG__DRVCTRL_PRESET_CM1_OVRD_PREG_j" acronym="DRVCTRL_PRESET_C0_OVRD_PREG__DRVCTRL_PRESET_CM1_OVRD_PREG_j" offset="0x40C0" width="32" description="Transmit driver local preset pre-emphasis cursor override register. Offset = 40C0h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_PRESET_C0_OVRD_EN_PREG" width="1" begin="24" end="24" resetval="0x0" description="Local preset main cursor active high override enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_PRESET_C0_OVRD_VAL_PREG" width="6" begin="21" end="16" resetval="0x0" description="When drvctrl_preset_c0_ovrd_en_preg is asserted high, this value overrides the internally generated value for tx_local_tx_preset_coef_ln_{15:0} [11:6] following a tx_get_local_preset_coef_ln_{15:0} request." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_PRESET_CM1_OVRD_EN_PREG" width="1" begin="8" end="8" resetval="0x0" description="Local preset pre-emphasis cursor active high override enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_PRESET_CM1_OVRD_VAL_PREG" width="6" begin="5" end="0" resetval="0x0" description="When drvctrl_preset_cm1_ovrd_en_preg is asserted high, this value overrides the internally generated value for tx_local_tx_preset_coef_ln_{15:0} [5:0] following a tx_get_local_preset_coef_ln_{15:0} request." range="" rwaccess="RW"/>
  </register>
  <register id="DRVCTRL_INIT_CM1_OVRD_PREG__DRVCTRL_PRESET_CP1_OVRD_PREG_j" acronym="DRVCTRL_INIT_CM1_OVRD_PREG__DRVCTRL_PRESET_CP1_OVRD_PREG_j" offset="0x40C4" width="32" description="Transmit driver local preset post-emphasis cursor override register. Offset = 40C4h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_INIT_CM1_OVRD_EN_PREG" width="1" begin="24" end="24" resetval="0x0" description="Local init pre-emphasis cursor active high override enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_INIT_CM1_OVRD_VAL_PREG" width="6" begin="21" end="16" resetval="0x0" description="When drvctrl_init_cm1_ovrd_en_preg is asserted high, this value overrides the internally generated value for tx_local_tx_preset_coef_ln_{15:0} [5:0] following a tx_get_local_init_coef_ln_{15:0} request." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_PRESET_CP1_OVRD_EN_PREG" width="1" begin="8" end="8" resetval="0x0" description="Local preset post-emphasis cursor active high override enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_PRESET_CP1_OVRD_VAL_PREG" width="6" begin="5" end="0" resetval="0x0" description="When drvctrl_preset_cp1_ovrd_en_preg is asserted high, this value overrides the internally generated value for tx_local_tx_preset_coef_ln_{15:0} [17:12] following a tx_get_local_preset_coef_ln_{15:0} request." range="" rwaccess="RW"/>
  </register>
  <register id="DRVCTRL_INIT_CP1_OVRD_PREG__DRVCTRL_INIT_C0_OVRD_PREG_j" acronym="DRVCTRL_INIT_CP1_OVRD_PREG__DRVCTRL_INIT_C0_OVRD_PREG_j" offset="0x40C8" width="32" description="Transmit driver local init main cursor override register. Offset = 40C8h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_INIT_CP1_OVRD_EN_PREG" width="1" begin="24" end="24" resetval="0x0" description="Local init post-emphasis cursor active high override enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_INIT_CP1_OVRD_VAL_PREG" width="6" begin="21" end="16" resetval="0x0" description="When drvctrl_init_cp1_ovrd_en_preg is asserted high, this value overrides the internally generated value for tx_local_tx_preset_coef_ln_{15:0} [17:12] following a tx_get_local_init_coef_ln_{15:0} request." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_INIT_C0_OVRD_EN_PREG" width="1" begin="8" end="8" resetval="0x0" description="Local init main cursor active high override enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_INIT_C0_OVRD_VAL_PREG" width="6" begin="5" end="0" resetval="0x0" description="When drvctrl_init_c0_ovrd_en_preg is asserted high, this value overrides the internally generated value for tx_local_tx_preset_coef_ln_{15:0} [11:6] following a tx_get_local_init_coef_ln_{15:0} request." range="" rwaccess="RW"/>
  </register>
  <register id="DRVCTRL_C0_OVRD_PREG__DRVCTRL_CM1_OVRD_PREG_j" acronym="DRVCTRL_C0_OVRD_PREG__DRVCTRL_CM1_OVRD_PREG_j" offset="0x40CC" width="32" description="Transmit driver pre-emphasis cursor override register. Offset = 40CCh + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_C0_OVRD_EN_PREG" width="1" begin="24" end="24" resetval="0x0" description="Main cursor active high override enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_C0_OVRD_VAL_PREG" width="7" begin="22" end="16" resetval="0x0" description="When drvctrl_c0_ovrd_en_preg is asserted high, this value overrides the internally calculated main coefficient sent to the analog transmitter circuit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_CM1_OVRD_EN_PREG" width="1" begin="8" end="8" resetval="0x0" description="Pre-emphasis cursor active high override enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_CM1_OVRD_VAL_PREG" width="7" begin="6" end="0" resetval="0x0" description="When drvctrl_cm1_ovrd_en_preg is asserted high, this value overrides the internally calculated pre-cursor coefficient sent to the analog transmitter circuit." range="" rwaccess="RW"/>
  </register>
  <register id="DRVCTRL_C0M_OVRD_PREG__DRVCTRL_CP1_OVRD_PREG_j" acronym="DRVCTRL_C0M_OVRD_PREG__DRVCTRL_CP1_OVRD_PREG_j" offset="0x40D0" width="32" description="Transmit driver post-emphasis cursor override register. Offset = 40D0h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_C0M_OVRD_EN_PREG" width="1" begin="24" end="24" resetval="0x0" description="Margin cursor active high override enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_C0M_OVRD_VAL_PREG" width="7" begin="22" end="16" resetval="0x0" description="When drvctrl_c0m_ovrd_en_preg is asserted high, this value overrides the internally calculated margin coefficient sent to the analog transmitter circuit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_CP1_OVRD_EN_PREG" width="1" begin="8" end="8" resetval="0x0" description="Post-emphasis cursor active high override enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_CP1_OVRD_VAL_PREG" width="7" begin="6" end="0" resetval="0x0" description="When drvctrl_cp1_ovrd_en_preg is asserted high, this value overrides the internally calculated post-emphasis coefficient sent to the analog transmitter circuit." range="" rwaccess="RW"/>
  </register>
  <register id="DRVCTRL_CM1_CV_PREG__DRVCTRL_ATTEN_PREG_j" acronym="DRVCTRL_CM1_CV_PREG__DRVCTRL_ATTEN_PREG_j" offset="0x40D4" width="32" description="Transmit driver attenuation control register. Offset = 40D4h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CM1VAL" width="7" begin="22" end="16" resetval="0x0" description="Current pre-emphasis cursor value to analog driver." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_ATTEN_VMARGIN_SEL_PREG" width="1" begin="8" end="8" resetval="0x1" description="When asserted high, the driver attenuation is controlled through tx_vmargin_ln_{15:0}." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_ATTEN_OVRD_EN_PREG" width="1" begin="3" end="3" resetval="0x0" description="Driver attenuation active high override enable." range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_ATTEN_OVRD_VAL_PREG" width="3" begin="2" end="0" resetval="0x0" description="When drvctrl_atten_ovrd_en_preg is asserted high, this value overrides the internally calculated attenuation for the transmit driver." range="" rwaccess="RW"/>
  </register>
  <register id="DRVCTRL_CP1_CV_PREG__DRVCTRL_C0_CV_PREG_j" acronym="DRVCTRL_CP1_CV_PREG__DRVCTRL_C0_CV_PREG_j" offset="0x40D8" width="32" description="Transmit driver main cursor status register. Offset = 40D8h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CP1VAL" width="7" begin="22" end="16" resetval="0x16" description="Current post-emphasis cursor value to analog driver." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="C0VAL" width="7" begin="6" end="0" resetval="0x0" description="Current main cursor value to analog driver." range="" rwaccess="R"/>
  </register>
  <register id="DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG_j" acronym="DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG_j" offset="0x40DC" width="32" description="Transmit driver margin status register. Offset = 40DCh + (j * 400h); where j = 0h to 1h">
    <bitfield id="DRVCTRL_AMPBOOST_EN_PREG" width="1" begin="31" end="31" resetval="0x1" description="Amplitude boost active high enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_AMPBOOST_OFFADJUST_PREG" width="2" begin="28" end="27" resetval="0x2" description="When amplitude boost is disabled, the calibrated resistor calibration value is increased by this value, compensating for the boost circuit impedance contribution no longer present." range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_AMPBOOST_TUNE_PREG" width="3" begin="26" end="24" resetval="0x4" description="Amplitude boost selection:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_EDGEBOOST_TUNE_PREG" width="2" begin="17" end="16" resetval="0x2" description="Edge boost selection:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="C0MVAL" width="7" begin="6" end="0" resetval="0x0" description="Current margin value to analog driver." range="" rwaccess="R"/>
  </register>
  <register id="LANE_TX_RECEIVER_DETECT_PREG__DRVCTRL_BSCAN_PREG_j" acronym="LANE_TX_RECEIVER_DETECT_PREG__DRVCTRL_BSCAN_PREG_j" offset="0x40E0" width="32" description="Transmit driver boundary scan resistor calibration override register. Offset = 40E0h + (j * 400h); where j = 0h to 1h">
    <bitfield id="TX_RCVDET_WAIT_TIME_PREG" width="16" begin="31" end="16" resetval="0x9C4" description="Receiver detection wait time:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRVCTRL_BSCAN_RESCAL_PREG" width="4" begin="3" end="0" resetval="0xE" description="Transmit driver resistor calibration level used in boundary scan operation." range="" rwaccess="RW"/>
  </register>
  <register id="TX_RCVDET_OVRD_PREG_j" acronym="TX_RCVDET_OVRD_PREG_j" offset="0x40E4" width="32" description="Transmit driver receiver detection analog override Offset = 40E4h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_RCVDET_OVRD_EN_PREG" width="1" begin="1" end="1" resetval="0x0" description="Receiver detection analog override enable:" range="" rwaccess="RW"/>
    <bitfield id="TX_RCVDET_OVRD_PREG" width="1" begin="0" end="0" resetval="0x0" description="Receiver detection analog override:" range="" rwaccess="RW"/>
  </register>
  <register id="TXCOEF_STATUS_PREG_j" acronym="TXCOEF_STATUS_PREG_j" offset="0x40E8" width="32" description="Transmit coefficient calculator status register. Offset = 40E8h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="TXCOEF_STATE" width="3" begin="2" end="0" resetval="0x0" description="Transmit coefficient calculator state vector." range="" rwaccess="R"/>
  </register>
  <register id="LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_j" acronym="LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_j" offset="0x40F0" width="32" description="Transmit BIST control register. Offset = 40F0h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_UDD_FIFO_WR_DATA" width="10" begin="25" end="16" resetval="0x0" description="Transmit BIST user defined data:" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_BIST_UDD_WR_CLEAR_PREG" width="1" begin="9" end="9" resetval="0x0" description="Transmit BIST User Defined Data (UDD) FIFO write pointer clear:" range="" rwaccess="RW"/>
    <bitfield id="TX_BIST_FORCE_ERROR_PREG" width="1" begin="8" end="8" resetval="0x0" description="Transmit BIST force error toggle bit:" range="" rwaccess="W"/>
    <bitfield id="TX_BIST_PRBS_SEED_PREG" width="3" begin="7" end="5" resetval="0x0" description="Transmit BIST PRBS seed:" range="" rwaccess="RW"/>
    <bitfield id="TX_BIST_MODE_PREG" width="4" begin="4" end="1" resetval="0x0" description="Transmit BIST mode:" range="" rwaccess="RW"/>
    <bitfield id="TX_BIST_EN_PREG" width="1" begin="0" end="0" resetval="0x0" description="Transmit BIST active high enable." range="" rwaccess="RW"/>
  </register>
  <register id="TX_LFPSGEN_STATUS_PREG_j" acronym="TX_LFPSGEN_STATUS_PREG_j" offset="0x40F8" width="32" description="Transmit LFPS generator status register. Offset = 40F8h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="TX_LFPSGEN_STATE" width="4" begin="3" end="0" resetval="0x0" description="Transmit LFPS generator state vector." range="" rwaccess="R"/>
  </register>
  <register id="CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG_j" acronym="CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG_j" offset="0x4100" width="32" description="Receive clock path controller override register. Offset = 4100h + (j * 400h); where j = 0h to 1h">
    <bitfield id="CLKPATHCTRL_SSCEN_PREG" width="1" begin="31" end="31" resetval="0x0" description="Receive clock recovery timer selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="30" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CLKPATHCTRL_SSCTMRVAL_PREG" width="3" begin="26" end="24" resetval="0x1" description="Receive clock recovery lock timer with spread spectrum system" range="" rwaccess="RW"/>
    <bitfield id="CLKPATHCTRL_NOSSCTMRVAL_PREG" width="8" begin="23" end="16" resetval="0x3E" description="Receive clock recovery lock timer without spread spectrum system" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CLKPATHCTRL_RDYOVREN_PREG" width="1" begin="9" end="9" resetval="0x0" description="Receive clock path ready signal to data path (deq_clkpathrdy) active high override enable." range="" rwaccess="RW"/>
    <bitfield id="CLKPATHCTRL_RDYOVRVAL_PREG" width="1" begin="8" end="8" resetval="0x0" description="When clkpathctrl_rdyovren_preg is asserted high, this value will override the clock path controller generated ready signal (deq_ clkpathrdy)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="RX_CREQ_FLTR_A_MODE3_PREG_j" acronym="RX_CREQ_FLTR_A_MODE3_PREG_j" offset="0x4108" width="32" description="RX_CREQ_FLTR_A_MODE3_PREG Offset = 4108h + (j * 400h); where j = 0h to 1h">
    <bitfield id="CREQ_CRFLTR_RSTACCUM2ONSAT_MODE3_PREG" width="1" begin="31" end="31" resetval="0x1" description="Clock recovery filter 's integral path accumulator reset on saturation control when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_CRHOLD_MODE3_PREG" width="1" begin="30" end="30" resetval="0x0" description="Clock recovery hold active high enable when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_SUBSUMINV_MODE3_PREG" width="1" begin="27" end="27" resetval="0x0" description="Clock recovery filter inversion active high enable when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_LEAKFREQ_MODE3_PREG" width="3" begin="26" end="24" resetval="0x0" description="Clock recovery integral path leak frequency when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_GAIN1_MODE3_PREG" width="2" begin="23" end="22" resetval="0x2" description="Clock recovery combined proportional and integral path gain when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_GAIN2_MODE3_PREG" width="3" begin="21" end="19" resetval="0x3" description="Clock recovery integral path gain when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_ACCUMSAT2_MODE3_PREG" width="2" begin="18" end="17" resetval="0x1" description="Clock Recovery integral path accumulator saturation level when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_HIRES_MODE3_PREG" width="1" begin="16" end="16" resetval="0x1" description="CPI high resolution enable when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_j" acronym="RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_j" offset="0x410C" width="32" description="RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG Offset = 410Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="CREQ_CRFLTR_RSTACCUM2ONSAT_MODE1_PREG" width="1" begin="31" end="31" resetval="0x1" description="Clock recovery filter 's integral path accumulator reset on saturation control when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_CRHOLD_MODE1_PREG" width="1" begin="30" end="30" resetval="0x0" description="Clock recovery hold active high enable when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_SUBSUMINV_MODE1_PREG" width="1" begin="27" end="27" resetval="0x0" description="Clock recovery filter inversion active high enable when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_LEAKFREQ_MODE1_PREG" width="3" begin="26" end="24" resetval="0x4" description="Clock recovery integral path leak frequency when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_GAIN1_MODE1_PREG" width="2" begin="23" end="22" resetval="0x2" description="Clock recovery combined proportional and integral path gain when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_GAIN2_MODE1_PREG" width="3" begin="21" end="19" resetval="0x1" description="Clock recovery integral path gain when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_ACCUMSAT2_MODE1_PREG" width="2" begin="18" end="17" resetval="0x0" description="Clock Recovery integral path accumulator saturation level when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_HIRES_MODE1_PREG" width="1" begin="16" end="16" resetval="0x1" description="CPI high resolution enable when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_RSTACCUM2ONSAT_MODE2_PREG" width="1" begin="15" end="15" resetval="0x1" description="Clock recovery filter 's integral path accumulator reset on saturation control when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_CRHOLD_MODE2_PREG" width="1" begin="14" end="14" resetval="0x0" description="Clock recovery hold active high enable when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="13" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_SUBSUMINV_MODE2_PREG" width="1" begin="11" end="11" resetval="0x0" description="Clock recovery filter inversion active high enable when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_LEAKFREQ_MODE2_PREG" width="3" begin="10" end="8" resetval="0x0" description="Clock recovery integral path leak frequency when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_GAIN1_MODE2_PREG" width="2" begin="7" end="6" resetval="0x2" description="Clock recovery combined proportional and integral path gain when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_GAIN2_MODE2_PREG" width="3" begin="5" end="3" resetval="0x3" description="Clock recovery integral path gain when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_ACCUMSAT2_MODE2_PREG" width="2" begin="2" end="1" resetval="0x1" description="Clock Recovery integral path accumulator saturation level when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_HIRES_MODE2_PREG" width="1" begin="0" end="0" resetval="0x1" description="CPI high resolution enable when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010. Interpolation steps per UI" range="" rwaccess="RW"/>
  </register>
  <register id="RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_j" acronym="RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_j" offset="0x4110" width="32" description="Receive clock recovery filter control register A. Offset = 4110h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_LOWLATENCYEN_MODE3_PREG" width="1" begin="28" end="28" resetval="0x0" description="This value sets the low latency mode enable from the Lane Standards Decoder when xcvr_standard_mode_ln{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="27" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_LOWLATENCYEN_MODE2_PREG" width="1" begin="24" end="24" resetval="0x1" description="This value sets the low latency mode enable from the Lane Standards Decoder when xcvr_standard_mode_ln{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_LOWLATENCYEN_MODE1_PREG" width="1" begin="20" end="20" resetval="0x1" description="This value sets the low latency mode enable from the Lane Standards Decoder when xcvr_standard_mode_ln{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_LOWLATENCYEN_MODE0_PREG" width="1" begin="16" end="16" resetval="0x1" description="This value sets the low latency mode enable from the Lane Standards Decoder when xcvr_standard_mode_ln{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_RSTACCUM2ONSAT_MODE0_PREG" width="1" begin="15" end="15" resetval="0x1" description="Clock recovery filter 's integral path accumulator reset on saturation control when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_CRHOLD_MODE0_PREG" width="1" begin="14" end="14" resetval="0x0" description="Clock recovery hold active high enable when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="13" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_SUBSUMINV_MODE0_PREG" width="1" begin="11" end="11" resetval="0x0" description="Clock recovery filter inversion active high enable when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_LEAKFREQ_MODE0_PREG" width="3" begin="10" end="8" resetval="0x0" description="Clock recovery integral path leak frequency when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_GAIN1_MODE0_PREG" width="2" begin="7" end="6" resetval="0x3" description="Clock recovery combined proportional and integral path gain when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_GAIN2_MODE0_PREG" width="3" begin="5" end="3" resetval="0x1" description="Clock recovery integral path gain when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_ACCUMSAT2_MODE0_PREG" width="2" begin="2" end="1" resetval="0x0" description="Clock Recovery integral path accumulator saturation level: Limit" range="" rwaccess="RW"/>
    <bitfield id="CREQ_CRFLTR_HIRES_MODE0_PREG" width="1" begin="0" end="0" resetval="0x1" description="CPI high resolution enable when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
  </register>
  <register id="RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG_j" acronym="RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG_j" offset="0x4114" width="32" description="Receive clock recovery bump feature control register. NOTE: The bump feature is deprecated. rxda_creq_crfltr_bumpen_preg should not be written high. Offset = 4114h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_CPI_OVREN_PREG" width="1" begin="23" end="23" resetval="0x0" description="CPI phase active high override enable." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CPI_OVR_PREG" width="7" begin="22" end="16" resetval="0x0" description="When creq_cpi_ovren_preg is asserted high, this value will override the clock recovery filter CPI binary phase." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RXDA_CREQ_CRFLTR_BUMPEN_PREG" width="1" begin="14" end="14" resetval="0x0" description="Clock recover bump feature active high enable." range="" rwaccess="RW"/>
    <bitfield id="RXDA_CREQ_CRFLTR_INACTIVTHRESHOLD_PREG" width="7" begin="13" end="7" resetval="0xA" description="Clock recover bump feature inactivity threshold:" range="" rwaccess="RW"/>
    <bitfield id="RXDA_CREQ_CRFLTR_BUMPTHRESHOLD_PREG" width="7" begin="6" end="0" resetval="0x7F" description="Clock recover bump feature bump threshold:" range="" rwaccess="RW"/>
  </register>
  <register id="CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG_j" acronym="CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG_j" offset="0x4118" width="32" description="Receive clock path DC bias attenuation override register. Offset = 4118h + (j * 400h); where j = 0h to 1h">
    <bitfield id="CREQ_CLKDET_TIMERVAL_MODE3_PREG" width="8" begin="31" end="24" resetval="0xC6" description="This value sets the Lane Standards Decoder value when xcvr_standard_mode_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CLKDET_TIMERVAL_MODE2_PREG" width="8" begin="23" end="16" resetval="0x62" description="This value sets the Lane Standards Decoder value when xcvr_standard_mode_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_CLKDETEN_FORCE_PREG" width="1" begin="12" end="12" resetval="0x0" description="When asserted, the ctleclk_clkdeten output of rxana_creq is forced high." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="11" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_DCBIASATTEN_OVREN_PREG" width="1" begin="1" end="1" resetval="0x0" description="Clock path CTLE DC bias attenuation active high override enable." range="" rwaccess="RW"/>
    <bitfield id="CREQ_DCBIASATTEN_OVRVAL_PREG" width="1" begin="0" end="0" resetval="0x0" description="When creq_dcbiasatten_ovren_preg is asserted high, this value overrides the internally generated control to ctleclk_dcbiasatten." range="" rwaccess="RW"/>
  </register>
  <register id="RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_j" acronym="RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_j" offset="0x411C" width="32" description="Receive clock path CTLE clock detection register for standard modes 0 and 1. Offset = 411Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="CREQ_CTRL_EQOVREN_PREG" width="1" begin="31" end="31" resetval="0x0" description="Receive clock path CTLE equalization pointer active high override enable." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CTLE_EQOVR_PREG" width="4" begin="30" end="27" resetval="0x0" description="When creq_ctrl_eqovren_preg is asserted high, this value overrides rxda_creq_eqptr in selecting the appropriate CTLE LUT entry." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_CTLE_OSENB_PREG" width="1" begin="25" end="25" resetval="0x0" description="Receive clock path CTLE offset calibration algorithm active low maintenance enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_CTLE_OFFSETOVREN_PREG" width="1" begin="23" end="23" resetval="0x0" description="Receive clock path CTLE offset calibration active high override enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_CTLE_OFFSETOVR_PREG" width="6" begin="21" end="16" resetval="0x0" description="When creq_ctle_offsetovren_preg is asserted high, this value overrides the calibration algorithm binary data." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CLKDET_TIMERVAL_MODE1_PREG" width="8" begin="15" end="8" resetval="0x3C" description="This value sets the Lane Standards Decoder value when xcvr_standard_mode_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CLKDET_TIMERVAL_MODE0_PREG" width="8" begin="7" end="0" resetval="0x1D" description="This value sets the Lane Standards Decoder value when xcvr_standard_mode_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
  </register>
  <register id="RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_j" acronym="RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_j" offset="0x4120" width="32" description="Receive clock path CTLE Control register. Offset = 4120h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_FSM_EQMAINTAVEDLY_PREG" width="2" begin="25" end="24" resetval="0x0" description="Receive clock path CTLE equalization maintenance averaging timer:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_FSM_OSMAINTWAIT_PREG" width="2" begin="21" end="20" resetval="0x3" description="Receive clock path CTLE offset calibration maintenance hold off timer:" range="" rwaccess="RW"/>
    <bitfield id="CREQ_FSM_FULL_SCALE_SEL_PREG" width="2" begin="19" end="18" resetval="0x3" description="Offset maintenance filter threshold." range="" rwaccess="RW"/>
    <bitfield id="CREQ_FSM_OSMAINTAVEDLY_PREG" width="2" begin="17" end="16" resetval="0x0" description="Receive clock path CTLE offset calibration maintenance =averaging timer:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_CTLESTART_OVRVAL_PREG" width="1" begin="13" end="13" resetval="0x0" description="When creq_ctlestart_ovren_preg is asserted this value overrides the receive clock path CTLE FSM start signal from the clock path controller." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CTLESTART_OVREN_PREG" width="1" begin="12" end="12" resetval="0x0" description="Receive clock path CTLE start active high override enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_CTLESTART_ACK_OVRVAL_PREG" width="1" begin="9" end="9" resetval="0x0" description="When creq_ctlestart_ack_ovren_preg is asserted this value overrides the receive clock path CTLE FSM start signal acknowledge to the clock path controller." range="" rwaccess="RW"/>
    <bitfield id="CREQ_CTLESTART_ACK_OVREN_PREG" width="1" begin="8" end="8" resetval="0x0" description="Receive clock path CTLE start acknowledge active high override enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_CTLEHOLD_FORCE_PREG" width="1" begin="4" end="4" resetval="0x0" description="Receive clock path CTLE FSM hold active high force:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_CTLEHOLD_ACK_OVRVAL_PREG" width="1" begin="1" end="1" resetval="0x0" description="Receive clock path CTLE FSM hold acknowledge active high override value:" range="" rwaccess="RW"/>
    <bitfield id="CREQ_CTLEHOLD_ACK_OVREN_PREG" width="1" begin="0" end="0" resetval="0x0" description="Receive clock path CTLE FSM hold acknowledge active high override enable:" range="" rwaccess="RW"/>
  </register>
  <register id="CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_j" acronym="CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_j" offset="0x4124" width="32" description="Receive clock recovery and equalization (CREQ) state machine clock division register. Offset = 4124h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_HS_IQ_HISTORY_PREG" width="2" begin="29" end="28" resetval="0x0" description="Lookback history selection for Undereq/Overeq function." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_HS_EQ_BIAS_PREG" width="2" begin="25" end="24" resetval="0x1" description="Programmable bias control where larger values provides more equalization." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_FSM_OPEN_EYE_STANDARD_MODE3_PREG" width="1" begin="19" end="19" resetval="0x0" description="When asserted, clock path equalization will not be performed when xcvr_standard_mode_ln{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="CREQ_FSM_OPEN_EYE_STANDARD_MODE2_PREG" width="1" begin="18" end="18" resetval="0x0" description="When asserted, clock path equalization will not be performed when xcvr_standard_mode_ln{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="CREQ_FSM_OPEN_EYE_STANDARD_MODE1_PREG" width="1" begin="17" end="17" resetval="0x0" description="When asserted, clock path equalization will not be performed when xcvr_standard_mode_ln{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="CREQ_FSM_OPEN_EYE_STANDARD_MODE0_PREG" width="1" begin="16" end="16" resetval="0x0" description="When asserted, clock path equalization will not be performed when xcvr_standard_mode_ln{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_FSMCLK_SEL_MODE3_PREG" width="2" begin="13" end="12" resetval="0x3" description="This value sets the Clock recovery and equalization (CREQ) state machine clock, fsmclk, division ratio from the Lane Standards Decoder when xcvr_standard_mode_ln{15:0} [2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_FSMCLK_SEL_MODE2_PREG" width="2" begin="9" end="8" resetval="0x2" description="This value sets the Clock recovery and equalization (CREQ) state machine clock, fsmclk, division ratio from the Lane Standards Decoder when xcvr_standard_mode_ln{15:0} [2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_FSMCLK_SEL_MODE1_PREG" width="2" begin="5" end="4" resetval="0x2" description="This value sets the Clock recovery and equalization (CREQ) state machine clock, fsmclk, division ratio from the Lane Standards Decoder when xcvr_standard_mode_ln{15:0} [2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_FSMCLK_SEL_MODE0_PREG" width="2" begin="1" end="0" resetval="0x1" description="This value sets the Clock recovery and equalization (CREQ) state machine clock, fsmclk, division ratio from the Lane Standards Decoder when xcvr_standard_mode_ln{15:0} [2:0] is 3'b000." range="" rwaccess="RW"/>
  </register>
  <register id="RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG_j" acronym="RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG_j" offset="0x4128" width="32" description="Receive clock recovery and equalization (CREQ) diagnostic bus control register. Offset = 4128h + (j * 400h); where j = 0h to 1h">
    <bitfield id="CREQ_DIAG_DATA" width="16" begin="31" end="16" resetval="0x0" description="Clock recovery and equalization (CREQ) diagnostic bus." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RXDA_CREQ_DIAGCAPT_PREG" width="1" begin="10" end="10" resetval="0x0" description="Clock recovery and equalization (CREQ) diagnostic bus active high capture signal:" range="" rwaccess="RW"/>
    <bitfield id="CREQ_CR_ACCUM2_STICKY_CLR_PREG" width="1" begin="9" end="9" resetval="0x0" description="Clock recovery integral path accumulator sticky saturation clear:" range="" rwaccess="RW"/>
    <bitfield id="CREQ_HS_RESULT_STICKY_CLR_PREG" width="1" begin="8" end="8" resetval="0x0" description="Clock path equalization high-speed circuit result sticky saturation clear:" range="" rwaccess="RW"/>
    <bitfield id="CREQ_DIAGSEL_PREG" width="8" begin="7" end="0" resetval="0x0" description="Clock recovery and equalization (CREQ) diagnostic bus selection:" range="" rwaccess="RW"/>
  </register>
  <register id="CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_j" acronym="CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_j" offset="0x412C" width="32" description="CREQ spare and speedup register Offset = 412Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="CREQ_EQ_OPEN_EYE_THRESH_SEL_MODE3_PREG" width="4" begin="31" end="28" resetval="0xC" description="Selects number of ctle_open_eye (bad codes) to declare a CTLE LUT setting invalid when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="CREQ_EQ_OPEN_EYE_THRESH_SEL_MODE2_PREG" width="4" begin="27" end="24" resetval="0xC" description="Selects number of ctle_open_eye (bad codes) to declare a CTLE LUT setting invalid when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="CREQ_EQ_OPEN_EYE_THRESH_SEL_MODE1_PREG" width="4" begin="23" end="20" resetval="0xC" description="Selects number of ctle_open_eye (bad codes) to declare a CTLE LUT setting invalid when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="CREQ_EQ_OPEN_EYE_THRESH_SEL_MODE0_PREG" width="4" begin="19" end="16" resetval="0xC" description="Selects number of ctle_open_eye (bad codes) to declare a CTLE LUT setting invalid when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
    <bitfield id="CREQ_SPEEDUP_PREG" width="1" begin="15" end="15" resetval="0x0" description="CREQ active high simulation only speedup enable:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="14" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CREQ_SPARE_PREG" width="2" begin="1" end="0" resetval="0x0" description="Spare register bits assigned to rxda_creq_spare[1:0]." range="" rwaccess="RW"/>
  </register>
  <register id="CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG_j" acronym="CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG_j" offset="0x4130" width="32" description="Receive clock Path CTLE LUT control register. Offset = 4130h + (j * 400h); where j = 0h to 1h">
    <bitfield id="CTLELUT_OVREN_PREG" width="1" begin="31" end="31" resetval="0x0" description="Receive clock Path CTLE LUT active high override table enable:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_SEL_MODE3_PREG" width="4" begin="15" end="12" resetval="0x8" description="Selects the CTLE LUT from the Lane Standards Decoder to use when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_SEL_MODE2_PREG" width="4" begin="11" end="8" resetval="0x4" description="Selects the CTLE LUT from the Lane Standards Decoder to use when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_SEL_MODE1_PREG" width="4" begin="7" end="4" resetval="0x2" description="Selects the CTLE LUT from the Lane Standards Decoder to use when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_SEL_MODE0_PREG" width="4" begin="3" end="0" resetval="0x0" description="Selects the CTLE LUT from the Lane Standards Decoder to use when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
  </register>
  <register id="CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_j" acronym="CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_j" offset="0x4134" width="32" description="Receive clock path CTLE LUT ratesel override, entry 0 register. Offset = 4134h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN1OVR_0_PREG" width="1" begin="26" end="26" resetval="0x0" description="Clock Path CTLE LUT stage 1 active high inductor enable override, Entry 0" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN2OVR_0_PREG" width="1" begin="25" end="25" resetval="0x0" description="Clock Path CTLE LUT stage 2 active high inductor enable override, Entry 0" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN3OVR_0_PREG" width="1" begin="24" end="24" resetval="0x0" description="Clock Path CTLE LUT stage 3 active high inductor enable override, Entry 0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_CSELOVR_0_PREG" width="4" begin="19" end="16" resetval="0x0" description="Clock Path CTLE LUT binary encoded boost / peaking control override, Entry 0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL1OVR_0_PREG" width="3" begin="14" end="12" resetval="0x0" description="Clock Path CTLE LUT ratesel1 Override Value, Entry 0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL2OVR_0_PREG" width="3" begin="10" end="8" resetval="0x0" description="Clock Path CTLE LUT stage 2 thermometer encoded data rate per bandwidth selection override, Entry 0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL3OVR_0_PREG" width="3" begin="6" end="4" resetval="0x0" description="Clock Path CTLE LUT stage 3 thermometer encoded data rate per bandwidth selection override, Entry 0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL4OVR_0_PREG" width="1" begin="0" end="0" resetval="0x0" description="Clock Path CTLE LUT stage 4 data rate per bandwidth selection override, Entry 0" range="" rwaccess="RW"/>
  </register>
  <register id="CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_j" acronym="CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_j" offset="0x4138" width="32" description="Receive clock path CTLE LUT ratesel override, entry 1 register. Offset = 4138h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN1OVR_1_PREG" width="1" begin="26" end="26" resetval="0x0" description="Clock Path CTLE LUT stage 1 active high inductor enable override, Entry 1" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN2OVR_1_PREG" width="1" begin="25" end="25" resetval="0x0" description="Clock Path CTLE LUT stage 2 active high inductor enable override, Entry 1" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN3OVR_1_PREG" width="1" begin="24" end="24" resetval="0x0" description="Clock Path CTLE LUT stage 3 active high inductor enable override, Entry 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_CSELOVR_1_PREG" width="4" begin="19" end="16" resetval="0x0" description="Clock Path CTLE LUT binary encoded boost / peaking control override, Entry 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL1OVR_1_PREG" width="3" begin="14" end="12" resetval="0x0" description="Clock Path CTLE LUT stage 1 thermometer encoded data rate per bandwidth selection override, Entry 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL2OVR_1_PREG" width="3" begin="10" end="8" resetval="0x0" description="Clock Path CTLE LUT stage 2 thermometer encoded data rate per bandwidth selection override, Entry 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL3OVR_1_PREG" width="3" begin="6" end="4" resetval="0x0" description="Clock Path CTLE LUT stage 3 thermometer encoded data rate per bandwidth selection override, Entry 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL4OVR_1_PREG" width="1" begin="0" end="0" resetval="0x0" description="Clock Path CTLE LUT stage 4 data rate per bandwidth selection override, Entry 1" range="" rwaccess="RW"/>
  </register>
  <register id="CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_j" acronym="CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_j" offset="0x413C" width="32" description="Receive clock path CTLE LUT ratesel override, entry 2 register. Offset = 413Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN1OVR_2_PREG" width="1" begin="26" end="26" resetval="0x0" description="Clock Path CTLE LUT stage 1 active high inductor enable override, Entry 2" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN2OVR_2_PREG" width="1" begin="25" end="25" resetval="0x0" description="Clock Path CTLE LUT stage 2 active high inductor enable override, Entry 2" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN3OVR_2_PREG" width="1" begin="24" end="24" resetval="0x0" description="Clock Path CTLE LUT stage 3 active high inductor enable override, Entry 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_CSELOVR_2_PREG" width="4" begin="19" end="16" resetval="0x0" description="Clock Path CTLE LUT binary encoded boost / peaking control override, Entry 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL1OVR_2_PREG" width="3" begin="14" end="12" resetval="0x0" description="Clock Path CTLE LUT stage 1 thermometer encoded data rate per bandwidth selection override, Entry 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL2OVR_2_PREG" width="3" begin="10" end="8" resetval="0x0" description="Clock Path CTLE LUT stage 2 thermometer encoded data rate per bandwidth selection override, Entry 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL3OVR_2_PREG" width="3" begin="6" end="4" resetval="0x0" description="Clock Path CTLE LUT stage 3 thermometer encoded data rate per bandwidth selection override, Entry 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL4OVR_2_PREG" width="1" begin="0" end="0" resetval="0x0" description="Clock Path CTLE LUT stage 4 data rate per bandwidth selection override, Entry 2" range="" rwaccess="RW"/>
  </register>
  <register id="CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_j" acronym="CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_j" offset="0x4140" width="32" description="Receive clock path CTLE LUT ratesel override, entry 3 register. Offset = 4140h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN1OVR_3_PREG" width="1" begin="26" end="26" resetval="0x0" description="Clock Path CTLE LUT stage 1 active high inductor enable override, Entry 3" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN2OVR_3_PREG" width="1" begin="25" end="25" resetval="0x0" description="Clock Path CTLE LUT stage 2 active high inductor enable override, Entry 3" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN3OVR_3_PREG" width="1" begin="24" end="24" resetval="0x0" description="Clock Path CTLE LUT stage 3 active high inductor enable override, Entry 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_CSELOVR_3_PREG" width="4" begin="19" end="16" resetval="0x0" description="Clock Path CTLE LUT binary encoded boost / peaking control override, Entry 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL1OVR_3_PREG" width="3" begin="14" end="12" resetval="0x0" description="Clock Path CTLE LUT stage 1 thermometer encoded data rate per bandwidth selection override, Entry 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL2OVR_3_PREG" width="3" begin="10" end="8" resetval="0x0" description="Clock Path CTLE LUT stage 2 thermometer encoded data rate per bandwidth selection override, Entry 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL3OVR_3_PREG" width="3" begin="6" end="4" resetval="0x0" description="Clock Path CTLE LUT stage 3 thermometer encoded data rate per bandwidth selection override, Entry 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL4OVR_3_PREG" width="1" begin="0" end="0" resetval="0x0" description="Clock Path CTLE LUT stage 4 data rate per bandwidth selection override, Entry 3" range="" rwaccess="RW"/>
  </register>
  <register id="CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_j" acronym="CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_j" offset="0x4144" width="32" description="Receive clock path CTLE LUT ratesel override, entry 4 register. Offset = 4144h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN1OVR_4_PREG" width="1" begin="26" end="26" resetval="0x0" description="Clock Path CTLE LUT stage 1 active high inductor enable override, Entry 4" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN2OVR_4_PREG" width="1" begin="25" end="25" resetval="0x0" description="Clock Path CTLE LUT stage 2 active high inductor enable override, Entry 4" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN3OVR_4_PREG" width="1" begin="24" end="24" resetval="0x0" description="Clock Path CTLE LUT stage 3 active high inductor enable override, Entry 4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_CSELOVR_4_PREG" width="4" begin="19" end="16" resetval="0x0" description="Clock Path CTLE LUT binary encoded boost / peaking control override, Entry 4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL1OVR_4_PREG" width="3" begin="14" end="12" resetval="0x0" description="Clock Path CTLE LUT stage 1 thermometer encoded data rate per bandwidth selection override, Entry 4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL2OVR_4_PREG" width="3" begin="10" end="8" resetval="0x0" description="Clock Path CTLE LUT stage 2 thermometer encoded data rate per bandwidth selection override, Entry 4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL3OVR_4_PREG" width="3" begin="6" end="4" resetval="0x0" description="Clock Path CTLE LUT stage 3 thermometer encoded data rate per bandwidth selection override, Entry 4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL4OVR_4_PREG" width="1" begin="0" end="0" resetval="0x0" description="Clock Path CTLE LUT stage 4 data rate per bandwidth selection override, Entry 4" range="" rwaccess="RW"/>
  </register>
  <register id="CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_j" acronym="CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_j" offset="0x4148" width="32" description="Receive clock path CTLE LUT ratesel override, entry 5 register. Offset = 4148h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN1OVR_5_PREG" width="1" begin="26" end="26" resetval="0x0" description="Clock Path CTLE LUT stage 1 active high inductor enable override, Entry 5" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN2OVR_5_PREG" width="1" begin="25" end="25" resetval="0x0" description="Clock Path CTLE LUT stage 2 active high inductor enable override, Entry 5" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN3OVR_5_PREG" width="1" begin="24" end="24" resetval="0x0" description="Clock Path CTLE LUT stage 3 active high inductor enable override, Entry 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_CSELOVR_5_PREG" width="4" begin="19" end="16" resetval="0x0" description="Clock Path CTLE LUT binary encoded boost / peaking control override, Entry 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL1OVR_5_PREG" width="3" begin="14" end="12" resetval="0x0" description="Clock Path CTLE LUT stage 1 thermometer encoded data rate per bandwidth selection override, Entry 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL2OVR_5_PREG" width="3" begin="10" end="8" resetval="0x0" description="Clock Path CTLE LUT stage 2 thermometer encoded data rate per bandwidth selection override, Entry 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL3OVR_5_PREG" width="3" begin="6" end="4" resetval="0x0" description="Clock Path CTLE LUT stage 3 thermometer encoded data rate per bandwidth selection override, Entry 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL4OVR_5_PREG" width="1" begin="0" end="0" resetval="0x0" description="Clock Path CTLE LUT stage 4 data rate per bandwidth selection override, Entry 5" range="" rwaccess="RW"/>
  </register>
  <register id="CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_j" acronym="CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_j" offset="0x414C" width="32" description="Receive clock path CTLE LUT ratesel override, entry 6 register. Offset = 414Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN1OVR_6_PREG" width="1" begin="26" end="26" resetval="0x0" description="Clock Path CTLE LUT stage 1 active high inductor enable override, Entry 6" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN2OVR_6_PREG" width="1" begin="25" end="25" resetval="0x0" description="Clock Path CTLE LUT stage 2 active high inductor enable override, Entry 6" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN3OVR_6_PREG" width="1" begin="24" end="24" resetval="0x0" description="Clock Path CTLE LUT stage 3 active high inductor enable override, Entry 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_CSELOVR_6_PREG" width="4" begin="19" end="16" resetval="0x0" description="Clock Path CTLE LUT binary encoded boost / peaking control override, Entry 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL1OVR_6_PREG" width="3" begin="14" end="12" resetval="0x0" description="Clock Path CTLE LUT stage 1 thermometer encoded data rate per bandwidth selection override, Entry 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL2OVR_6_PREG" width="3" begin="10" end="8" resetval="0x0" description="Clock Path CTLE LUT stage 2 thermometer encoded data rate per bandwidth selection override, Entry 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL3OVR_6_PREG" width="3" begin="6" end="4" resetval="0x0" description="Clock Path CTLE LUT stage 3 thermometer encoded data rate per bandwidth selection override, Entry 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL4OVR_6_PREG" width="1" begin="0" end="0" resetval="0x0" description="Clock Path CTLE LUT stage 4 data rate per bandwidth selection override, Entry 6" range="" rwaccess="RW"/>
  </register>
  <register id="CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_j" acronym="CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_j" offset="0x4150" width="32" description="Receive clock path CTLE LUT ratesel override, entry 7 register. Offset = 4150h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN1OVR_7_PREG" width="1" begin="26" end="26" resetval="0x0" description="Clock Path CTLE LUT stage 1 active high inductor enable override, Entry 7" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN2OVR_7_PREG" width="1" begin="25" end="25" resetval="0x0" description="Clock Path CTLE LUT stage 2 active high inductor enable override, Entry 7" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN3OVR_7_PREG" width="1" begin="24" end="24" resetval="0x0" description="Clock Path CTLE LUT stage 3 active high inductor enable override, Entry 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_CSELOVR_7_PREG" width="4" begin="19" end="16" resetval="0x0" description="Clock Path CTLE LUT binary encoded boost / peaking control override, Entry 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL1OVR_7_PREG" width="3" begin="14" end="12" resetval="0x0" description="Clock Path CTLE LUT stage 1 thermometer encoded data rate per bandwidth selection override, Entry 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL2OVR_7_PREG" width="3" begin="10" end="8" resetval="0x0" description="Clock Path CTLE LUT stage 2 thermometer encoded data rate per bandwidth selection override, Entry 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL3OVR_7_PREG" width="3" begin="6" end="4" resetval="0x0" description="Clock Path CTLE LUT stage 3 thermometer encoded data rate per bandwidth selection override, Entry 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL4OVR_7_PREG" width="1" begin="0" end="0" resetval="0x0" description="Clock Path CTLE LUT stage 4 data rate per bandwidth selection override, Entry 7" range="" rwaccess="RW"/>
  </register>
  <register id="CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_j" acronym="CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_j" offset="0x4154" width="32" description="Receive clock path CTLE LUT ratesel override, entry 8 register. Offset = 4154h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN1OVR_8_PREG" width="1" begin="26" end="26" resetval="0x0" description="Clock Path CTLE LUT stage 1 active high inductor enable override, Entry 8" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN2OVR_8_PREG" width="1" begin="25" end="25" resetval="0x0" description="Clock Path CTLE LUT stage 2 active high inductor enable override, Entry 8" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN3OVR_8_PREG" width="1" begin="24" end="24" resetval="0x0" description="Clock Path CTLE LUT stage 3 active high inductor enable override, Entry 8" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_CSELOVR_8_PREG" width="4" begin="19" end="16" resetval="0x0" description="Clock Path CTLE LUT binary encoded boost / peaking control override, Entry 8" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL1OVR_8_PREG" width="3" begin="14" end="12" resetval="0x0" description="Clock Path CTLE LUT stage 1 thermometer encoded data rate per bandwidth selection override, Entry 8" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL2OVR_8_PREG" width="3" begin="10" end="8" resetval="0x0" description="Clock Path CTLE LUT stage 2 thermometer encoded data rate per bandwidth selection override, Entry 8" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL3OVR_8_PREG" width="3" begin="6" end="4" resetval="0x0" description="Clock Path CTLE LUT stage 3 thermometer encoded data rate per bandwidth selection override, Entry 8" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL4OVR_8_PREG" width="1" begin="0" end="0" resetval="0x0" description="Clock Path CTLE LUT stage 4 data rate per bandwidth selection override, Entry 8" range="" rwaccess="RW"/>
  </register>
  <register id="CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_j" acronym="CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_j" offset="0x4158" width="32" description="Receive clock path CTLE LUT ratesel override, entry 9 register. Offset = 4158h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN1OVR_9_PREG" width="1" begin="26" end="26" resetval="0x0" description="Clock Path CTLE LUT stage 1 active high inductor enable override, Entry 9" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN2OVR_9_PREG" width="1" begin="25" end="25" resetval="0x0" description="Clock Path CTLE LUT stage 2 active high inductor enable override, Entry 9" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN3OVR_9_PREG" width="1" begin="24" end="24" resetval="0x0" description="Clock Path CTLE LUT stage 3 active high inductor enable override, Entry 9" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_CSELOVR_9_PREG" width="4" begin="19" end="16" resetval="0x0" description="Clock Path CTLE LUT binary encoded boost / peaking control override, Entry 9" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL1OVR_9_PREG" width="3" begin="14" end="12" resetval="0x0" description="Clock Path CTLE LUT stage 1 thermometer encoded data rate per bandwidth selection override, Entry 9" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL2OVR_9_PREG" width="3" begin="10" end="8" resetval="0x0" description="Clock Path CTLE LUT stage 2 thermometer encoded data rate per bandwidth selection override, Entry 9" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL3OVR_9_PREG" width="3" begin="6" end="4" resetval="0x0" description="Clock Path CTLE LUT stage 3 thermometer encoded data rate per bandwidth selection override, Entry 9" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL4OVR_9_PREG" width="1" begin="0" end="0" resetval="0x0" description="Clock Path CTLE LUT stage 4 data rate per bandwidth selection override, Entry 9" range="" rwaccess="RW"/>
  </register>
  <register id="CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_j" acronym="CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_j" offset="0x415C" width="32" description="Receive clock path CTLE LUT ratesel override, entry 10 register. Offset = 415Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN1OVR_10_PREG" width="1" begin="26" end="26" resetval="0x0" description="Clock Path CTLE LUT stage 1 active high inductor enable override, Entry 10" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN2OVR_10_PREG" width="1" begin="25" end="25" resetval="0x0" description="Clock Path CTLE LUT stage 2 active high inductor enable override, Entry 10" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN3OVR_10_PREG" width="1" begin="24" end="24" resetval="0x0" description="Clock Path CTLE LUT stage 3 active high inductor enable override, Entry 10" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_CSELOVR_10_PREG" width="4" begin="19" end="16" resetval="0x0" description="Clock Path CTLE LUT binary encoded boost / peaking control override, Entry 10" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL1OVR_10_PREG" width="3" begin="14" end="12" resetval="0x0" description="Clock Path CTLE LUT stage 1 thermometer encoded data rate per bandwidth selection override, Entry 10" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL2OVR_10_PREG" width="3" begin="10" end="8" resetval="0x0" description="Clock Path CTLE LUT stage 2 thermometer encoded data rate per bandwidth selection override, Entry 10" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL3OVR_10_PREG" width="3" begin="6" end="4" resetval="0x0" description="Clock Path CTLE LUT stage 3 thermometer encoded data rate per bandwidth selection override, Entry 10" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL4OVR_10_PREG" width="1" begin="0" end="0" resetval="0x0" description="Clock Path CTLE LUT stage 4 data rate per bandwidth selection override, Entry 10" range="" rwaccess="RW"/>
  </register>
  <register id="CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_j" acronym="CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_j" offset="0x4160" width="32" description="Receive clock path CTLE LUT ratesel override, entry 11 register. Offset = 4160h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN1OVR_11_PREG" width="1" begin="26" end="26" resetval="0x0" description="Clock Path CTLE LUT stage 1 active high inductor enable override, Entry 11" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN2OVR_11_PREG" width="1" begin="25" end="25" resetval="0x0" description="Clock Path CTLE LUT stage 2 active high inductor enable override, Entry 11" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN3OVR_11_PREG" width="1" begin="24" end="24" resetval="0x0" description="Clock Path CTLE LUT stage 3 active high inductor enable override, Entry 11" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_CSELOVR_11_PREG" width="4" begin="19" end="16" resetval="0x0" description="Clock Path CTLE LUT binary encoded boost / peaking control override, Entry 11" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL1OVR_11_PREG" width="3" begin="14" end="12" resetval="0x0" description="Clock Path CTLE LUT stage 1 thermometer encoded data rate per bandwidth selection override, Entry 11" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL2OVR_11_PREG" width="3" begin="10" end="8" resetval="0x0" description="Clock Path CTLE LUT stage 2 thermometer encoded data rate per bandwidth selection override, Entry 11" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL3OVR_11_PREG" width="3" begin="6" end="4" resetval="0x0" description="Clock Path CTLE LUT stage 3 thermometer encoded data rate per bandwidth selection override, Entry 11" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL4OVR_11_PREG" width="1" begin="0" end="0" resetval="0x0" description="Clock Path CTLE LUT stage 4 data rate per bandwidth selection override, Entry 11" range="" rwaccess="RW"/>
  </register>
  <register id="CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_j" acronym="CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_j" offset="0x4164" width="32" description="Receive clock path CTLE LUT ratesel override, entry 12 register. Offset = 4164h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN1OVR_12_PREG" width="1" begin="26" end="26" resetval="0x0" description="Clock Path CTLE LUT stage 1 active high inductor enable override, Entry 12" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN2OVR_12_PREG" width="1" begin="25" end="25" resetval="0x0" description="Clock Path CTLE LUT stage 2 active high inductor enable override, Entry 12" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN3OVR_12_PREG" width="1" begin="24" end="24" resetval="0x0" description="Clock Path CTLE LUT stage 3 active high inductor enable override, Entry 12" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_CSELOVR_12_PREG" width="4" begin="19" end="16" resetval="0x0" description="Clock Path CTLE LUT binary encoded boost / peaking control override, Entry 12" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL1OVR_12_PREG" width="3" begin="14" end="12" resetval="0x0" description="Clock Path CTLE LUT stage 1 thermometer encoded data rate per bandwidth selection override, Entry 12" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL2OVR_12_PREG" width="3" begin="10" end="8" resetval="0x0" description="Clock Path CTLE LUT stage 2 thermometer encoded data rate per bandwidth selection override, Entry 12" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL3OVR_12_PREG" width="3" begin="6" end="4" resetval="0x0" description="Clock Path CTLE LUT stage 3 thermometer encoded data rate per bandwidth selection override, Entry 12" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL4OVR_12_PREG" width="1" begin="0" end="0" resetval="0x0" description="Clock Path CTLE LUT stage 4 tdata rate per bandwidth selection override, Entry 12" range="" rwaccess="RW"/>
  </register>
  <register id="CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_j" acronym="CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_j" offset="0x4168" width="32" description="Receive clock path CTLE LUT ratesel override, entry 13 register. Offset = 4168h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN1OVR_13_PREG" width="1" begin="26" end="26" resetval="0x0" description="Clock Path CTLE LUT stage 1 active high inductor enable override, Entry 13" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN2OVR_13_PREG" width="1" begin="25" end="25" resetval="0x0" description="Clock Path CTLE LUT stage 2 active high inductor enable override, Entry 13" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN3OVR_13_PREG" width="1" begin="24" end="24" resetval="0x0" description="Clock Path CTLE LUT stage 3 active high inductor enable override, Entry 13" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_CSELOVR_13_PREG" width="4" begin="19" end="16" resetval="0x0" description="Clock Path CTLE LUT binary encoded boost / peaking control override, Entry 13" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL1OVR_13_PREG" width="3" begin="14" end="12" resetval="0x0" description="Clock Path CTLE LUT stage 1 thermometer encoded data rate per bandwidth selection override, Entry 13" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL2OVR_13_PREG" width="3" begin="10" end="8" resetval="0x0" description="Clock Path CTLE LUT stage 2 thermometer encoded data rate per bandwidth selection override, Entry 13" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL3OVR_13_PREG" width="3" begin="6" end="4" resetval="0x0" description="Clock Path CTLE LUT stage 3 thermometer encoded data rate per bandwidth selection override, Entry 13" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL4OVR_13_PREG" width="1" begin="0" end="0" resetval="0x0" description="Clock Path CTLE LUT stage 4 data rate per bandwidth selection override, Entry 13" range="" rwaccess="RW"/>
  </register>
  <register id="CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_j" acronym="CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_j" offset="0x416C" width="32" description="Receive clock path CTLE LUT ratesel override, entry 14 register. Offset = 416Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN1OVR_14_PREG" width="1" begin="26" end="26" resetval="0x0" description="Clock Path CTLE LUT stage 1 active high inductor enable override, Entry 14" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN2OVR_14_PREG" width="1" begin="25" end="25" resetval="0x0" description="Clock Path CTLE LUT stage 2 active high inductor enable override, Entry 14" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN3OVR_14_PREG" width="1" begin="24" end="24" resetval="0x0" description="Clock Path CTLE LUT stage 3 active high inductor enable override, Entry 14" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_CSELOVR_14_PREG" width="4" begin="19" end="16" resetval="0x0" description="Clock Path CTLE LUT binary encoded boost / peaking control override, Entry 14" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL1OVR_14_PREG" width="3" begin="14" end="12" resetval="0x0" description="Clock Path CTLE LUT stage 1 thermometer encoded data rate per bandwidth selection override, Entry 14" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL2OVR_14_PREG" width="3" begin="10" end="8" resetval="0x0" description="Clock Path CTLE LUT stage 2 thermometer encoded data rate per bandwidth selection override, Entry 14" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL3OVR_14_PREG" width="3" begin="6" end="4" resetval="0x0" description="Clock Path CTLE LUT stage 3 thermometer encoded data rate per bandwidth selection override, Entry 14" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL4OVR_14_PREG" width="1" begin="0" end="0" resetval="0x0" description="Clock Path CTLE LUT stage 4 data rate per bandwidth selection override, Entry 14" range="" rwaccess="RW"/>
  </register>
  <register id="CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_j" acronym="CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_j" offset="0x4170" width="32" description="Receive clock path CTLE LUT ratesel override, entry 15 register. Offset = 4170h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN1OVR_15_PREG" width="1" begin="26" end="26" resetval="0x0" description="Clock Path CTLE LUT stage 1 active high inductor enable override, Entry 15" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN2OVR_15_PREG" width="1" begin="25" end="25" resetval="0x0" description="Clock Path CTLE LUT stage 2 active high inductor enable override, Entry 15" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_INDEN3OVR_15_PREG" width="1" begin="24" end="24" resetval="0x0" description="Clock Path CTLE LUT stage 3 active high inductor enable override, Entry 15" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_CSELOVR_15_PREG" width="4" begin="19" end="16" resetval="0x0" description="Clock Path CTLE LUT binary encoded boost / peaking control override, Entry 15" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL1OVR_15_PREG" width="3" begin="14" end="12" resetval="0x0" description="Clock Path CTLE LUT stage 1 thermometer encoded data rate per bandwidth selection override, Entry 15" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL2OVR_15_PREG" width="3" begin="10" end="8" resetval="0x0" description="Clock Path CTLE LUT stage 2 thermometer encoded data rate per bandwidth selection override, Entry 15" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL3OVR_15_PREG" width="3" begin="6" end="4" resetval="0x0" description="Clock Path CTLE LUT stage 3 thermometer encoded data rate per bandwidth selection override, Entry 15" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTLELUT_RATESEL4OVR_15_PREG" width="1" begin="0" end="0" resetval="0x0" description="Clock Path CTLE LUT stage 4 data rate per bandwidth selection override, Entry 15" range="" rwaccess="RW"/>
  </register>
  <register id="DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_j" acronym="DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_j" offset="0x4180" width="32" description="Receive data path DFE error comparator rate selection register. Offset = 4180h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SMP_RATESEL_MODE3_PREG" width="3" begin="30" end="28" resetval="0x4" description="This value sets the receive data path DFE sampler rate selection when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SMP_RATESEL_MODE2_PREG" width="3" begin="26" end="24" resetval="0x1" description="This value sets the receive data path DFE sampler rate selection when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SMP_RATESEL_MODE1_PREG" width="3" begin="22" end="20" resetval="0x1" description="This value sets the receive data path DFE sampler rate selection when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SMP_RATESEL_MODE0_PREG" width="3" begin="18" end="16" resetval="0x0" description="This value sets the receive data path DFE sampler rate selection when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECMP_RATESEL_MODE3_PREG" width="3" begin="14" end="12" resetval="0x4" description="This value sets the Lane Standards Decoder driven value for receive data path DFE error comparator rate selection when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECMP_RATESEL_MODE2_PREG" width="3" begin="10" end="8" resetval="0x1" description="This value sets the Lane Standards Decoder driven value for receive data path DFE error comparator rate selection when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECMP_RATESEL_MODE1_PREG" width="3" begin="6" end="4" resetval="0x1" description="This value sets the Lane Standards Decoder driven value for receive data path DFE error comparator rate selection when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECMP_RATESEL_MODE0_PREG" width="3" begin="2" end="0" resetval="0x0" description="This value sets the Lane Standards Decoder driven value for receive data path DFE error comparator rate selection when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_DIAG_READ__DEQ_DIAG_SEL_PREG_j" acronym="DEQ_DIAG_READ__DEQ_DIAG_SEL_PREG_j" offset="0x4184" width="32" description="Receive data path equalization (DEQ) diagnostic bus control register. Offset = 4184h + (j * 400h); where j = 0h to 1h">
    <bitfield id="DEQ_DIAG_DATA" width="16" begin="31" end="16" resetval="0x0" description="Receive data path equalization (DEQ) diagnostic bus." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEQ_DIAG_SEL_PREG" width="8" begin="7" end="0" resetval="0x0" description="Receive data path equalization (DEQ) diagnostic bus selection:" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_PHALIGN_CTRL_j" acronym="DEQ_PHALIGN_CTRL_j" offset="0x4188" width="32" description="Receive data path phase alignment control register Offset = 4188h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEQ_PHALIGN_SAMPSIZE_PREG" width="2" begin="1" end="0" resetval="0x3" description="Selection of sample size used to determine the position o f the ecmp_clk_n rising edge in the ST_B1_EVAL state of the rxana_deq_phalign FSM:" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_j" acronym="DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_j" offset="0x4190" width="32" description="Receive data path concurrent equalization control register 1. Offset = 4190h + (j * 400h); where j = 0h to 1h">
    <bitfield id="CONCUR_TIME_SPEEDUP_PREG" width="1" begin="31" end="31" resetval="0x0" description="Concurrent equalization active high simulation speedup enable:" range="" rwaccess="RW"/>
    <bitfield id="CONCUR_TXACK_TIMEOUT_PREG" width="3" begin="30" end="28" resetval="0x5" description="Receive closed-eye data path equalization timeout waiting for next rx_eq_eval assertion." range="" rwaccess="RW"/>
    <bitfield id="CONCUR_TIME_MNT_PREG" width="4" begin="27" end="24" resetval="0x2" description="Receive closed-eye data path equalization concurrent process time during maintenance." range="" rwaccess="RW"/>
    <bitfield id="CONCUR_TIME_ACQ_PREG" width="4" begin="23" end="20" resetval="0x2" description="Receive closed-eye data path equalization concurrent process time during acquisition." range="" rwaccess="RW"/>
    <bitfield id="CONCUR_TXACKITER_PREG" width="4" begin="19" end="16" resetval="0x4" description="Receive closed-eye data path equalization minimum iterations of concur and tau processes after a far-end transmit equalization acknowledgement before a new far-end transmit request can be made." range="" rwaccess="RW"/>
    <bitfield id="DEQ_CLEARSATFLAGS_PREG" width="1" begin="15" end="15" resetval="0x0" description="Toggle style bit which when written high clears the equalization saturation flags of all concurrent algorithms." range="" rwaccess="W"/>
    <bitfield id="CONCUR_MINITER_PREG" width="9" begin="14" end="6" resetval="0xA8" description="Receive closed-eye data path equalization minimum iterations of concur and tau processes during acquisition." range="" rwaccess="RW"/>
    <bitfield id="CONCUR_MAXTXREQ_PREG" width="6" begin="5" end="0" resetval="0x20" description="Receive closed-eye data path equalization maximum far-end transmit equalization requests." range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_j" acronym="DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_j" offset="0x4194" width="32" description="Receive data path equalization (DEQ) and EPI control register. Offset = 4194h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_DEQ_CLK_FORCE_PREG" width="1" begin="24" end="24" resetval="0x0" description="When asserted, rx_deq_clk remains on when ln_rxctrl_deq_fsm whenever rxdatclk is on." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEQ_PHALIGN_DONE_FORCE_PREG" width="1" begin="18" end="18" resetval="0x0" description="rxda_deq_phalign_done force." range="" rwaccess="RW"/>
    <bitfield id="CREQ_EQ_ACK_OVREN_PREG" width="1" begin="17" end="17" resetval="0x0" description="rxda_creq_eq_req acknowledgement override enable." range="" rwaccess="RW"/>
    <bitfield id="CREQ_EQ_ACK_OVRVAL_PREG" width="1" begin="16" end="16" resetval="0x0" description="rxda_creq_eq_req acknowledgement override value." range="" rwaccess="RW"/>
    <bitfield id="DEQ_CLOSEDEYE_MAINT_DISABLE_PREG" width="1" begin="15" end="15" resetval="0x0" description="Receive data path closed-eye equalization active high disable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="14" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EPION_TIME_PREG" width="10" begin="9" end="0" resetval="0x190" description="Receive data path equalization EPI power on settling time." range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_EPIPWR_CTRL2_PREG__CONCUR_PREEVAL_MINITER_CTRL_PREG_j" acronym="DEQ_EPIPWR_CTRL2_PREG__CONCUR_PREEVAL_MINITER_CTRL_PREG_j" offset="0x4198" width="32" description="DEQ_EPIPWR_CTRL2_PREG__CONCUR_PREEVAL_MINITER_CTRL_PREG Offset = 4198h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FAST_MAINT_TIME_PREG" width="5" begin="25" end="21" resetval="0xA" description="Receive data path closed-eye equalization fast maintenance cycle hold off time." range="" rwaccess="RW"/>
    <bitfield id="SLOW_MAINT_TIME_PREG" width="5" begin="20" end="16" resetval="0xE" description="Receive data path closed-eye equalization slow maintenance cycle hold off time." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONCUR_PREEVAL_MINITER_PREG" width="9" begin="8" end="0" resetval="0xA8" description="Receive closed-eye data path equalization minimum iterations of concur and tau processes during the acquisition phase prior to the initial rx_eq_eval assertion when deq_closedeye_mode = 2'b10." range="" rwaccess="RW"/>
  </register>
  <register id="RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_j" acronym="RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_j" offset="0x419C" width="32" description="Receive data path equalization (DEQ) fast maintainance cycles register Offset = 419Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_DEQ_COEF_FIFO_OUTDAT" width="4" begin="27" end="24" resetval="0x0" description="Receive data path equalization emulation mode FIFO output data:" range="" rwaccess="R"/>
    <bitfield id="RX_DEQ_COEF_FIFO_EMPTY" width="1" begin="23" end="23" resetval="0x1" description="Receive data path equalization emulation mode FIFO empty :" range="" rwaccess="R"/>
    <bitfield id="RX_DEQ_COEF_FIFO_OVRD_EN_PREG" width="1" begin="22" end="22" resetval="0x0" description="Receive data path equalization emulation mode FIFO output active high enable:" range="" rwaccess="RW"/>
    <bitfield id="RX_DEQ_COEF_FIFO_ENQ_CLR" width="1" begin="21" end="21" resetval="0x0" description="Receive data path equalization emulation mode FIFO enqueue pointer clear:" range="" rwaccess="W"/>
    <bitfield id="RX_DEQ_COEF_FIFO_ENQ_EN" width="1" begin="20" end="20" resetval="0x0" description="Receive data path equalization emulation mode FIFO enqueue enable :" range="" rwaccess="W"/>
    <bitfield id="RX_DEQ_COEF_FIFO_ENQ_DATA" width="4" begin="19" end="16" resetval="0x0" description="Receive data path equalization emulation mode FIFO write data :" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEQ_FAST_MAINT_CYCLES_PREG" width="8" begin="7" end="0" resetval="0x48" description="Receive data path equalization (deq) fast maintenance cycle count:" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG_j" acronym="DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG_j" offset="0x41A0" width="32" description="Receive data path error comparator control register. Offset = 41A0h + (j * 400h); where j = 0h to 1h">
    <bitfield id="CMPA_OFF_OVREN_PREG" width="1" begin="31" end="31" resetval="0x0" description="Receive data path error comparator error comparator A offset override active high enable." range="" rwaccess="RW"/>
    <bitfield id="CMPA_OFFM_OVR_PREG" width="7" begin="30" end="24" resetval="0x0" description="When cmpa_off_ovren_preg is asserted high, this active high binary encoded value will override the A comparator negative polarity DAC input which introduces a negative offset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMPA_OFFP_OVR_PREG" width="7" begin="22" end="16" resetval="0x0" description="When cmpa_off_ovren_preg is asserted high, this active high binary encoded value will override the A comparator positive polarity DAC input which introduces a positive offset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMPB_VTH_PREG" width="7" begin="14" end="8" resetval="0x50" description="Receive data path error comparator error comparator B target level, binary encoded." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMPA_VTH_PREG" width="7" begin="6" end="0" resetval="0x50" description="Receive data path error comparator error comparator A target level, binary encoded." range="" rwaccess="RW"/>
  </register>
  <register id="CMP_AVR_TIMER_PREG__DEQ_ERRCMPB_OVR_PREG_j" acronym="CMP_AVR_TIMER_PREG__DEQ_ERRCMPB_OVR_PREG_j" offset="0x41A4" width="32" description="Receive data path error comparator B override register. Offset = 41A4h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMP_AVR_TIMER_PREG" width="8" begin="23" end="16" resetval="0xF9" description="Receive data path error comparators A and B average timer value." range="" rwaccess="RW"/>
    <bitfield id="CMPB_OFF_OVREN_PREG" width="1" begin="15" end="15" resetval="0x0" description="Receive data path error comparator error comparator B offset override active high enable." range="" rwaccess="RW"/>
    <bitfield id="CMPB_OFFM_OVR_PREG" width="7" begin="14" end="8" resetval="0x0" description="When cmpa_off_ovren_preg is asserted high, this active high binary encoded value will override the B comparator negative polarity DAC input which introduces a negative offset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMPB_OFFP_OVR_PREG" width="7" begin="6" end="0" resetval="0x0" description="When cmpa_off_ovren_preg is asserted high, this active high binary encoded value will override the B comparator positive polarity DAC input which introduces a positive offset." range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG_j" acronym="DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG_j" offset="0x41B0" width="32" description="Receive data path offset control register. Offset = 41B0h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATOFF_OVREN_PREG" width="1" begin="24" end="24" resetval="0x0" description="Receive data path offset active high override enable." range="" rwaccess="RW"/>
    <bitfield id="DATOFF_OVR_PREG" width="8" begin="23" end="16" resetval="0x0" description="When datoff_ovren_preg is asserted high, this value overrides the data offset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATOFF_THRESH_OE_PREG" width="4" begin="11" end="8" resetval="0x2" description="Receive data path offset accumulator threshold for open-eye standards." range="" rwaccess="RW"/>
    <bitfield id="DATOFF_THRESH_MNT_PREG" width="4" begin="7" end="4" resetval="0xA" description="Receive data path offset accumulator threshold for maintenance." range="" rwaccess="RW"/>
    <bitfield id="DATOFF_THRESH_ACQ_PREG" width="4" begin="3" end="0" resetval="0x7" description="Receive data path offset accumulator threshold for acquisition." range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_j" acronym="DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_j" offset="0x41C0" width="32" description="Receive data path gain and attenuation control register. Offset = 41C0h + (j * 400h); where j = 0h to 1h">
    <bitfield id="VGA_VGA2TUNE_N_MODE3_PREG" width="2" begin="31" end="30" resetval="0x2" description="This value sets the Lane Standards Decoder value when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="VGA_VGA2TUNE_N_MODE2_PREG" width="2" begin="29" end="28" resetval="0x2" description="This value sets the Lane Standards Decoder value when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="VGA_VGA2TUNE_N_MODE1_PREG" width="2" begin="27" end="26" resetval="0x1" description="This value sets the Lane Standards Decoder value when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="VGA_VGA2TUNE_N_MODE0_PREG" width="2" begin="25" end="24" resetval="0x0" description="This value sets the Lane Standards Decoder value when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
    <bitfield id="VGA_VGA1TUNE_N_MODE3_PREG" width="2" begin="23" end="22" resetval="0x2" description="This value sets the Lane Standards Decoder value when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="VGA_VGA1TUNE_N_MODE2_PREG" width="2" begin="21" end="20" resetval="0x2" description="This value sets the Lane Standards Decoder value when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="VGA_VGA1TUNE_N_MODE1_PREG" width="2" begin="19" end="18" resetval="0x1" description="This value sets the Lane Standards Decoder value when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="VGA_VGA1TUNE_N_MODE0_PREG" width="2" begin="17" end="16" resetval="0x0" description="This value sets the Lane Standards Decoder value when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_OVREN_PREG" width="1" begin="12" end="12" resetval="0x0" description="Receive data path gain and attenuation look-up table pointer active high override enable." range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_THRESH_OE_PREG" width="4" begin="11" end="8" resetval="0x2" description="Receive data path gain accumulator threshold for open-eye standards." range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_THRESH_MNT_PREG" width="4" begin="7" end="4" resetval="0xA" description="Receive data path gain accumulator threshold for maintenance." range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_THRESH_ACQ_PREG" width="4" begin="3" end="0" resetval="0x7" description="Receive data path gain accumulator threshold for acquisition." range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_GLUT1__DEQ_GLUT0_j" acronym="DEQ_GLUT1__DEQ_GLUT0_j" offset="0x41D0" width="32" description="Receive data path equalization LUT gain, entry 0 register. Offset = 41D0h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_1_PREG" width="6" begin="27" end="22" resetval="0x0" description="Receive data path equalization LUT VGA2 peaking control, entry 1" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_1_PREG" width="6" begin="21" end="16" resetval="0x0" description="Receive data path equalization LUT VGA1 peaking control, entry 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_0_PREG" width="6" begin="11" end="6" resetval="0x0" description="Receive data path equalization LUT VGA2 peaking control, entry 0" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_0_PREG" width="6" begin="5" end="0" resetval="0x0" description="Receive data path equalization LUT VGA1 peaking control, entry 0" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_GLUT3__DEQ_GLUT2_j" acronym="DEQ_GLUT3__DEQ_GLUT2_j" offset="0x41D4" width="32" description="Receive data path equalization LUT gain, entry 2 register. Offset = 41D4h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_3_PREG" width="6" begin="27" end="22" resetval="0x2" description="Receive data path equalization LUT VGA2 peaking control, entry 3" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_3_PREG" width="6" begin="21" end="16" resetval="0x2" description="Receive data path equalization LUT VGA1 peaking control, entry 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_2_PREG" width="6" begin="11" end="6" resetval="0x0" description="Receive data path equalization LUT VGA2 peaking control, entry 2" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_2_PREG" width="6" begin="5" end="0" resetval="0x0" description="Receive data path equalization LUT VGA1 peaking control, entry 2" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_GLUT5__DEQ_GLUT4_j" acronym="DEQ_GLUT5__DEQ_GLUT4_j" offset="0x41D8" width="32" description="Receive data path equalization LUT gain, entry 4 register. Offset = 41D8h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_5_PREG" width="6" begin="27" end="22" resetval="0x6" description="Receive data path equalization LUT VGA2 peaking control, entry 5" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_5_PREG" width="6" begin="21" end="16" resetval="0x6" description="Receive data path equalization LUT VGA1 peaking control, entry 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_4_PREG" width="6" begin="11" end="6" resetval="0x2" description="Receive data path equalization LUT VGA2 peaking control, entry 4" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_4_PREG" width="6" begin="5" end="0" resetval="0x2" description="Receive data path equalization LUT VGA1 peaking control, entry 4" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_GLUT7__DEQ_GLUT6_j" acronym="DEQ_GLUT7__DEQ_GLUT6_j" offset="0x41DC" width="32" description="Receive data path equalization LUT gain, entry 6 register. Offset = 41DCh + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_7_PREG" width="6" begin="27" end="22" resetval="0x6" description="Receive data path equalization LUT VGA2 peaking control, entry 7" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_7_PREG" width="6" begin="21" end="16" resetval="0x6" description="Receive data path equalization LUT VGA1 peaking control, entry 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_6_PREG" width="6" begin="11" end="6" resetval="0x6" description="Receive data path equalization LUT VGA2 peaking control, entry 6" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_6_PREG" width="6" begin="5" end="0" resetval="0x6" description="Receive data path equalization LUT VGA1 peaking control, entry 6" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_GLUT9__DEQ_GLUT8_j" acronym="DEQ_GLUT9__DEQ_GLUT8_j" offset="0x41E0" width="32" description="Receive data path equalization LUT gain, entry 8 register. Offset = 41E0h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_9_PREG" width="6" begin="27" end="22" resetval="0x6" description="Receive data path equalization LUT VGA2 peaking control, entry 9" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_9_PREG" width="6" begin="21" end="16" resetval="0x6" description="Receive data path equalization LUT VGA1 peaking control, entry 9" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_8_PREG" width="6" begin="11" end="6" resetval="0x6" description="Receive data path equalization LUT VGA2 peaking control, entry 8" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_8_PREG" width="6" begin="5" end="0" resetval="0x6" description="Receive data path equalization LUT VGA1 peaking control, entry 8" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_GLUT11__DEQ_GLUT10_j" acronym="DEQ_GLUT11__DEQ_GLUT10_j" offset="0x41E4" width="32" description="Receive data path equalization LUT gain, entry 10 register. Offset = 41E4h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_11_PREG" width="6" begin="27" end="22" resetval="0x6" description="Receive data path equalization LUT VGA2 peaking control, entry 11" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_11_PREG" width="6" begin="21" end="16" resetval="0x6" description="Receive data path equalization LUT VGA1 peaking control, entry 11" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_10_PREG" width="6" begin="11" end="6" resetval="0x6" description="Receive data path equalization LUT VGA2 peaking control, entry 10" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_10_PREG" width="6" begin="5" end="0" resetval="0x6" description="Receive data path equalization LUT VGA1 peaking control, entry 10" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_GLUT13__DEQ_GLUT12_j" acronym="DEQ_GLUT13__DEQ_GLUT12_j" offset="0x41E8" width="32" description="Receive data path equalization LUT gain, entry 12 register. Offset = 41E8h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_13_PREG" width="6" begin="27" end="22" resetval="0x6" description="Receive data path equalization LUT VGA2 peaking control, entry 13" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_13_PREG" width="6" begin="21" end="16" resetval="0x6" description="Receive data path equalization LUT VGA1 peaking control, entry 13" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_12_PREG" width="6" begin="11" end="6" resetval="0x6" description="Receive data path equalization LUT VGA2 peaking control, entry 12" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_12_PREG" width="6" begin="5" end="0" resetval="0x6" description="Receive data path equalization LUT VGA1 peaking control, entry 12" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_GLUT15__DEQ_GLUT14_j" acronym="DEQ_GLUT15__DEQ_GLUT14_j" offset="0x41EC" width="32" description="Receive data path equalization LUT gain, entry 14 register. Offset = 41ECh + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_15_PREG" width="6" begin="27" end="22" resetval="0x6" description="Receive data path equalization LUT VGA2 peaking control, entry 15" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_15_PREG" width="6" begin="21" end="16" resetval="0x6" description="Receive data path equalization LUT VGA1 peaking control, entry 15" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_14_PREG" width="6" begin="11" end="6" resetval="0x6" description="Receive data path equalization LUT VGA2 peaking control, entry 14" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_14_PREG" width="6" begin="5" end="0" resetval="0x6" description="Receive data path equalization LUT VGA1 peaking control, entry 14" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_GLUT17__DEQ_GLUT16_j" acronym="DEQ_GLUT17__DEQ_GLUT16_j" offset="0x41F0" width="32" description="Receive data path equalization LUT gain, entry 16 register. Offset = 41F0h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_17_PREG" width="6" begin="27" end="22" resetval="0x8" description="Receive data path equalization LUT VGA2 peaking control, entry 17" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_17_PREG" width="6" begin="21" end="16" resetval="0x8" description="Receive data path equalization LUT VGA1 peaking control, entry 17" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_16_PREG" width="6" begin="11" end="6" resetval="0x6" description="Receive data path equalization LUT VGA2 peaking control, entry 16" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_16_PREG" width="6" begin="5" end="0" resetval="0x8" description="Receive data path equalization LUT VGA1 peaking control, entry 16" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_GLUT19__DEQ_GLUT18_j" acronym="DEQ_GLUT19__DEQ_GLUT18_j" offset="0x41F4" width="32" description="Receive data path equalization LUT gain, entry 18 register. Offset = 41F4h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_19_PREG" width="6" begin="27" end="22" resetval="0xA" description="Receive data path equalization LUT VGA2 peaking control, entry 19" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_19_PREG" width="6" begin="21" end="16" resetval="0xA" description="Receive data path equalization LUT VGA1 peaking control, entry 19" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_18_PREG" width="6" begin="11" end="6" resetval="0x8" description="Receive data path equalization LUT VGA2 peaking control, entry 18" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_18_PREG" width="6" begin="5" end="0" resetval="0xA" description="Receive data path equalization LUT VGA1 peaking control, entry 18" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_GLUT21__DEQ_GLUT20_j" acronym="DEQ_GLUT21__DEQ_GLUT20_j" offset="0x41F8" width="32" description="Receive data path equalization LUT gain, entry 20 register. Offset = 41F8h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_21_PREG" width="6" begin="27" end="22" resetval="0xC" description="Receive data path equalization LUT VGA2 peaking control, entry 21" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_21_PREG" width="6" begin="21" end="16" resetval="0xC" description="Receive data path equalization LUT VGA1 peaking control, entry 21" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_20_PREG" width="6" begin="11" end="6" resetval="0xA" description="Receive data path equalization LUT VGA2 peaking control, entry 20" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_20_PREG" width="6" begin="5" end="0" resetval="0xC" description="Receive data path equalization LUT VGA1 peaking control, entry 20" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_GLUT23__DEQ_GLUT22_j" acronym="DEQ_GLUT23__DEQ_GLUT22_j" offset="0x41FC" width="32" description="Receive data path equalization LUT gain, entry 22 register. Offset = 41FCh + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_23_PREG" width="6" begin="27" end="22" resetval="0xE" description="Receive data path equalization LUT VGA2 peaking control, entry 23" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_23_PREG" width="6" begin="21" end="16" resetval="0xE" description="Receive data path equalization LUT VGA1 peaking control, entry 23" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_22_PREG" width="6" begin="11" end="6" resetval="0xC" description="Receive data path equalization LUT VGA2 peaking control, entry 22" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_22_PREG" width="6" begin="5" end="0" resetval="0xE" description="Receive data path equalization LUT VGA1 peaking control, entry 22" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_GLUT25__DEQ_GLUT24_j" acronym="DEQ_GLUT25__DEQ_GLUT24_j" offset="0x4200" width="32" description="Receive data path equalization LUT gain, entry 24 register. Offset = 4200h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_25_PREG" width="6" begin="27" end="22" resetval="0x11" description="Receive data path equalization LUT VGA2 peaking control, entry 25" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_25_PREG" width="6" begin="21" end="16" resetval="0x11" description="Receive data path equalization LUT VGA1 peaking control, entry 25" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_24_PREG" width="6" begin="11" end="6" resetval="0xE" description="Receive data path equalization LUT VGA2 peaking control, entry 24" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_24_PREG" width="6" begin="5" end="0" resetval="0x11" description="Receive data path equalization LUT VGA1 peaking control, entry 24" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_GLUT27__DEQ_GLUT26_j" acronym="DEQ_GLUT27__DEQ_GLUT26_j" offset="0x4204" width="32" description="Receive data path equalization LUT gain, entry 26 register. Offset = 4204h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_27_PREG" width="6" begin="27" end="22" resetval="0x14" description="Receive data path equalization LUT VGA2 peaking control, entry 27" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_27_PREG" width="6" begin="21" end="16" resetval="0x14" description="Receive data path equalization LUT VGA1 peaking control, entry 27" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_26_PREG" width="6" begin="11" end="6" resetval="0x11" description="Receive data path equalization LUT VGA2 peaking control, entry 26" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_26_PREG" width="6" begin="5" end="0" resetval="0x14" description="Receive data path equalization LUT VGA1 peaking control, entry 26" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_GLUT29__DEQ_GLUT28_j" acronym="DEQ_GLUT29__DEQ_GLUT28_j" offset="0x4208" width="32" description="Receive data path equalization LUT gain, entry 28 register. Offset = 4208h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_29_PREG" width="6" begin="27" end="22" resetval="0x18" description="Receive data path equalization LUT VGA2 peaking control, entry 29" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_29_PREG" width="6" begin="21" end="16" resetval="0x18" description="Receive data path equalization LUT VGA1 peaking control, entry 29" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_28_PREG" width="6" begin="11" end="6" resetval="0x14" description="Receive data path equalization LUT VGA2 peaking control, entry 28" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_28_PREG" width="6" begin="5" end="0" resetval="0x18" description="Receive data path equalization LUT VGA1 peaking control, entry 28" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_GLUT31__DEQ_GLUT30_j" acronym="DEQ_GLUT31__DEQ_GLUT30_j" offset="0x420C" width="32" description="Receive data path equalization LUT gain, entry 30 register. Offset = 420Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_31_PREG" width="6" begin="27" end="22" resetval="0x1D" description="Receive data path equalization LUT VGA2 peaking control, entry 31" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_31_PREG" width="6" begin="21" end="16" resetval="0x1D" description="Receive data path equalization LUT VGA1 peaking control, entry 31" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2GAIN_30_PREG" width="6" begin="11" end="6" resetval="0x18" description="Receive data path equalization LUT VGA2 peaking control, entry 30" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1GAIN_30_PREG" width="6" begin="5" end="0" resetval="0x1D" description="Receive data path equalization LUT VGA1 peaking control, entry 30" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_ALUT1__DEQ_ALUT0_j" acronym="DEQ_ALUT1__DEQ_ALUT0_j" offset="0x4210" width="32" description="Receive data path equalization LUT attenuation, entry 0 register. Offset = 4210h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_1_PREG" width="6" begin="27" end="22" resetval="0x24" description="Receive data path equalization LUT VGA2 attenuation control, entry 1" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_1_PREG" width="6" begin="21" end="16" resetval="0x24" description="Receive data path equalization LUT VGA1 attenuation control, entry 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_0_PREG" width="6" begin="11" end="6" resetval="0x26" description="Receive data path equalization LUT VGA2 attenuation control, entry 0" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_0_PREG" width="6" begin="5" end="0" resetval="0x26" description="Receive data path equalization LUT VGA1 attenuation control, entry 0" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_ALUT3__DEQ_ALUT2_j" acronym="DEQ_ALUT3__DEQ_ALUT2_j" offset="0x4214" width="32" description="Receive data path equalization LUT attenuation, entry 2 register. Offset = 4214h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_3_PREG" width="6" begin="27" end="22" resetval="0x22" description="Receive data path equalization LUT VGA2 attenuation control, entry 3" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_3_PREG" width="6" begin="21" end="16" resetval="0x22" description="Receive data path equalization LUT VGA1 attenuation control, entry 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_2_PREG" width="6" begin="11" end="6" resetval="0x23" description="Receive data path equalization LUT VGA2 attenuation control, entry 2" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_2_PREG" width="6" begin="5" end="0" resetval="0x23" description="Receive data path equalization LUT VGA1 attenuation control, entry 2" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_ALUT5__DEQ_ALUT4_j" acronym="DEQ_ALUT5__DEQ_ALUT4_j" offset="0x4218" width="32" description="Receive data path equalization LUT attenuation, entry 4 register. Offset = 4218h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_5_PREG" width="6" begin="27" end="22" resetval="0x1F" description="Receive data path equalization LUT VGA2 attenuation control, entry 5" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_5_PREG" width="6" begin="21" end="16" resetval="0x1F" description="Receive data path equalization LUT VGA1 attenuation control, entry 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_4_PREG" width="6" begin="11" end="6" resetval="0x21" description="Receive data path equalization LUT VGA2 attenuation control, entry 4" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_4_PREG" width="6" begin="5" end="0" resetval="0x21" description="Receive data path equalization LUT VGA1 attenuation control, entry 4" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_ALUT7__DEQ_ALUT6_j" acronym="DEQ_ALUT7__DEQ_ALUT6_j" offset="0x421C" width="32" description="Receive data path equalization LUT attenuation, entry 6 register. Offset = 421Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_7_PREG" width="6" begin="27" end="22" resetval="0x19" description="Receive data path equalization LUT VGA2 attenuation control, entry 7" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_7_PREG" width="6" begin="21" end="16" resetval="0x19" description="Receive data path equalization LUT VGA1 attenuation control, entry 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_6_PREG" width="6" begin="11" end="6" resetval="0x1C" description="Receive data path equalization LUT VGA2 attenuation control, entry 6" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_6_PREG" width="6" begin="5" end="0" resetval="0x1C" description="Receive data path equalization LUT VGA1 attenuation control, entry 6" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_ALUT9__DEQ_ALUT8_j" acronym="DEQ_ALUT9__DEQ_ALUT8_j" offset="0x4220" width="32" description="Receive data path equalization LUT attenuation, entry 8 register. Offset = 4220h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_9_PREG" width="6" begin="27" end="22" resetval="0x14" description="Receive data path equalization LUT VGA2 attenuation control, entry 9" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_9_PREG" width="6" begin="21" end="16" resetval="0x14" description="Receive data path equalization LUT VGA1 attenuation control, entry 9" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_8_PREG" width="6" begin="11" end="6" resetval="0x16" description="Receive data path equalization LUT VGA2 attenuation control, entry 8" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_8_PREG" width="6" begin="5" end="0" resetval="0x16" description="Receive data path equalization LUT VGA1 attenuation control, entry 8" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_ALUT11__DEQ_ALUT10_j" acronym="DEQ_ALUT11__DEQ_ALUT10_j" offset="0x4224" width="32" description="Receive data path equalization LUT attenuation, entry 10 register. Offset = 4224h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_11_PREG" width="6" begin="27" end="22" resetval="0x10" description="Receive data path equalization LUT VGA2 attenuation control, entry 11" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_11_PREG" width="6" begin="21" end="16" resetval="0x10" description="Receive data path equalization LUT VGA1 attenuation control, entry 11" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_10_PREG" width="6" begin="11" end="6" resetval="0x12" description="Receive data path equalization LUT VGA2 attenuation control, entry 10" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_10_PREG" width="6" begin="5" end="0" resetval="0x12" description="Receive data path equalization LUT VGA1 attenuation control, entry 10" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_ALUT13__DEQ_ALUT12_j" acronym="DEQ_ALUT13__DEQ_ALUT12_j" offset="0x4228" width="32" description="Receive data path equalization LUT attenuation, entry 12 register. Offset = 4228h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_13_PREG" width="6" begin="27" end="22" resetval="0xC" description="Receive data path equalization LUT VGA2 attenuation control, entry 13" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_13_PREG" width="6" begin="21" end="16" resetval="0xC" description="Receive data path equalization LUT VGA1 attenuation control, entry 13" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_12_PREG" width="6" begin="11" end="6" resetval="0xE" description="Receive data path equalization LUT VGA2 attenuation control, entry 12" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_12_PREG" width="6" begin="5" end="0" resetval="0xE" description="Receive data path equalization LUT VGA1 attenuation control, entry 12" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_ALUT15__DEQ_ALUT14_j" acronym="DEQ_ALUT15__DEQ_ALUT14_j" offset="0x422C" width="32" description="Receive data path equalization LUT attenuation, entry 14 register. Offset = 422Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_15_PREG" width="6" begin="27" end="22" resetval="0x9" description="Receive data path equalization LUT VGA2 attenuation control, entry 15" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_15_PREG" width="6" begin="21" end="16" resetval="0x9" description="Receive data path equalization LUT VGA1 attenuation control, entry 15" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_14_PREG" width="6" begin="11" end="6" resetval="0xA" description="Receive data path equalization LUT VGA2 attenuation control, entry 14" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_14_PREG" width="6" begin="5" end="0" resetval="0xA" description="Receive data path equalization LUT VGA1 attenuation control, entry 14" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_ALUT17__DEQ_ALUT16_j" acronym="DEQ_ALUT17__DEQ_ALUT16_j" offset="0x4230" width="32" description="Receive data path equalization LUT attenuation, entry 16 register. Offset = 4230h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_17_PREG" width="6" begin="27" end="22" resetval="0x7" description="Receive data path equalization LUT VGA2 attenuation control, entry 17" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_17_PREG" width="6" begin="21" end="16" resetval="0x7" description="Receive data path equalization LUT VGA1 attenuation control, entry 17" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_16_PREG" width="6" begin="11" end="6" resetval="0x8" description="Receive data path equalization LUT VGA2 attenuation control, entry 16" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_16_PREG" width="6" begin="5" end="0" resetval="0x8" description="Receive data path equalization LUT VGA1 attenuation control, entry 16" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_ALUT19__DEQ_ALUT18_j" acronym="DEQ_ALUT19__DEQ_ALUT18_j" offset="0x4234" width="32" description="Receive data path equalization LUT attenuation, entry 18 register. Offset = 4234h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_19_PREG" width="6" begin="27" end="22" resetval="0x6" description="Receive data path equalization LUT VGA2 attenuation control, entry 19" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_19_PREG" width="6" begin="21" end="16" resetval="0x6" description="Receive data path equalization LUT VGA1 attenuation control, entry 19" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_18_PREG" width="6" begin="11" end="6" resetval="0x6" description="Receive data path equalization LUT VGA2 attenuation control, entry 18" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_18_PREG" width="6" begin="5" end="0" resetval="0x7" description="Receive data path equalization LUT VGA1 attenuation control, entry 18" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_ALUT21__DEQ_ALUT20_j" acronym="DEQ_ALUT21__DEQ_ALUT20_j" offset="0x4238" width="32" description="Receive data path equalization LUT attenuation, entry 20 register. Offset = 4238h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_21_PREG" width="6" begin="27" end="22" resetval="0x5" description="Receive data path equalization LUT VGA2 attenuation control, entry 21" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_21_PREG" width="6" begin="21" end="16" resetval="0x5" description="Receive data path equalization LUT VGA1 attenuation control, entry 21" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_20_PREG" width="6" begin="11" end="6" resetval="0x5" description="Receive data path equalization LUT VGA2 attenuation control, entry 20" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_20_PREG" width="6" begin="5" end="0" resetval="0x6" description="Receive data path equalization LUT VGA1 attenuation control, entry 20" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_ALUT23__DEQ_ALUT22_j" acronym="DEQ_ALUT23__DEQ_ALUT22_j" offset="0x423C" width="32" description="Receive data path equalization LUT attenuation, entry 22 register. Offset = 423Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_23_PREG" width="6" begin="27" end="22" resetval="0x4" description="Receive data path equalization LUT VGA2 attenuation control, entry 23" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_23_PREG" width="6" begin="21" end="16" resetval="0x4" description="Receive data path equalization LUT VGA1 attenuation control, entry 23" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_22_PREG" width="6" begin="11" end="6" resetval="0x4" description="Receive data path equalization LUT VGA2 attenuation control, entry 22" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_22_PREG" width="6" begin="5" end="0" resetval="0x5" description="Receive data path equalization LUT VGA1 attenuation control, entry 22" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_ALUT25__DEQ_ALUT24_j" acronym="DEQ_ALUT25__DEQ_ALUT24_j" offset="0x4240" width="32" description="Receive data path equalization LUT attenuation, entry 24 register. Offset = 4240h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_25_PREG" width="6" begin="27" end="22" resetval="0x3" description="Receive data path equalization LUT VGA2 attenuation control, entry 25" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_25_PREG" width="6" begin="21" end="16" resetval="0x3" description="Receive data path equalization LUT VGA1 attenuation control, entry 25" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_24_PREG" width="6" begin="11" end="6" resetval="0x3" description="Receive data path equalization LUT VGA2 attenuation control, entry 24" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_24_PREG" width="6" begin="5" end="0" resetval="0x4" description="Receive data path equalization LUT VGA1 attenuation control, entry 24" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_ALUT27__DEQ_ALUT26_j" acronym="DEQ_ALUT27__DEQ_ALUT26_j" offset="0x4244" width="32" description="Receive data path equalization LUT attenuation, entry 26 register. Offset = 4244h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_27_PREG" width="6" begin="27" end="22" resetval="0x2" description="Receive data path equalization LUT VGA2 attenuation control, entry 27" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_27_PREG" width="6" begin="21" end="16" resetval="0x2" description="Receive data path equalization LUT VGA1 attenuation control, entry 27" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_26_PREG" width="6" begin="11" end="6" resetval="0x2" description="Receive data path equalization LUT VGA2 attenuation control, entry 26" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_26_PREG" width="6" begin="5" end="0" resetval="0x3" description="Receive data path equalization LUT VGA1 attenuation control, entry 26" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_ALUT29__DEQ_ALUT28_j" acronym="DEQ_ALUT29__DEQ_ALUT28_j" offset="0x4248" width="32" description="Receive data path equalization LUT attenuation, entry 28 register. Offset = 4248h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_29_PREG" width="6" begin="27" end="22" resetval="0x1" description="Receive data path equalization LUT VGA2 attenuation control, entry 29" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_29_PREG" width="6" begin="21" end="16" resetval="0x1" description="Receive data path equalization LUT VGA1 attenuation control, entry 29" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_28_PREG" width="6" begin="11" end="6" resetval="0x1" description="Receive data path equalization LUT VGA2 attenuation control, entry 28" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_28_PREG" width="6" begin="5" end="0" resetval="0x2" description="Receive data path equalization LUT VGA1 attenuation control, entry 28" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_ALUT31__DEQ_ALUT30_j" acronym="DEQ_ALUT31__DEQ_ALUT30_j" offset="0x424C" width="32" description="Receive data path equalization LUT attenuation, entry 30 register. Offset = 424Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_31_PREG" width="6" begin="27" end="22" resetval="0x0" description="Receive data path equalization LUT VGA2 attenuation control, entry 31" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_31_PREG" width="6" begin="21" end="16" resetval="0x0" description="Receive data path equalization LUT VGA1 attenuation control, entry 31" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA2ATTEN_30_PREG" width="6" begin="11" end="6" resetval="0x0" description="Receive data path equalization LUT VGA2 attenuation control, entry 30" range="" rwaccess="RW"/>
    <bitfield id="DATGAIN_VGA1ATTEN_30_PREG" width="6" begin="5" end="0" resetval="0x1" description="Receive data path equalization LUT VGA1 attenuation control, entry 30" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_j" acronym="DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_j" offset="0x4250" width="32" description="Receive data path DFE tap control register. Offset = 4250h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATDFE_TAP0_THRESH_MNT_PREG" width="4" begin="23" end="20" resetval="0xA" description="Receive data path DFE tap 0 accumulator threshold for maintenance." range="" rwaccess="RW"/>
    <bitfield id="DATDFE_TAP0_THRESH_ACQ_PREG" width="4" begin="19" end="16" resetval="0xB" description="Receive data path DFE tap 0 accumulator threshold for acquisition." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SUM_TAP4STEPSIZE_PREG" width="2" begin="9" end="8" resetval="0x3" description="Receive data path DFE tap 4 feedback current trim:" range="" rwaccess="RW"/>
    <bitfield id="SUM_TAP3STEPSIZE_PREG" width="2" begin="7" end="6" resetval="0x3" description="Receive data path DFE tap 3 feedback current trim:" range="" rwaccess="RW"/>
    <bitfield id="SUM_TAP2STEPSIZE_PREG" width="2" begin="5" end="4" resetval="0x3" description="Receive data path DFE tap 2 feedback current trim:" range="" rwaccess="RW"/>
    <bitfield id="SUM_TAP1STEPSIZE_PREG" width="2" begin="3" end="2" resetval="0x1" description="Receive data path DFE tap 1 feedback current trim:" range="" rwaccess="RW"/>
    <bitfield id="SUM_TAP0STEPSIZE_PREG" width="2" begin="1" end="0" resetval="0x0" description="Receive data path DFE tap 0 feedback current trim:" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_DFETAP1__DEQ_DFETAP0_OVR_j" acronym="DEQ_DFETAP1__DEQ_DFETAP0_OVR_j" offset="0x4254" width="32" description="Receive data path DFE tap 0 override register. Offset = 4254h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATDFE_TAP1_THRESH_MNT_PREG" width="4" begin="23" end="20" resetval="0xA" description="Receive data path DFE tap 1 accumulator threshold for maintenance." range="" rwaccess="RW"/>
    <bitfield id="DATDFE_TAP1_THRESH_ACQ_PREG" width="4" begin="19" end="16" resetval="0xB" description="Receive data path DFE tap 1 accumulator threshold for acquisition." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATDFE_TAP0_OVREN_PREG" width="1" begin="8" end="8" resetval="0x0" description="Receive data path DFE tap 0 weight active high override enable." range="" rwaccess="RW"/>
    <bitfield id="DATDFE_TAP0_OVR_PREG" width="8" begin="7" end="0" resetval="0x0" description="When datdfe_tap0_ovren_preg is asserted high, this value overrides the tap 0 weight." range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_DFETAP2__DEQ_DFETAP1_OVR_j" acronym="DEQ_DFETAP2__DEQ_DFETAP1_OVR_j" offset="0x4258" width="32" description="Receive data path DFE tap 1 override register. Offset = 4258h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATDFE_TAP2_THRESH_MNT_PREG" width="4" begin="23" end="20" resetval="0xA" description="Receive data path DFE tap 2 accumulator threshold for maintenance." range="" rwaccess="RW"/>
    <bitfield id="DATDFE_TAP2_THRESH_ACQ_PREG" width="4" begin="19" end="16" resetval="0xB" description="Receive data path DFE tap 2 accumulator threshold for acquisition." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATDFE_TAP1_OVREN_PREG" width="1" begin="8" end="8" resetval="0x0" description="Receive data path DFE tap 1 weight active high override enable." range="" rwaccess="RW"/>
    <bitfield id="DATDFE_TAP1_OVR_PREG" width="8" begin="7" end="0" resetval="0x0" description="When datdfe_tap1_ovren_preg is asserted high, this value overrides the tap 1 weight." range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_DFETAP3__DEQ_DFETAP2_OVR_j" acronym="DEQ_DFETAP3__DEQ_DFETAP2_OVR_j" offset="0x425C" width="32" description="Receive data path DFE tap 2 override register. Offset = 425Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATDFE_TAP3_THRESH_MNT_PREG" width="4" begin="23" end="20" resetval="0xA" description="Receive data path DFE tap 3 accumulator threshold for maintenance." range="" rwaccess="RW"/>
    <bitfield id="DATDFE_TAP3_THRESH_ACQ_PREG" width="4" begin="19" end="16" resetval="0xB" description="Receive data path DFE tap 3 accumulator threshold for acquisition." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATDFE_TAP2_OVREN_PREG" width="1" begin="8" end="8" resetval="0x0" description="Receive data path DFE tap 2 weight active high override enable." range="" rwaccess="RW"/>
    <bitfield id="DATDFE_TAP2_OVR_PREG" width="8" begin="7" end="0" resetval="0x0" description="When datdfe_tap2_ovren_preg is asserted high, this value overrides the tap 2 weight." range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_DFETAP4_PREG__DEQ_DFETAP3_OVR_j" acronym="DEQ_DFETAP4_PREG__DEQ_DFETAP3_OVR_j" offset="0x4260" width="32" description="Receive data path DFE tap 3 override register. Offset = 4260h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATDFE_TAP4_THRESH_MNT_PREG" width="4" begin="23" end="20" resetval="0xA" description="Receive data path DFE tap 4 accumulator threshold for maintenance." range="" rwaccess="RW"/>
    <bitfield id="DATDFE_TAP4_THRESH_ACQ_PREG" width="4" begin="19" end="16" resetval="0xB" description="Receive data path DFE tap 4 accumulator threshold for acquisition." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATDFE_TAP3_OVREN_PREG" width="1" begin="8" end="8" resetval="0x0" description="Receive data path DFE tap 3 weight active high override enable." range="" rwaccess="RW"/>
    <bitfield id="DATDFE_TAP3_OVR_PREG" width="8" begin="7" end="0" resetval="0x0" description="When datdfe_tap3_ovren_preg is asserted high, this value overrides the tap 3 weight." range="" rwaccess="RW"/>
  </register>
  <register id="DATDFE_TAPCAP_THRESH_PREG__DEQ_DFETAP4_OVR_j" acronym="DATDFE_TAPCAP_THRESH_PREG__DEQ_DFETAP4_OVR_j" offset="0x4264" width="32" description="Receive data path DFE tap 4 override register. Offset = 4264h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATDFE_TAPCAP_THRESH_PREG" width="12" begin="27" end="16" resetval="0xFFF" description="Threshold for capping the sum of the receive data path DFE tap magnitudes." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATDFE_TAP4_OVREN_PREG" width="1" begin="8" end="8" resetval="0x0" description="Receive data path DFE tap 4 weight active high override enable." range="" rwaccess="RW"/>
    <bitfield id="DATDFE_TAP4_OVR_PREG" width="8" begin="7" end="0" resetval="0x0" description="When datdfe_tap4_ovren_preg is asserted high, this value overrides the tap 4 weight." range="" rwaccess="RW"/>
  </register>
  <register id="DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_j" acronym="DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_j" offset="0x4268" width="32" description="DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG Offset = 4268h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFE_TAU_TRAINING_MASK_PREG" width="1" begin="25" end="25" resetval="0x0" description="When set to 1'b0, the tau training will be paused during rx_eq_training_data_valid deassertion and during detection of 1010 pattern occurs with dfe_en_1010_ignore_modeX_preg is asserted." range="" rwaccess="RW"/>
    <bitfield id="DFE_DATGAIN_TRAINING_MASK_PREG" width="1" begin="24" end="24" resetval="0x0" description="When set to 1'b0, the data path gain training will be paused during rx_eq_training_data_valid deassertion and during detection of 1010 pattern occurs with dfe_en_1010_ignore_modeX_preg is asserted." range="" rwaccess="RW"/>
    <bitfield id="DFE_DATOFF_TRAINING_MASK_PREG" width="1" begin="23" end="23" resetval="0x0" description="When set to 1'b0, the data path offset training will be paused during rx_eq_training_data_valid deassertion and during detection of 1010 pattern occurs with dfe_en_1010_ignore_modeX_preg is asserted." range="" rwaccess="RW"/>
    <bitfield id="DFE_DATDFE4_TRAINING_MASK_PREG" width="1" begin="22" end="22" resetval="0x0" description="When set to 1'b0, the DFE tap 4 training will be paused during rx_eq_training_data_valid deassertion and during detection of 1010 pattern occurs with dfe_en_1010_ignore_modeX_preg is asserted." range="" rwaccess="RW"/>
    <bitfield id="DFE_DATDFE3_TRAINING_MASK_PREG" width="1" begin="21" end="21" resetval="0x0" description="When set to 1'b0, the DFE tap 3 training will be paused during rx_eq_training_data_valid deassertion and during detection of 1010 pattern occurs with dfe_en_1010_ignore_modeX_preg is asserted." range="" rwaccess="RW"/>
    <bitfield id="DFE_DATDFE2_TRAINING_MASK_PREG" width="1" begin="20" end="20" resetval="0x0" description="When set to 1'b0, the DFE tap 2 training will be paused during rx_eq_training_data_valid deassertion and during detection of 1010 pattern occurs with dfe_en_1010_ignore_modeX_preg is asserted." range="" rwaccess="RW"/>
    <bitfield id="DFE_DATDFE1_TRAINING_MASK_PREG" width="1" begin="19" end="19" resetval="0x0" description="When set to 1'b0, the DFE tap 1 training will be paused during rx_eq_training_data_valid deassertion and during detection of 1010 pattern occurs with dfe_en_1010_ignore_modeX_preg is asserted." range="" rwaccess="RW"/>
    <bitfield id="DFE_DATDFE0_TRAINING_MASK_PREG" width="1" begin="18" end="18" resetval="0x0" description="When set to 1'b0, the DFE tap 0 training will be paused during rx_eq_training_data_valid deassertion and during detection of 1010 pattern occurs with dfe_en_1010_ignore_modeX_preg is asserted." range="" rwaccess="RW"/>
    <bitfield id="DFE_PRECUR_TRAINING_MASK_PREG" width="1" begin="17" end="17" resetval="0x0" description="When set to 1'b0, the far-end transmit pre cursor training will be paused during rx_eq_training_data_valid deassertion and during detection of 1010 pattern occurs with dfe_en_1010_ignore_modeX_preg is asserted." range="" rwaccess="RW"/>
    <bitfield id="DFE_FALSEEYE_TRAINING_MASK_PREG" width="1" begin="16" end="16" resetval="0x0" description="When set to 1'b0, false eye detection will be paused during rx_eq_training_data_valid deassertion and during detection of 1010 pattern occurs with dfe_en_1010_ignore_modeX_preg is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFE_EN_1010_IGNORE_MODE3_PREG" width="1" begin="12" end="12" resetval="0x0" description="Active high enable for the DFE ignore 1010 function when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFE_EN_1010_IGNORE_MODE2_PREG" width="1" begin="8" end="8" resetval="0x0" description="Active high enable for the DFE ignore 1010 function when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFE_EN_1010_IGNORE_MODE1_PREG" width="1" begin="4" end="4" resetval="0x0" description="Active high enable for the DFE ignore 1010 function when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFE_EN_1010_IGNORE_MODE0_PREG" width="1" begin="0" end="0" resetval="0x0" description="Active high enable for the DFE ignore 1010 function when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
  </register>
  <register id="DFE_EN_1010_IGNORE_DIAG_PREG_j" acronym="DFE_EN_1010_IGNORE_DIAG_PREG_j" offset="0x426C" width="32" description="DFE_EN_1010_IGNORE_DIAG_PREG Offset = 426Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFE_1010_DIAGCNTR_VAL" width="7" begin="7" end="1" resetval="0x0" description="Indicates how many 1010.. or 0101.. pattern words are detected" range="" rwaccess="R"/>
    <bitfield id="DFE_1010_DIAGCNTR_EN_PREG" width="1" begin="0" end="0" resetval="0x0" description="Level sensitive diagnostic bit: When de-asserted, counter will be cleared and will not advance." range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_PRECUR_PREG_j" acronym="DEQ_PRECUR_PREG_j" offset="0x4270" width="32" description="Receive data path far-end transmit precursor equalization control register. Offset = 4270h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRECUR_THRESH_PREG" width="4" begin="3" end="0" resetval="0x8" description="Receive data path far-end transmit precursor equalization accumulator threshold." range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_j" acronym="DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_j" offset="0x4280" width="32" description="Receive data path far-end transmit postcursor equalization control register. Offset = 4280h + (j * 400h); where j = 0h to 1h">
    <bitfield id="POSTCUR_INCR_TAP0SGN_PREG" width="1" begin="31" end="31" resetval="0x1" description="Receive data path far-end transmit postcursor equalization increment request tap 0 threshold sign." range="" rwaccess="RW"/>
    <bitfield id="POSTCUR_INCR_TAP0MAG_PREG" width="7" begin="30" end="24" resetval="0x40" description="Receive data path far-end transmit postcursor equalization increment request tap 0 threshold unsigned binary encoded magnitude." range="" rwaccess="RW"/>
    <bitfield id="POSTCUR_INCR_TAP1SGN_PREG" width="1" begin="23" end="23" resetval="0x0" description="Receive data path far-end transmit postcursor equalization increment request tap 1 threshold sign." range="" rwaccess="RW"/>
    <bitfield id="POSTCUR_INCR_TAP1MAG_PREG" width="7" begin="22" end="16" resetval="0x3" description="Receive data path far-end transmit postcursor equalization increment request tap 1 threshold unsigned binary encoded magnitude." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="POSTCUR_INCR_GAIN_PREG" width="5" begin="9" end="5" resetval="0x14" description="Receive data path far-end transmit postcursor equalization increment request gain threshold." range="" rwaccess="RW"/>
    <bitfield id="POSTCUR_DECR_GAIN_PREG" width="5" begin="4" end="0" resetval="0x1B" description="Receive data path far-end transmit postcursor equalization decrement request gain threshold." range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_POSTCUR_DECR_PREG_j" acronym="DEQ_POSTCUR_DECR_PREG_j" offset="0x4284" width="32" description="Receive data path far-end transmit postcursor equalization decrement control register. Offset = 4284h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="POSTCUR_DECR_TAP0SGN_PREG" width="1" begin="15" end="15" resetval="0x1" description="Receive data path far-end transmit postcursor equalization decrement request tap 0 threshold sign." range="" rwaccess="RW"/>
    <bitfield id="POSTCUR_DECR_TAP0MAG_PREG" width="7" begin="14" end="8" resetval="0x1" description="Receive data path far-end transmit postcursor equalization decrement request tap 0 threshold unsigned binary encoded magnitude." range="" rwaccess="RW"/>
    <bitfield id="POSTCUR_DECR_TAP1SGN_PREG" width="1" begin="7" end="7" resetval="0x0" description="Receive data path far-end transmit postcursor equalization decrement request tap 1 threshold sign." range="" rwaccess="RW"/>
    <bitfield id="POSTCUR_DECR_TAP1MAG_PREG" width="7" begin="6" end="0" resetval="0x5" description="Receive data path far-end transmit postcursor equalization decrement request tap 1 threshold unsigned binary encoded magnitude." range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_FALSEEYE_CTRL_PREG_j" acronym="DEQ_FALSEEYE_CTRL_PREG_j" offset="0x4290" width="32" description="Receive data path equalization (DEQ) false eye control register. Offset = 4290h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FALSEEYE_KICKVAL_PREG" width="6" begin="13" end="8" resetval="0x20" description="Receive data path equalization (DEQ) false eye detection phase kick amplitude." range="" rwaccess="RW"/>
    <bitfield id="FALSEEYE_DISABLE_PREG" width="1" begin="7" end="7" resetval="0x0" description="Receive data path equalization (DEQ) false eye detection active high disable." range="" rwaccess="RW"/>
    <bitfield id="FALSEEYE_BW_PREG" width="2" begin="6" end="5" resetval="0x2" description="Receive data path equalization (DEQ) false eye detection bandwidth selection." range="" rwaccess="RW"/>
    <bitfield id="FALSEEYE_THRESH_PREG" width="5" begin="4" end="0" resetval="0xC" description="Receive data path equalization (DEQ) false eye detection binary encoded threshold." range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_TAU_CTRL1_FAST_MAINT_PREG_j" acronym="DEQ_TAU_CTRL1_FAST_MAINT_PREG_j" offset="0x429C" width="32" description="Receive data path equalization (DEQ) fast maintenance tau training control register 1. Offset = 429Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TAU_DISABLE_FAST_MAINT_PREG" width="1" begin="30" end="30" resetval="0x0" description="Receive data path equalization (DEQ) fast maintenance tau algorithm active high disable." range="" rwaccess="RW"/>
    <bitfield id="TAU_FAST_MAINT_TIME_PREG" width="4" begin="29" end="26" resetval="0x3" description="Receive data path equalization (DEQ) fast maintenance tau algorithm accumulation time." range="" rwaccess="RW"/>
    <bitfield id="TAU_FAST_MAINT_THRESH_PREG" width="10" begin="25" end="16" resetval="0x1" description="Receive data path equalization (DEQ) fast maintainance tau algorithm accumulation threshold." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG_j" acronym="DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG_j" offset="0x42A0" width="32" description="Receive data path equalization (DEQ) slow maintenance tau training control register 1. Offset = 42A0h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TAU_DELTAMAX_PREG" width="6" begin="29" end="24" resetval="0x1C" description="Receive data path equalization (DEQ) tau algorithm maximum delta from EPI to DPI." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TAU_DELTAMIN_PREG" width="6" begin="21" end="16" resetval="0x4" description="Receive data path equalization (DEQ) tau algorithm minimum delta from EPI to DPI." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TAU_DISABLE_SLOW_MAINT_PREG" width="1" begin="14" end="14" resetval="0x0" description="Receive data path equalization (DEQ) slow maintenance tau algorithm active high disable." range="" rwaccess="RW"/>
    <bitfield id="TAU_SLOW_MAINT_TIME_PREG" width="4" begin="13" end="10" resetval="0xF" description="Receive data path equalization (DEQ) slow maintenance tau algorithm accumulation time" range="" rwaccess="RW"/>
    <bitfield id="TAU_SLOW_MAINT_THRESH_PREG" width="10" begin="9" end="0" resetval="0x40" description="Receive data path equalization (DEQ) slow maintenance tau algorithm accumulation threshold." range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_j" acronym="DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_j" offset="0x42A4" width="32" description="DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG Offset = 42A4h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BLK_TAU_DELTAMAX_PREG" width="6" begin="29" end="24" resetval="0xE" description="Receive data path equalization (DEQ) tau algorithm's maximum delta from EPI to DPI used for block TAU acquisition and apparent center." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BLK_TAU_DELTAMIN_PREG" width="6" begin="21" end="16" resetval="0x2" description="Receive data path equalization (DEQ) tau algorithm's minimum delta from EPI to DPI used for block TAU acquisition and apparent center." range="" rwaccess="RW"/>
    <bitfield id="TAU_MODE_PREG" width="2" begin="15" end="14" resetval="0x0" description="TAU mode register" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="13" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MV_DPI_ACCUM_EQ_PREG" width="1" begin="8" end="8" resetval="0x0" description="Move DPI to the left if (r_accum_a is equal to r_accum_b) and (r_delta is less than equal to tau_deltamin_preg) if this bit is set to 1'b1, else don't move DPI." range="" rwaccess="RW"/>
    <bitfield id="CONCURRENT_EPIOFFSET_PREG" width="4" begin="7" end="4" resetval="0x0" description="Receive data path equalization (DEQ) tau algorithm 4 bit signed offset for EPI used in concurrent, eyesurf, and rx margining." range="" rwaccess="RW"/>
    <bitfield id="TAU_EPIOFFSET_PREG" width="4" begin="3" end="0" resetval="0x0" description="Receive data path equalization (DEQ) tau algorithm 4 bit signed offset for EPI used tau opertions." range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_OPENEYE_CTRL_PREG_j" acronym="DEQ_OPENEYE_CTRL_PREG_j" offset="0x42B0" width="32" description="Receive data path equalization (DEQ) open eye algorithms control register. Offset = 42B0h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="OPENEYE_DATABLANKEN_PREG" width="1" begin="14" end="14" resetval="0x1" description="Receive data path equalization (DEQ) open eye data blank active high enable." range="" rwaccess="RW"/>
    <bitfield id="OPENEYE_DISABLE_PREG" width="1" begin="13" end="13" resetval="0x0" description="Receive data path equalization (DEQ) open eye tau algorithm active high disable." range="" rwaccess="RW"/>
    <bitfield id="OPENEYE_TAU_SARCNTSEL_PREG" width="2" begin="12" end="11" resetval="0x2" description="Receive data path equalization (DEQ) open eye tau algorithm SAR count selection." range="" rwaccess="RW"/>
    <bitfield id="OPENEYE_TAU_PICNTSEL_PREG" width="2" begin="10" end="9" resetval="0x2" description="Receive data path equalization (DEQ) open eye tau algorithm PI step count selection." range="" rwaccess="RW"/>
    <bitfield id="OPENEYE_GAIN_ITERCNT_PREG" width="6" begin="8" end="3" resetval="0x3F" description="Open eye gain iteration count" range="" rwaccess="RW"/>
    <bitfield id="OPENEYE_GAIN_TIME_PREG" width="3" begin="2" end="0" resetval="0x5" description="Open eye gain accumulation time." range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_j" acronym="DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_j" offset="0x42C0" width="32" description="Receive data path equalization (DEQ) PI override register. Offset = 42C0h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PICTRL_HIRES_PREG" width="1" begin="21" end="21" resetval="0x1" description="DPI and EPI high resolution enable:" range="" rwaccess="RW"/>
    <bitfield id="PICTRL_STEPSIZE_PREG" width="2" begin="20" end="19" resetval="0x0" description="DPI and EPI step size selection." range="" rwaccess="RW"/>
    <bitfield id="PICTRL_SETTLE_PREG" width="3" begin="18" end="16" resetval="0x3" description="DPI and EPI control settling time." range="" rwaccess="RW"/>
    <bitfield id="EPI_OVREN_PREG" width="1" begin="15" end="15" resetval="0x0" description="EPI phase active high override enable." range="" rwaccess="RW"/>
    <bitfield id="EPI_OVR_PREG" width="7" begin="14" end="8" resetval="0x0" description="When epi_ovren_preg is asserted high, this value will override the data path EPI binary phase." range="" rwaccess="RW"/>
    <bitfield id="DPI_OVREN_PREG" width="1" begin="7" end="7" resetval="0x0" description="DPI phase active high override enable." range="" rwaccess="RW"/>
    <bitfield id="DPI_OVR_PREG" width="7" begin="6" end="0" resetval="0x0" description="When dpi_ovren_preg is asserted high, this value will override the data path DPI binary phase." range="" rwaccess="RW"/>
  </register>
  <register id="CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_j" acronym="CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_j" offset="0x42D0" width="32" description="CPI calibration control and status register. Offset = 42D0h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_CAP_STARTCODE_MODE3_PREG" width="7" begin="30" end="24" resetval="0x27" description="This value is used as the starting code for subsequent CPI calibrations (capacitor) when xcvr_standard_mode_ln{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_CAP_STARTCODE_MODE2_PREG" width="7" begin="22" end="16" resetval="0x27" description="This value is used as the starting code for subsequent CPI calibrations(capacitor) when xcvr_standard_mode_ln{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="CPICAL_RUN_PREG" width="1" begin="15" end="15" resetval="0x0" description="CPI calibration manual initiation active high enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_CLKBUFEN_OVREN_PREG" width="1" begin="11" end="11" resetval="0x0" description="overide enable for cpi cal clock buf enable" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_CLKBUFEN_OVRVAL_PREG" width="1" begin="10" end="10" resetval="0x0" description="overide value for cpi cal clock buf enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_CALEN_FORCE_PREG" width="1" begin="8" end="8" resetval="0x0" description="CPI analog module calen force." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CPICAL_CAP_OVR_PREG__CPICAL_CAP_STARTCODE_MODE01_PREG_j" acronym="CPICAL_CAP_OVR_PREG__CPICAL_CAP_STARTCODE_MODE01_PREG_j" offset="0x42D4" width="32" description="CPI calibration (capacitor) starting code register for xcvr_standard_mode 0 and 1. Offset = 42D4h + (j * 400h); where j = 0h to 1h">
    <bitfield id="CPICAL_CAP_OVREN_PREG" width="1" begin="31" end="31" resetval="0x0" description="CPI calibration (capacitor) override active high enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="30" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_CAP_OVRVAL_PREG" width="7" begin="22" end="16" resetval="0x0" description="When cpical_cap_ovren_preg is asserted high, this value is used by the CPI rather than the calibration engine result." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_CAP_STARTCODE_MODE1_PREG" width="7" begin="14" end="8" resetval="0x27" description="This value is used as the starting code for subsequent CPI calibrations(capacitor) when xcvr_standard_mode_ln{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_CAP_STARTCODE_MODE0_PREG" width="7" begin="6" end="0" resetval="0x27" description="This value is used as the starting code for subsequent CPI calibrations(capacitor) when xcvr_standard_mode_ln{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
  </register>
  <register id="CPICAL_CAP_ITERTMR_PREG__CPICAL_CAP_INITTMR_PREG_j" acronym="CPICAL_CAP_ITERTMR_PREG__CPICAL_CAP_INITTMR_PREG_j" offset="0x42D8" width="32" description="CPI calibration(capacitor) initial delay register. Offset = 42D8h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_CAP_ITERTMR_PREG" width="12" begin="27" end="16" resetval="0x80" description="CPI calibration(capacitor) iteration wait timer to allow the analog circuits to settle to the new frequency after a calibration code change." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_CAP_INITTMR_PREG" width="12" begin="11" end="0" resetval="0x2EE" description="CPI calibration(capacitor) initial wait timer to allow the analog circuits to settle on initiation of the calibration sequence." range="" rwaccess="RW"/>
  </register>
  <register id="CPICAL_TMRVAL_MODE2_PREG__CPICAL_TMRVAL_MODE3_PREG_j" acronym="CPICAL_TMRVAL_MODE2_PREG__CPICAL_TMRVAL_MODE3_PREG_j" offset="0x42DC" width="32" description="CPI calibration mode3 evaluation time register Offset = 42DCh + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_TMRVAL_MODE2_PREG" width="13" begin="28" end="16" resetval="0x800" description="This value sets the Lane Standards Decoder frequency evaluation time." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_TMRVAL_MODE3_PREG" width="13" begin="12" end="0" resetval="0x400" description="This value sets the Lane Standards Decoder frequency evaluation time." range="" rwaccess="RW"/>
  </register>
  <register id="CPICAL_TMRVAL_MODE0_PREG__CPICAL_TMRVAL_MODE1_PREG_j" acronym="CPICAL_TMRVAL_MODE0_PREG__CPICAL_TMRVAL_MODE1_PREG_j" offset="0x42E0" width="32" description="CPI calibration mode1 evaluation time register Offset = 42E0h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_TMRVAL_MODE0_PREG" width="13" begin="28" end="16" resetval="0xCC0" description="This value sets the Lane Standards Decoder frequency evaluation time." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_TMRVAL_MODE1_PREG" width="13" begin="12" end="0" resetval="0x660" description="This value sets the Lane Standards Decoder frequency evaluation time." range="" rwaccess="RW"/>
  </register>
  <register id="CPICAL_PICNT_MODE2_PREG__CPICAL_PICNT_MODE3_PREG_j" acronym="CPICAL_PICNT_MODE2_PREG__CPICAL_PICNT_MODE3_PREG_j" offset="0x42E4" width="32" description="CPI calibration PI clock cnt, mode 3 register. Offset = 42E4h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_PICNT_MODE2_PREG" width="12" begin="27" end="16" resetval="0x1FF" description="This value sets the Lane Standards Decoder PI clock counter expected value when xcvr_standard_mode_ln{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_PICNT_MODE3_PREG" width="12" begin="11" end="0" resetval="0x1FF" description="This value sets the Lane Standards Decoder PI clock counter expected value when xcvr_standard_mode_ln{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
  </register>
  <register id="CPICAL_PICNT_MODE0_PREG__CPICAL_PICNT_MODE1_PREG_j" acronym="CPICAL_PICNT_MODE0_PREG__CPICAL_PICNT_MODE1_PREG_j" offset="0x42E8" width="32" description="CPI calibration PI clock cnt, mode 1 register. Offset = 42E8h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_PICNT_MODE0_PREG" width="12" begin="27" end="16" resetval="0x1FD" description="This value sets the Lane Standards Decoder PI clock counter expected value when xcvr_standard_mode_ln{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_PICNT_MODE1_PREG" width="12" begin="11" end="0" resetval="0x1FD" description="This value sets the Lane Standards Decoder PI clock counter expected value when xcvr_standard_mode_ln{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
  </register>
  <register id="CPICAL_STATUS_PREG_j" acronym="CPICAL_STATUS_PREG_j" offset="0x42EC" width="32" description="Fine PI calibration control and status register Offset = 42ECh + (j * 400h); where j = 0h to 1h">
    <bitfield id="CPICAL_RES_CODE" width="8" begin="31" end="24" resetval="0x19" description="CPI calibration resistor code." range="" rwaccess="R"/>
    <bitfield id="CPICAL_CAP_CODE" width="7" begin="23" end="17" resetval="0x27" description="CPI calibration capacitor code." range="" rwaccess="R"/>
    <bitfield id="CPICAL_DONE" width="1" begin="16" end="16" resetval="0x0" description="CPI calibration active high complete flag." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="R"/>
  </register>
  <register id="CPICAL_OFFSET_PREG_j" acronym="CPICAL_OFFSET_PREG_j" offset="0x42F0" width="32" description="CPI calibration offset register(resistor and capacitor) Offset = 42F0h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_RES_OFFSET_PREG" width="5" begin="15" end="11" resetval="0x0" description="Twos compliment offset to be added to the calibrated course code sent to the CPI ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_CAP_OFFSET_WR_TOGGLE_PREG" width="1" begin="5" end="5" resetval="0x0" description="Cal (cap)Offset write toggle bit" range="" rwaccess="W"/>
    <bitfield id="CPICAL_CAP_OFFSET_PREG" width="5" begin="4" end="0" resetval="0x0" description="Twos compliment offset to be added to the calibrated course code sent to the CPI." range="" rwaccess="RW"/>
  </register>
  <register id="CPI_OUTBUF_RATESEL_PREG_j" acronym="CPI_OUTBUF_RATESEL_PREG_j" offset="0x42F8" width="32" description="CPI output buffers BW control Offset = 42F8h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPI_OUTBUF_RATESEL_MODE3_PREG" width="2" begin="7" end="6" resetval="0x3" description="CPI output buffers BW control when xcvr_standard_mode_ln{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="CPI_OUTBUF_RATESEL_MODE2_PREG" width="2" begin="5" end="4" resetval="0x1" description="CPI output buffers BW control when xcvr_standard_mode_ln{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="CPI_OUTBUF_RATESEL_MODE1_PREG" width="2" begin="3" end="2" resetval="0x1" description="CPI output buffers BW control when xcvr_standard_mode_ln{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="CPI_OUTBUF_RATESEL_MODE0_PREG" width="2" begin="1" end="0" resetval="0x0" description="CPI output buffers BW control when xcvr_standard_mode_ln{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
  </register>
  <register id="CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_j" acronym="CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_j" offset="0x42FC" width="32" description="CPI res bias Offset = 42FCh + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPI_IDIVTRIM_PREG" width="3" begin="21" end="19" resetval="0x3" description="bias current magnitude controll" range="" rwaccess="RW"/>
    <bitfield id="CPI_IPTATTRIM_PREG" width="3" begin="18" end="16" resetval="0x5" description="ptat percentage control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPI_RESBIAS_BIN_MODE3_PREG" width="3" begin="11" end="9" resetval="0x5" description="CPI res bias when xcvr_standard_mode_ln{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="CPI_RESBIAS_BIN_MODE2_PREG" width="3" begin="8" end="6" resetval="0x4" description="CPI res bias when xcvr_standard_mode_ln{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="CPI_RESBIAS_BIN_MODE1_PREG" width="3" begin="5" end="3" resetval="0x4" description="CPI res bias when xcvr_standard_mode_ln{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="CPI_RESBIAS_BIN_MODE0_PREG" width="3" begin="2" end="0" resetval="0x4" description="CPI res bias when xcvr_standard_mode_ln{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
  </register>
  <register id="CPI_R2DEC_OVR_PREG__CPI_R1DEC_OVR_PREG_j" acronym="CPI_R2DEC_OVR_PREG__CPI_R1DEC_OVR_PREG_j" offset="0x4300" width="32" description="CPI_R2DEC_OVR_PREG__CPI_R1DEC_OVR_PREG Offset = 4300h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_R2DEC_OVR_VAL_PREG" width="12" begin="27" end="16" resetval="0x0" description="Overide value for cpi cal resistor decoder 2 output" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_RDEC_OVR_EN_PREG" width="1" begin="15" end="15" resetval="0x0" description="Overide enable for cpi cal resistor decoder 1 /2 (r1dec and r2dec) outputs." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_R1DEC_OVR_VAL_PREG" width="12" begin="11" end="0" resetval="0x0" description="Overide value for cpi cal resistor decoder 1 output" range="" rwaccess="RW"/>
  </register>
  <register id="CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG_j" acronym="CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG_j" offset="0x4304" width="32" description="CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG Offset = 4304h + (j * 400h); where j = 0h to 1h">
    <bitfield id="CPICAL_RES_STARTCODE_MODE3_PREG" width="8" begin="31" end="24" resetval="0x32" description="This value is used as the starting code for subsequent CPI calibrations (resistor) when xcvr_standard_mode_ln{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="CPICAL_RES_STARTCODE_MODE2_PREG" width="8" begin="23" end="16" resetval="0x32" description="This value is used as the starting code for subsequent CPI calibrations(resistor) when xcvr_standard_mode_ln{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="CPICAL_RES_INCR_PREG" width="4" begin="15" end="12" resetval="0x4" description="CPI calibration Resistor code steps up by this value while incrementing the code." range="" rwaccess="RW"/>
    <bitfield id="CPICAL_RES_DECR_PREG" width="4" begin="11" end="8" resetval="0x1" description="CPI calibration Resistor code steps down by this value while decrementing the code." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_CAP_DECR_PREG" width="4" begin="3" end="0" resetval="0x1" description="CPI calibration Capacitor code steps down by this value while decrementing the code." range="" rwaccess="RW"/>
  </register>
  <register id="CPICAL_RES_INITTMR_PREG__CPICAL_RES_STARTCODE_MODE01_PREG_j" acronym="CPICAL_RES_INITTMR_PREG__CPICAL_RES_STARTCODE_MODE01_PREG_j" offset="0x4308" width="32" description="CPI calibration (resisitor) starting code register for xcvr_standard_mode 0 and 1. Offset = 4308h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_RES_INITTMR_PREG" width="12" begin="27" end="16" resetval="0x2EE" description="CPI calibration(resistor) initial wait timer to allow the analog circuits to settle on initiation of the calibration sequence." range="" rwaccess="RW"/>
    <bitfield id="CPICAL_RES_STARTCODE_MODE1_PREG" width="8" begin="15" end="8" resetval="0x32" description="This value is used as the starting code for subsequent CPI calibrations (resistor) when xcvr_standard_mode_ln{15:0}[2:0] is 3'b0001" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_RES_STARTCODE_MODE0_PREG" width="8" begin="7" end="0" resetval="0x32" description="This value is used as the starting code for subsequent CPI calibrations(resistor) when xcvr_standard_mode_ln{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
  </register>
  <register id="EPI_CTRL_PREG__CPICAL_RES_ITERTMR_PREG_j" acronym="EPI_CTRL_PREG__CPICAL_RES_ITERTMR_PREG_j" offset="0x430C" width="32" description="CPI calibration(resisitor)iteration delay register. Offset = 430Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EPIDEC_EN_OVR_PREG" width="1" begin="17" end="17" resetval="0x1" description="EPI IDDQ style PSC enable override:" range="" rwaccess="RW"/>
    <bitfield id="EPATHPWRISO_EN_PREG" width="1" begin="16" end="16" resetval="0x0" description="EPI power island manual active high enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPICAL_RES_ITERTMR_PREG" width="12" begin="11" end="0" resetval="0x80" description="CPI calibration(resistor) iteration wait timer to allow the analog circuits to settle to the new frequency after a calibration code change." range="" rwaccess="RW"/>
  </register>
  <register id="LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG_j" acronym="LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG_j" offset="0x4310" width="32" description="LFPS Detector Support Register Offset = 4310h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LFPSFILT_MD_COUNT_PREG" width="5" begin="20" end="16" resetval="0x5" description="Minimum pulse distance counter value (MD):" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LFPSFILT_DISABLE_PULSE_NONE_MD_CHK_PREG" width="1" begin="12" end="12" resetval="0x0" description="When asserted the MD check using pulse_none is disabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LFPSDET_OVREN_PREG" width="1" begin="9" end="9" resetval="0x0" description="LFPS detect active high analog override enable." range="" rwaccess="RW"/>
    <bitfield id="LFPSDET_OVRVAL_PREG" width="1" begin="8" end="8" resetval="0x0" description="When lfpsdet_ovren_preg is asserted high, this value drives the filter rather than the analog circuit result." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LFPSDET_VTHRESH_PREG" width="3" begin="2" end="0" resetval="0x3" description="Voltage threshold control." range="" rwaccess="RW"/>
  </register>
  <register id="LFPSFILT_RD_PREG__LFPSFILT_NS_PREG_j" acronym="LFPSFILT_RD_PREG__LFPSFILT_NS_PREG_j" offset="0x4314" width="32" description="LFPS Detection Filter No Signal Counter Register Offset = 4314h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LFPSFILT_RD_COUNT_PREG" width="5" begin="20" end="16" resetval="0x7" description="Ramp down counter value (RD):" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LFPSFILT_NS_COUNT_PREG" width="4" begin="3" end="0" resetval="0x0" description="No signal counter value (NS):" range="" rwaccess="RW"/>
  </register>
  <register id="LFPSFILT_MP_PREG_j" acronym="LFPSFILT_MP_PREG_j" offset="0x4318" width="32" description="LFPS Detection Filter Minimum Pulse Duration Counter Register Offset = 4318h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LFPSFILT_MP_COUNT_PREG" width="3" begin="2" end="0" resetval="0x7" description="Minimum pulse duration (MP):" range="" rwaccess="RW"/>
  </register>
  <register id="SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_j" acronym="SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_j" offset="0x4320" width="32" description="Receive signal detection support register. Offset = 4320h + (j * 400h); where j = 0h to 1h">
    <bitfield id="SDFILT_H2LSEL_PREG" width="1" begin="31" end="31" resetval="0x1" description="Receive signal detect high to low filter select value:" range="" rwaccess="RW"/>
    <bitfield id="SDFILT_H2L_DLY_TMR_PREG" width="7" begin="30" end="24" resetval="0x0" description="Receive signal detect high to low filter delay timer value:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SDFILT_H2L_FILTER_TMR_PREG" width="7" begin="22" end="16" resetval="0xC" description="Receive signal detect high to low filter timer value:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SIGDET_VTHRESH_PREG" width="3" begin="14" end="12" resetval="0x6" description="Receive signal detection voltage threshold binary encoded selection:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SIGDET_OVREN_PREG" width="1" begin="9" end="9" resetval="0x0" description="Receive signal detect active high analog override enable." range="" rwaccess="RW"/>
    <bitfield id="SIGDET_OVRVAL_PREG" width="1" begin="8" end="8" resetval="0x0" description="When sigdet_ovren_preg is asserted high, this value drives the filter rather than the analog circuit result." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SIGDET_STRESSPROT_PREG" width="2" begin="5" end="4" resetval="0x1" description="Receive signal detection analog device protection binary encoded selection:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SIGDET_BIASTRIM_PREG" width="3" begin="2" end="0" resetval="0x3" description="Receive signal detection bias current binary encoded trim:" range="" rwaccess="RW"/>
  </register>
  <register id="SDFILT_L2H_PREG__SDFILT_H2L_B_PREG_j" acronym="SDFILT_L2H_PREG__SDFILT_H2L_B_PREG_j" offset="0x4324" width="32" description="Receive signal detection high to low filter control register B. Offset = 4324h + (j * 400h); where j = 0h to 1h">
    <bitfield id="SDFILT_L2HSEL_PREG" width="1" begin="31" end="31" resetval="0x0" description="Receive signal detect low to high filter select value:" range="" rwaccess="RW"/>
    <bitfield id="SDFILT_L2H_MIN_TMR_PREG" width="7" begin="30" end="24" resetval="0x0" description="Receive signal detect low to high filter minimum timer value:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SDFILT_L2H_FILTER_TMR_PREG" width="7" begin="22" end="16" resetval="0x4" description="Receive signal detect low to high filter timer value:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SDFILT_H2L_MIN_TMR_PREG" width="7" begin="6" end="0" resetval="0x0" description="Receive signal detect high to low filter minimum timer value:" range="" rwaccess="RW"/>
  </register>
  <register id="SDCAL_OVR_PREG__SDCAL_CTRL_PREG_j" acronym="SDCAL_OVR_PREG__SDCAL_CTRL_PREG_j" offset="0x4328" width="32" description="Receive signal detection calibration control register. Offset = 4328h + (j * 400h); where j = 0h to 1h">
    <bitfield id="SDCAL_OVREN_PREG" width="1" begin="31" end="31" resetval="0x0" description="Receive signal detect code active high override enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="30" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SDCAL_OVRVAL_PREG" width="5" begin="20" end="16" resetval="0x0" description="When sdcal_ovren_preg is asserted high, this value overrides the internally signal detection calibration code from the calibration circuit." range="" rwaccess="RW"/>
    <bitfield id="SDCAL_RUN_PREG" width="1" begin="15" end="15" resetval="0x0" description="Receive signal detection calibration manual start signal:" range="" rwaccess="RW"/>
    <bitfield id="SDCAL_DONE" width="1" begin="14" end="14" resetval="0x0" description="Receive signal detection calibration active high complete flag." range="" rwaccess="R"/>
    <bitfield id="SDCAL_NO_ANA_RESP" width="1" begin="13" end="13" resetval="0x0" description="Receive sigdet detection calibration no analog response flag." range="" rwaccess="R"/>
    <bitfield id="SDCAL_VALID" width="1" begin="12" end="12" resetval="0x0" description="Receive signal detection calibration has completed flag." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SDCAL_VALID_OVR_PREG" width="1" begin="8" end="8" resetval="0x0" description="Receive signal detection calibration has completed override." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SDCAL_CODE" width="5" begin="4" end="0" resetval="0x0" description="Receive signal detection calibration code." range="" rwaccess="R"/>
  </register>
  <register id="SDCAL_TUNE_PREG__SDCAL_START_PREG_j" acronym="SDCAL_TUNE_PREG__SDCAL_START_PREG_j" offset="0x432C" width="32" description="Receive signal detection calibration starting code register. Offset = 432Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SDCAL_TUNE_PREG" width="5" begin="20" end="16" resetval="0x0" description="Receive signal detection mission mode amplitude threshold binary encoded selection." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SDCAL_START_PREG" width="5" begin="4" end="0" resetval="0x0" description="Receive signal detect calibration start code when the calibration sequence begins." range="" rwaccess="RW"/>
  </register>
  <register id="SDCAL_ITER_PREG__SDCAL_INIT_PREG_j" acronym="SDCAL_ITER_PREG__SDCAL_INIT_PREG_j" offset="0x4330" width="32" description="Receive signal detection calibration initialization timer register. Offset = 4330h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SDCAL_ITER_WAIT_PREG" width="9" begin="24" end="16" resetval="0x4" description="Receive signal detect calibration iteration wait timer providing delay for settling between each offset adjustment level change." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SDCAL_INIT_WAIT_PREG" width="9" begin="8" end="0" resetval="0x12" description="Receive signal detect calibration initial wait timer providing a circuit settling period at the initiation of the calibration sequence." range="" rwaccess="RW"/>
  </register>
  <register id="RXTERM_ENABLE_PREG__RXTERM_BSCAN_PREG_j" acronym="RXTERM_ENABLE_PREG__RXTERM_BSCAN_PREG_j" offset="0x4338" width="32" description="Receiver termination boundary scan support register Offset = 4338h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_TERM_GNDRESSEL_PREG" width="1" begin="20" end="20" resetval="0x1" description="Receive termination configuration select." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RXTERM_EN_OVRVAL_PREG" width="1" begin="17" end="17" resetval="0x0" description="Receive termination enable override value" range="" rwaccess="RW"/>
    <bitfield id="RXTERM_EN_OVREN_PREG" width="1" begin="16" end="16" resetval="0x0" description="Receive termination enable override enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RXTERM_BSCAN_RESCAL_PREG" width="4" begin="3" end="0" resetval="0x9" description="Receive termination resistor calibration level used in boundary scan operation." range="" rwaccess="RW"/>
  </register>
  <register id="RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_j" acronym="RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_j" offset="0x433C" width="32" description="RX buffer CTLE control register Offset = 433Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RXBUFFER_RCTRIMDFE_MODE3_PREG" width="3" begin="30" end="28" resetval="0x0" description="Trim for rxana_dfe path high frequency gain when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RXBUFFER_RCTRIMDFE_MODE2_PREG" width="3" begin="26" end="24" resetval="0x0" description="Trim for rxana_dfe path high frequency gain when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RXBUFFER_RCTRIMDFE_MODE1_PREG" width="3" begin="22" end="20" resetval="0x0" description="Trim for rxana_dfe path high frequency gain when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RXBUFFER_RCTRIMDFE_MODE0_PREG" width="3" begin="18" end="16" resetval="0x2" description="Trim for rxana_dfe path high frequency gain when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RXBUFFER_RCTRIMCTLE_DCBIASATTEN1_PREG" width="3" begin="14" end="12" resetval="0x0" description="Trim for rxana_ctleclk path high frequency gain when ctleclk_dcbiasatten is 1'b1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RXBUFFER_RCTRIMCTLE_DCBIASATTEN0_PREG" width="3" begin="10" end="8" resetval="0x1" description="Trim for rxana_ctleclk path high frequency gain when ctleclk_dcbiasatten is 1'b0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RXBUFFER_TRIMCTLE_DCBIASATTEN1_PREG" width="3" begin="6" end="4" resetval="0x0" description="Trim for rxana_ctleclk path DC gain when ctleclk_dcbiasatten is 1'b1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RXBUFFER_TRIMCTLE_DCBIASATTEN0_PREG" width="3" begin="2" end="0" resetval="0x2" description="Trim for rxana_ctleclk path DC gain when ctleclk_dcbiasatten is 1'b0." range="" rwaccess="RW"/>
  </register>
  <register id="RXBUFFER_DFECTRL_PREG_j" acronym="RXBUFFER_DFECTRL_PREG_j" offset="0x4340" width="32" description="RX buffer DFE control register Offset = 4340h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RXBUFFER_TRIMDFE_MODE3_PREG" width="3" begin="14" end="12" resetval="0x4" description="Trim for rxana_dfe path DC gain when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b011." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RXBUFFER_TRIMDFE_MODE2_PREG" width="3" begin="10" end="8" resetval="0x2" description="Trim for rxana_dfe path DC gain when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b010." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RXBUFFER_TRIMDFE_MODE1_PREG" width="3" begin="6" end="4" resetval="0x3" description="Trim for rxana_dfe path DC gain when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b001." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RXBUFFER_TRIMDFE_MODE0_PREG" width="3" begin="2" end="0" resetval="0x3" description="Trim for rxana_dfe path DC gain when xcvr_standard_mode_ln_{15:0}[2:0] is 3'b000." range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_j" acronym="DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_j" offset="0x4348" width="32" description="Receive data path eye surf control register. Offset = 4348h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EYESURF_ECMPVTH_PREG" width="7" begin="22" end="16" resetval="0x64" description="Receive data path eye surf comparator voltage binary encoded threshold selection." range="" rwaccess="RW"/>
    <bitfield id="EYESURF_TIME_PREG" width="4" begin="15" end="12" resetval="0xF" description="Receive data path eye surf accumulation time." range="" rwaccess="RW"/>
    <bitfield id="EYESURF_VALID" width="1" begin="11" end="11" resetval="0x0" description="Receive data path eye surf accumulation period active high complete flag." range="" rwaccess="R"/>
    <bitfield id="EYESURF_START_PREG" width="1" begin="10" end="10" resetval="0x0" description="Receive data path eye surf active high start sequence enable" range="" rwaccess="RW"/>
    <bitfield id="EYESURF_MODE_PREG" width="1" begin="9" end="9" resetval="0x0" description="Receive data path eye surf active high mode enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="8" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EYESURF_EPIADJ_PREG" width="7" begin="6" end="0" resetval="0x0" description="Receive data path eye surf EPI position shift control." range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_EYESURF_ACCUMB__DEQ_EYESURF_ACCUMA_j" acronym="DEQ_EYESURF_ACCUMB__DEQ_EYESURF_ACCUMA_j" offset="0x434C" width="32" description="Receive data path eye surf accumulator A status register. Offset = 434Ch + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EYESURF_ACCUMB" width="10" begin="25" end="16" resetval="0x0" description="Receive data path eye surf accumulator B result." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EYESURF_ACCUMA" width="10" begin="9" end="0" resetval="0x0" description="Receive data path eye surf accumulator A result." range="" rwaccess="R"/>
  </register>
  <register id="RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG_j" acronym="RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG_j" offset="0x4350" width="32" description="Receive BIST control register. Offset = 4350h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RX_BIST_SYNC_COUNT_PREG" width="16" begin="31" end="16" resetval="0x0" description="Receive BIST synchronization count:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_BIST_MODE_PREG" width="4" begin="11" end="8" resetval="0x0" description="Receive BIST mode:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_BIST_ERR_RESET_PREG" width="1" begin="4" end="4" resetval="0x0" description="Receive BIST error clear:" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_BIST_UDD_WR_CLEAR_PREG" width="1" begin="1" end="1" resetval="0x0" description="Receive BIST User Defined Data (UDD) FIFO write pointer clear:" range="" rwaccess="RW"/>
    <bitfield id="RX_BIST_EN_PREG" width="1" begin="0" end="0" resetval="0x0" description="Receive BIST active high enable." range="" rwaccess="RW"/>
  </register>
  <register id="RX_BIST_ERRCNT_PREG__RX_BIST_UDD_PREG_j" acronym="RX_BIST_ERRCNT_PREG__RX_BIST_UDD_PREG_j" offset="0x4354" width="32" description="Receive BIST user defined data (UDD) FIFO definition register. Offset = 4354h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RX_BIST_ERR_COUNT" width="16" begin="31" end="16" resetval="0x0" description="Receive BIST accumulated error count." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_UDD_FIFO_WR_DATA" width="10" begin="9" end="0" resetval="0x0" description="Receive BIST user defined data:" range="" rwaccess="W"/>
  </register>
  <register id="LN_SPARE_REG_PREG_j" acronym="LN_SPARE_REG_PREG_j" offset="0x4360" width="32" description="Local Lane spare register. Offset = 4360h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SPARE_PREG" width="16" begin="15" end="0" resetval="0x0" description="Spare register bits assigned to lnda_sparecdb." range="" rwaccess="RW"/>
  </register>
  <register id="PREADAPT_CTRL_PREG_j" acronym="PREADAPT_CTRL_PREG_j" offset="0x4370" width="32" description="Pre-adaptation control register. Offset = 4370h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PREADAPT_EN_PREG" width="1" begin="12" end="12" resetval="0x0" description="Active high pre-adaptation enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PREADAPT_STANDARD_MODE_SEL_PREG" width="2" begin="9" end="8" resetval="0x2" description="Pre-adaptation xcvr_standard_mode selection:" range="" rwaccess="RW"/>
    <bitfield id="PREADAPT_STATE" width="8" begin="7" end="0" resetval="0x0" description="Pre-adpatation current state:" range="" rwaccess="R"/>
  </register>
  <register id="LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG_j" acronym="LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG_j" offset="0x4380" width="32" description="Lane fpwriso reset diagnostic register Offset = 4380h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="LN_PSMRST_N" width="1" begin="19" end="19" resetval="0x0" description="Current state of the ln_psmrst_n reset." range="" rwaccess="R"/>
    <bitfield id="PSTG_RST_N" width="1" begin="18" end="18" resetval="0x0" description="Current state of the pstg_rst_n reset." range="" rwaccess="R"/>
    <bitfield id="CMN_RESET_SYNCED_LN_PLLCLK_N" width="1" begin="17" end="17" resetval="0x0" description="Current state of the cmn_reset_synced_ln_pllclk_n reset." range="" rwaccess="R"/>
    <bitfield id="SCANOVRD_PLLLN_RST_N" width="1" begin="16" end="16" resetval="0x0" description="Current state of the scanovrd_pllln_rst_n reset." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="LNDA_RSTGEN_RST_N" width="1" begin="0" end="0" resetval="0x0" description="Current state of the lnda_rstgen_rst_n reset." range="" rwaccess="R"/>
  </register>
  <register id="LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG_j" acronym="LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG_j" offset="0x4384" width="32" description="Lane Tx control reset diagnostic register Offset = 4384h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="TX_SYNC_FIFO_RD_RESET_N" width="1" begin="17" end="17" resetval="0x0" description="Current state of the tx_sync_fifo_rd_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="TX_SYNC_FIFO_WR_RESET_N" width="1" begin="16" end="16" resetval="0x0" description="Current state of the tx_sync_fifo_wr_reset_n reset." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CMN_RESET_SYNCED_TX_REFCLK_GATED_N" width="1" begin="2" end="2" resetval="0x0" description="Current state of the cmn_reset_synced_tx_refclk_gated_n reset." range="" rwaccess="R"/>
    <bitfield id="TX_LFPSGEN_RST_N" width="1" begin="1" end="1" resetval="0x0" description="Current state of the tx_lfpsgen_rst_n reset." range="" rwaccess="R"/>
    <bitfield id="TX_BIST_RST_N" width="1" begin="0" end="0" resetval="0x0" description="Current state of the tx_bist_rst_n reset." range="" rwaccess="R"/>
  </register>
  <register id="LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_j" acronym="LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_j" offset="0x4388" width="32" description="Lane Rx control reset diagnostic register Offset = 4388h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="TX_TD_FE_LPBK_RST_N" width="1" begin="19" end="19" resetval="0x0" description="Current state of the tx_td_fe_lpbk_rst_n reset." range="" rwaccess="R"/>
    <bitfield id="RXDA_DEQ_RST_N" width="1" begin="18" end="18" resetval="0x0" description="Current state of the rxda_deq_rst_n reset." range="" rwaccess="R"/>
    <bitfield id="RXDATRST_N" width="1" begin="17" end="17" resetval="0x0" description="Current state of the rxdatrst_n reset." range="" rwaccess="R"/>
    <bitfield id="RXMEMRST_N" width="1" begin="16" end="16" resetval="0x0" description="Current state of the rxmemrst_n reset." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CMN_RESET_SYNCED_RX_REFCLK_GATED_N" width="1" begin="5" end="5" resetval="0x0" description="Current state of the cmn_reset_synced_rx_refclk_gated_n reset." range="" rwaccess="R"/>
    <bitfield id="CMN_RESET_SYNCED_LN_PLLCLK_FULLRT_N" width="1" begin="4" end="4" resetval="0x0" description="Current state of the cmn_reset_synced_ln_pllclk_fullrt_n reset." range="" rwaccess="R"/>
    <bitfield id="CMN_RESET_SYNCED_CMN_SDOSC_CLK_N" width="1" begin="3" end="3" resetval="0x0" description="Current state of the cmn_reset_synced_cmn_sdosc_clk_n reset." range="" rwaccess="R"/>
    <bitfield id="CPICAL_CNTRST_N" width="1" begin="2" end="2" resetval="0x0" description="Current state of the cpical_cntrst_n reset." range="" rwaccess="R"/>
    <bitfield id="RXDA_ECMP_RST_N" width="1" begin="1" end="1" resetval="0x0" description="Current state of the rxda_ecmp_rst_n reset." range="" rwaccess="R"/>
    <bitfield id="RXDA_SMP_RST_N" width="1" begin="0" end="0" resetval="0x0" description="Current state of the rxda_smp_rst_n reset." range="" rwaccess="R"/>
  </register>
  <register id="LN_CMSMT_REF_CLK_TMR_VALUE_PREG__LN_CLK_FREQ_MSMT_CTRL_PREG_j" acronym="LN_CMSMT_REF_CLK_TMR_VALUE_PREG__LN_CLK_FREQ_MSMT_CTRL_PREG_j" offset="0x4390" width="32" description="Register For Controlling Clock Frequency Measurement Module. Offset = 4390h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LN_CMSMT_REF_CLK_TMR_VALUE_PREG" width="12" begin="27" end="16" resetval="0x0" description="Reference clock Timer Value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LN_TEST_CLK_SEL_PREG" width="3" begin="3" end="1" resetval="0x0" description="Select Line For Clock Signal Muxing" range="" rwaccess="RW"/>
    <bitfield id="LN_CMSMT_MEASUREMENT_RUN_PREG" width="1" begin="0" end="0" resetval="0x0" description="Clock Frequency Measurement Enablign Signal." range="" rwaccess="RW"/>
  </register>
  <register id="LN_CLK_FREQ_MSMT_OBS_PREG__LN_CMSMT_TEST_CLK_CNT_VALUE_PREG_j" acronym="LN_CLK_FREQ_MSMT_OBS_PREG__LN_CMSMT_TEST_CLK_CNT_VALUE_PREG_j" offset="0x4394" width="32" description="Status Register Indicating the test clock count value from Clock Frequency Measurement Module. Offset = 4394h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="LN_CMSMT_MEASUREMENT_DONE" width="1" begin="16" end="16" resetval="0x0" description="Clock Frequency Measurement Done Output." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="LN_CMSMT_TEST_CLK_CNT_VALUE" width="12" begin="11" end="0" resetval="0x0" description="Test Clock Count value Output" range="" rwaccess="R"/>
  </register>
  <register id="RXMRGN_CTRL_PREG_j" acronym="RXMRGN_CTRL_PREG_j" offset="0x43A0" width="32" description="RX margining control and status register Offset = 43A0h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RXMRGN_FSM_STATE" width="4" begin="15" end="12" resetval="0x0" description="ln_rxctrl_rxmrgn FSM state vector" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="11" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RXMRGN_CLK_FORCE_PREG" width="1" begin="0" end="0" resetval="0x0" description="When asserted,rxmrgb_clk remains on when whenever rxdatclk is on in power state where psc_rxmrgn_en is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_j" acronym="SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_j" offset="0x43B0" width="32" description="Data path sampler offset calibration control register. Offset = 43B0h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SMPCAL_INIT_WAIT_PREG" width="10" begin="25" end="16" resetval="0x0" description="Data path sampler offset calibration initial wait timer." range="" rwaccess="RW"/>
    <bitfield id="SMPCAL_RUN_PREG" width="1" begin="15" end="15" resetval="0x0" description="Data path sampler offset calibration manual start signal." range="" rwaccess="RW"/>
    <bitfield id="SMPCALMEM_POSOFF_INVERT" width="1" begin="14" end="14" resetval="0x0" description="Data path sampler offset calibration positive offset correction inversion." range="" rwaccess="RW"/>
    <bitfield id="SMPCAL_NO_ANA_RESP" width="1" begin="13" end="13" resetval="0x0" description="Data path sampler offset calibration no analog response flag." range="" rwaccess="R"/>
    <bitfield id="SMPCAL_ERROR" width="1" begin="12" end="12" resetval="0x0" description="Data path sampler offset calibration error flag." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="11" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SMPCAL_SCALE_PREG" width="2" begin="5" end="4" resetval="0x0" description="Data path sampler offset calibration scale register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SMPCAL_DONE_OVR_PREG" width="1" begin="2" end="2" resetval="0x0" description="Data path sampler offset calibration done override." range="" rwaccess="RW"/>
    <bitfield id="SMPCAL_EN_OVR_PREG" width="1" begin="1" end="1" resetval="0x0" description="Data path sampler offset calibration enable active high override enable." range="" rwaccess="RW"/>
    <bitfield id="SMPCAL_EN_OVRVAL_PREG" width="1" begin="0" end="0" resetval="0x0" description="Data path sampler offset calibration enable active high override value." range="" rwaccess="RW"/>
  </register>
  <register id="SMPCAL_NUM_WORDS_PREG__SMPCAL_ITER_PREG_j" acronym="SMPCAL_NUM_WORDS_PREG__SMPCAL_ITER_PREG_j" offset="0x43B4" width="32" description="Data path sampler offset calibration iteration timer register. Offset = 43B4h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SMPCAL_NUM_WORDS_PREG" width="10" begin="25" end="16" resetval="0x100" description="Data path sampler offset calibration accumulation period timer." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SMPCAL_ITER_WAIT_PREG" width="10" begin="9" end="0" resetval="0x4" description="Data path sampler offset calibration iteration wait timer." range="" rwaccess="RW"/>
  </register>
  <register id="SMPCAL_TUNE_PREG__SMPCAL_START_PREG_j" acronym="SMPCAL_TUNE_PREG__SMPCAL_START_PREG_j" offset="0x43B8" width="32" description="Data path sampler offset calibration starting code register. Offset = 43B8h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SMPCAL_TUNE_PREG" width="8" begin="23" end="16" resetval="0x0" description="Data path sampler offset calibration tuning offset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SMPCAL_START_PREG" width="8" begin="7" end="0" resetval="0x7F" description="Data path sampler offset calibration start code." range="" rwaccess="RW"/>
  </register>
  <register id="SMPCAL_CALODDCODE_OVR_PREG__SMPCAL_CALEVNCODE_OVR_PREG_j" acronym="SMPCAL_CALODDCODE_OVR_PREG__SMPCAL_CALEVNCODE_OVR_PREG_j" offset="0x43BC" width="32" description="Data path sampler offset calibration even code override register. Offset = 43BCh + (j * 400h); where j = 0h to 1h">
    <bitfield id="SMPCALMEM_CALODDCODE_OVREN_PREG" width="1" begin="31" end="31" resetval="0x0" description="Data path sampler offset calibration odd code active high override enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SMPCALMEM_CALODDCODE_OVRVAL_PREG" width="8" begin="23" end="16" resetval="0x0" description="When smpcalmem_caloddcode_ovren_preg is asserted high, this value overrides the rxda_smp_caloddmag and rxda_smp_caloddposoff analog controls as follows:" range="" rwaccess="RW"/>
    <bitfield id="SMPCALMEM_CALEVNCODE_OVREN_PREG" width="1" begin="15" end="15" resetval="0x0" description="Data path sampler offset calibration even code active high override enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="14" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SMPCALMEM_CALEVNCODE_OVRVAL_PREG" width="8" begin="7" end="0" resetval="0x0" description="When smpcalmem_calevncode_ovren_preg is asserted high, this value overrides the rxda_smp_calevnmag and rxda_smp_calevnposoff analog controls as follows:" range="" rwaccess="RW"/>
  </register>
  <register id="SMPCAL_CALODDCODE_PREG__SMPCAL_CALEVNCODE_PREG_j" acronym="SMPCAL_CALODDCODE_PREG__SMPCAL_CALEVNCODE_PREG_j" offset="0x43C0" width="32" description="Data path sampler offset calibration even slicer status register. Offset = 43C0h + (j * 400h); where j = 0h to 1h">
    <bitfield id="SMPCAL_ODDDONE" width="1" begin="31" end="31" resetval="0x0" description="Data path sampler offset odd calibration active high complete flag." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="SMPCAL_CALODDCODE" width="8" begin="23" end="16" resetval="0x0" description="Data path sampler offset calibration odd calibration result." range="" rwaccess="R"/>
    <bitfield id="SMPCAL_EVNDONE" width="1" begin="15" end="15" resetval="0x0" description="Data path sampler offset even calibration active high complete flag." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="14" end="8" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="SMPCAL_CALEVNCODE" width="8" begin="7" end="0" resetval="0x0" description="Data path sampler offset calibration even calibration result." range="" rwaccess="R"/>
  </register>
  <register id="SMPCAL_STATE_PREG_j" acronym="SMPCAL_STATE_PREG_j" offset="0x43C4" width="32" description="Data path sampler offset calibration master state machine state vector status register. Offset = 43C4h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="SMPCAL_STATE" width="10" begin="9" end="0" resetval="0x0" description="Data path sampler offset calibration master state machine state vector." range="" rwaccess="R"/>
  </register>
  <register id="DEQ_BMPR_TAU_CTRL2_PREG__DEQ_BMPR_TAU_CTRL1_PREG_j" acronym="DEQ_BMPR_TAU_CTRL2_PREG__DEQ_BMPR_TAU_CTRL1_PREG_j" offset="0x43D0" width="32" description="Receive data path equalization (DEQ) bumper TAU algorithm control register 1 Offset = 43D0h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BMPR_TAU_ERROR_THRESH_PREG" width="10" begin="25" end="16" resetval="0x0" description="Bumper TAU algorithm error accumulation threshold." range="" rwaccess="RW"/>
    <bitfield id="BMPR_TAU_DIR_PREG" width="1" begin="15" end="15" resetval="0x0" description="Bumper TAU algorithm EPI initial direction control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BMPR_TAU_PING_PONG_EN_PREG" width="2" begin="13" end="12" resetval="0x0" description="Bumper TAU ping pong enable register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="11" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BMPR_TAU_EPIOFFSET_PREG" width="4" begin="3" end="0" resetval="0x5" description="Bumper TAU algorithm 4 bit signed offset for EPI." range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_TAU_MAINT_VTH_PREG__DEQ_TAU_ACQ_VTH_PREG_j" acronym="DEQ_TAU_MAINT_VTH_PREG__DEQ_TAU_ACQ_VTH_PREG_j" offset="0x43D4" width="32" description="Receive data path equalization (DEQ) TAU algorithm acquisition voltage threshold control register Offset = 43D4h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TAU_MAINTECMPA_VTH_PREG" width="7" begin="30" end="24" resetval="0x0" description="TAU algorithm voltage threshold control register for both error comparators A and B, binary encoded, used for maintenance for bumper TAU during ST_BMPR_TAU_ACCUM_A, and for apparent center and maintenace for block TAU during ST_BLK_TAU_ACCUM_A." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TAU_MAINTECMPB_VTH_PREG" width="7" begin="22" end="16" resetval="0x0" description="TAU algorithm voltage threshold control register for both error comparators A and B, binary encoded, used for maintenance for bumper TAU during ST_BMPR_TAU_ACCUM_B, and for apparent center and maintenace for block TAU during ST_BLK_TAU_ACCUM_B." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TAU_ECMPA_VTH_PREG" width="7" begin="14" end="8" resetval="0x0" description="TAU algorithm voltage threshold control register for both error comparators A and B, binary encoded, used for initial acquisition for bumper TAU during ST_BMPR_TAU_ACCUM_A, and block TAU during ST_BLK_TAU_ACCUM_A." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TAU_ECMPB_VTH_PREG" width="7" begin="6" end="0" resetval="0x0" description="TAU algorithm voltage threshold control register for both error comparators A and B, binary encoded, used for initial acquisition for bumper TAU during ST_BMPR_TAU_ACCUM_B, and block TAU during ST_BLK_TAU_ACCUM_B." range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_j" acronym="DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_j" offset="0x43D8" width="32" description="Receive data path equalization (DEQ) block TAU algorithm control register 1 Offset = 43D8h + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BLK_TAU_EPISHIFT_OPTCENT" width="7" begin="30" end="24" resetval="0x0" description="Block TAU algorithm optimal EPI phase shift obtained from AC_TAU" range="" rwaccess="R"/>
    <bitfield id="BLK_TAU_EPISHIFT_OPTCENT_OVREN_PREG" width="1" begin="23" end="23" resetval="0x0" description="Block TAU algorithm EPI phase shift override enable used for maintenance" range="" rwaccess="RW"/>
    <bitfield id="BLK_TAU_EPISHIFT_OPTCENT_OVRD_PREG" width="7" begin="22" end="16" resetval="0x0" description="Block TAU algorithm EPI phase shift override value used for maintenance" range="" rwaccess="RW"/>
    <bitfield id="BLK_TAU_EPIOFFSETA_PREG" width="4" begin="15" end="12" resetval="0x2" description="Block TAU algorithm 4 bit signed offset for EPI, used for accumulation during ST_TAU3_ACCUM_A during initial acquisition." range="" rwaccess="RW"/>
    <bitfield id="BLK_TAU_EPIOFFSETB_PREG" width="4" begin="11" end="8" resetval="0xE" description="Block TAU algorithm 4 bit signed offset for EPI, used for accumulation during ST_TAU3_ACCUM_B during initial acquisition." range="" rwaccess="RW"/>
    <bitfield id="BLK_TAU_MAINT_EPIOFFSETA_PREG" width="4" begin="7" end="4" resetval="0x2" description="Block TAU algorithm 4 bit signed offset for EPI, used for accumulation during ST_TAU3_ACCUM_A during AC_TAU and maintenance." range="" rwaccess="RW"/>
    <bitfield id="BLK_TAU_MAINT_EPIOFFSETB_PREG" width="4" begin="3" end="0" resetval="0xE" description="Block TAU algorithm 4 bit signed offset for EPI, used for accumulation during ST_TAU3_ACCUM_B during AC_TAU and maintenance." range="" rwaccess="RW"/>
  </register>
  <register id="DEQ_BLK_TAU_CTRL4_PREG__DEQ_BLK_TAU_CTRL3_PREG_j" acronym="DEQ_BLK_TAU_CTRL4_PREG__DEQ_BLK_TAU_CTRL3_PREG_j" offset="0x43DC" width="32" description="Receive data path equalization (DEQ) block TAU algorithm control register 3 Offset = 43DCh + (j * 400h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BLK_TAU_DPI_OPTCENT" width="7" begin="22" end="16" resetval="0x0" description="Block TAU algorithm optimal DPI phase obtained from initial acquisition" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BLK_TAU_PATTERN_MASK_PREG" width="4" begin="13" end="10" resetval="0x0" description="Block TAU algorithm pattern filter mask." range="" rwaccess="RW"/>
    <bitfield id="BLK_TAU_AC_BYPASS_CONCUR_PREG" width="1" begin="9" end="9" resetval="0x0" description="Block TAU algorithm bypass concur register." range="" rwaccess="RW"/>
    <bitfield id="BLK_TAU_AC_MINITER_PREG" width="9" begin="8" end="0" resetval="0xA8" description="Block TAU algorithm minimum iterations of AC_TAU and concur processes during the apparent center states." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1" acronym="PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1" offset="0xC000" width="32" description="PIPE common control1 register">
    <bitfield id="PHY_PIPE_CMN_CTRL2_15_12" width="4" begin="31" end="28" resetval="0xB" description="USB SuperSpeed Tx LFPS Stretch: Minimum number of data rate clock cycles in which PMA tx_lfps_en signal is asserted for USB SuperSpeed rate." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL2_11_8" width="4" begin="27" end="24" resetval="0xD" description="USB SuperSpeedPlus Tx LFPS Stretch: Minimum number of data rate clock cycles in which PMA tx_lfps_en signal is asserted for USB SuperSpeedPlus rate." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL2_7" width="1" begin="23" end="23" resetval="0x0" description="PCIe PIPE Gen 4 Rx mode:" range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL2_6" width="1" begin="22" end="22" resetval="0x1" description="TX electrical idle pre release: When this bit is set, the TX electrical idle release to the PMA is advanced 1 cycle to allow the adjustment of the data path timing" range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL2_5" width="1" begin="21" end="21" resetval="0x0" description="RX equalizer complete mask: When this bit is cleared, the PHY will return direction change of 0 when PMA indicates evaluation complete." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL2_4" width="1" begin="20" end="20" resetval="0x1" description="PCIe Gen 1/2 EIOS cycle error mask: When this bit is enabled and the pipe rx interface is outputting a PCIe Gen 1/2 EIOS symbol, decode errors will be masked out." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL2_3" width="1" begin="19" end="19" resetval="0x0" description="USB Gen 2 Bit Error Correction Disable: When this bit is high, bit error correction on SKP and SDS symbols is disabled." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL2_2" width="1" begin="18" end="18" resetval="0x0" description="USB PIPE3 Compatibility Mode enable: When this bit is set to 1, USB PIPE3 compatibility mode is enabled." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL2_1" width="1" begin="17" end="17" resetval="0x0" description="USB Loopback Slave Error Count disable: When this bit is set to 1, disables the error count for US loopback slave, such that the error count is not inserted into the BCNT OS." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL2_0" width="1" begin="16" end="16" resetval="0x1" description="USB Elasticity Buffer Re-align enable: When this bit is set to 1, when Rx for a USB link is initially started, the elasticity buffer is re-aligned to its idle point upon seeing 3 consecutive COMMAs (i.e. from TS1/TS2s) in the same relative bit position." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL1_15_13" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_CMN_CTRL1_12" width="1" begin="12" end="12" resetval="0x0" description="PHY APB access timeout: When set, an APB read/write request to PHY registers failed (i.e. timed out)." range="" rwaccess="RC"/>
    <bitfield id="PHY_PIPE_CMN_CTRL1_11" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_CMN_CTRL1_10" width="1" begin="10" end="10" resetval="0x1" description="Comma realign: This field controls the comma alignment state machine to re-align to new bit position without going to loss of sync state for Gen1/2." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL1_9" width="1" begin="9" end="9" resetval="0x0" description="Block alignment clear on EIOS Gen4: When this bit is enabled and the Gen 3/4 block alignment sees an EIOS, then the block alignment will automatically reset regardless of signal detect from the PMA." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL1_8" width="1" begin="8" end="8" resetval="0x0" description="Comma alignment clear on EIOS Gen2: When this bit is enabled and the Gen 1/2 comma alignment sees an EIOS, then the COMMA alignment will automatically reset regardless of signal detect from the PMA." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL1_7" width="1" begin="7" end="7" resetval="0x0" description="Block alignment ignore rx_sigdetect Gen4: When this signal is enabled, the PCS receive path block alignment will not clear due to loss of signal detection from the PMA in Gen 3/4 mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL1_6" width="1" begin="6" end="6" resetval="0x0" description="Comma alignment ignore rx_sigdetect Gen2: When this signal is enabled, the PCS receive path COMMA alignment will not clear due to loss of signal detection from the PMA in Gen 1/2 mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL1_5_4" width="2" begin="5" end="4" resetval="0x0" description="RX signal detect delay: Controls how much delay to add to the PMA signal detect to delay when the bit alignment blocks should be reset after losing signal." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_CMN_CTRL1_3_0" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1" acronym="PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1" offset="0xC004" width="32" description="PIPE comma lock configuration1 register ()">
    <bitfield id="PHY_PIPE_COM_LOCK_CFG2_15_8" width="8" begin="31" end="24" resetval="0x44" description="comma lock count fast: The number of COMMA symbols that needs to be seen in the same bit position for the comma state machine to lock for Gen1/2." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_COM_LOCK_CFG2_7_0" width="8" begin="23" end="16" resetval="0x44" description="comma lock count: The number of COMMA symbols that needs to be seen in the same bit position for the comma state machine to lock for Gen1/2." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_COM_LOCK_CFG1_15_12" width="4" begin="15" end="12" resetval="0x4" description="Symbol unlock count: The number of COMMA symbols that needs to be seen in the wrong bit position before the comma alignment state machine will transition to RESYNC or LOS state for Gen1/2." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_COM_LOCK_CFG1_11_0" width="12" begin="11" end="0" resetval="0x400" description="comma full lock count: The number of COMMA symbols that needs to be seen in the same bit position for the comma alignment state machine to lock for Gen1/2." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG" acronym="PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG" offset="0xC008" width="32" description="PIPE EIEOS lock configuration register ()">
    <bitfield id="PHY_PIPE_LANE_DSBL_15_0" width="16" begin="31" end="16" resetval="0x0" description="lane disable: When set the appropriate lane is disabled." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_EIE_LOCK_CFG_15_12" width="4" begin="15" end="12" resetval="0x1" description="EIE lock count fast: The number of EIEOS blocks that need to be seen in the same bit position for the alignment state machine to lock for Gen3/4." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_EIE_LOCK_CFG_11_8" width="4" begin="11" end="8" resetval="0x3" description="EIE lock count: The number of EIEOS blocks that need to be seen in the same bit position for the alignment state machine to lock for Gen3/4." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_EIE_LOCK_CFG_7_0" width="8" begin="7" end="0" resetval="0x7F" description="EIE full lock count: The number of EIEOS blocks that need to be seen in the same bit position for the alignment state machine to lock for Gen3/4." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH" acronym="PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH" offset="0xC00C" width="32" description="PIPE receiver detect inhibit register ()">
    <bitfield id="PHY_PIPE_RX_ELEC_IDLE_DLY_15_10" width="6" begin="31" end="26" resetval="0xF" description="L1.x exit Rx electrical idle force fast count: Counter load value to hold PIPE Rx Electrical Idle high upon exit from L1.x." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_RX_ELEC_IDLE_DLY_9_0" width="10" begin="25" end="16" resetval="0x96" description="L1.x exit Rx electrical idle force full count: Counter load value to hold PIPE Rx Electrical Idle high upon exit from L1.x when the PMA common was powered down." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_RCV_DET_INH_15_0" width="16" begin="15" end="0" resetval="0x3D09" description="Receiver Detect Inhibit Counter Load Value: Counter load value to delay receiver detection request to PMA until PMA common mode is within the required range." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_ISO_CMN_CTRL" acronym="PHY_ISO_CMN_CTRL" offset="0xC010" width="32" description="PHY common control signal isolation register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ISO_CMN_CTRL_15_1" width="15" begin="15" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_ISO_CMN_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Drives the phy_reset_n PHY input when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_STATE_CHG_TIMEOUT" acronym="PHY_STATE_CHG_TIMEOUT" offset="0xC014" width="32" description="PHY state change monitor timeout">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_STATE_CHG_TIMEOUT_15_0" width="16" begin="15" end="0" resetval="0x30D4" description="State change timeout: Bits [19:4] of the state change timeout (bits [3:0] are zero)." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_AUTO_CFG_CTRL__PHY_PLL_CFG" acronym="PHY_AUTO_CFG_CTRL__PHY_PLL_CFG" offset="0xC01C" width="32" description="PHY PLL configuration register">
    <bitfield id="PHY_AUTO_CFG_CTRL_15_4" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_AUTO_CFG_CTRL_3" width="1" begin="19" end="19" resetval="0x0" description="Auto-configuration complete:" range="" rwaccess="R"/>
    <bitfield id="PHY_AUTO_CFG_CTRL_2" width="1" begin="18" end="18" resetval="0x0" description="Auto-configuration stall:" range="" rwaccess="RW"/>
    <bitfield id="PHY_AUTO_CFG_CTRL_1" width="1" begin="17" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_AUTO_CFG_CTRL_0" width="1" begin="16" end="16" resetval="0x0" description="Auto-configuration disable:" range="" rwaccess="RW"/>
    <bitfield id="PHY_PLL_CFG_15_10" width="6" begin="15" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PLL_CFG_9" width="1" begin="9" end="9" resetval="0x0" description="RefClk1 disable override: When set to 1, overrides asserting cmn_refclk1_disable to the PMA high when the PMA is suspended (i.e. all links in low power state)." range="" rwaccess="RW"/>
    <bitfield id="PHY_PLL_CFG_8" width="1" begin="8" end="8" resetval="0x0" description="RefClk disable override: When set to 1, overrides asserting cmn_refclk_disable to the PMA high when the PMA is suspended (i.e. all links in low power state)." range="" rwaccess="RW"/>
    <bitfield id="PHY_PLL_CFG_7_4" width="4" begin="7" end="4" resetval="0x1" description="Dual port mode port 1 lane number: When configured for dual port mode, this field selects the master lane for port/link 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_PLL_CFG_3" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PLL_CFG_2" width="1" begin="2" end="2" resetval="0x0" description="Dual port mode enable:" range="" rwaccess="RW"/>
    <bitfield id="PHY_PLL_CFG_1" width="1" begin="1" end="1" resetval="0x0" description="PLL LC only:" range="" rwaccess="RW"/>
    <bitfield id="PHY_PLL_CFG_0" width="1" begin="0" end="0" resetval="0x1" description="Single link PCIe configuration:" range="" rwaccess="RW"/>
  </register>
  <register id="PHY_REFCLK1_DET_THRES_LOW__PHY_REFCLK_DET_THRES_LOW" acronym="PHY_REFCLK1_DET_THRES_LOW__PHY_REFCLK_DET_THRES_LOW" offset="0xC020" width="32" description="PHY external reference clock detect low threshold register">
    <bitfield id="PHY_REFCLK1_DET_THRES_LOW_15_0" width="16" begin="31" end="16" resetval="0x1C2" description="External Reference Clock1 Active Detect Low Threshold: This is the minimum number of external reference clock cycles (on cmn_refclk1_p/m) which must be counted during the measurement interval to indicate a valid clock detected." range="" rwaccess="RW"/>
    <bitfield id="PHY_REFCLK_DET_THRES_LOW_15_0" width="16" begin="15" end="0" resetval="0x1C2" description="External Reference Clock Active Detect Low Threshold: This is the minimum number of external reference clock cycles (on cmn_refclk_p/m) which must be counted during the measurement interval to indicate a valid clock detected." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_REFCLK1_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_HIGH" acronym="PHY_REFCLK1_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_HIGH" offset="0xC024" width="32" description="PHY external reference clock detect high threshold register">
    <bitfield id="PHY_REFCLK1_DET_THRES_HIGH_15_0" width="16" begin="31" end="16" resetval="0x2742" description="External Reference Clock1 Active Detect High Threshold: This is the maximum number of external reference clock cycles (on cmn_refclk1_p/m) which must be counted during the measurement interval to indicate a valid clock detected." range="" rwaccess="RW"/>
    <bitfield id="PHY_REFCLK_DET_THRES_HIGH_15_0" width="16" begin="15" end="0" resetval="0x2742" description="External Reference Clock Active Detect High Threshold: This is the maximum number of external reference clock cycles (on cmn_refclk_p/m) which must be counted during the measurement interval to indicate a valid clock detected." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_REFCLK1_DET_INTERVAL__PHY_REFCLK_DET_INTERVAL" acronym="PHY_REFCLK1_DET_INTERVAL__PHY_REFCLK_DET_INTERVAL" offset="0xC028" width="32" description="PHY external reference clock detect measurement interval register">
    <bitfield id="PHY_REFCLK1_DET_INTERVAL_15_0" width="16" begin="31" end="16" resetval="0x3E8" description="External Reference Clock1 Active Detect Measurement Interval: This is the number of apb_pclk cycles in which to count external reference clock cycles (on cmn_refclk1_p/m)." range="" rwaccess="RW"/>
    <bitfield id="PHY_REFCLK_DET_INTERVAL_15_0" width="16" begin="15" end="0" resetval="0x3E8" description="External Reference Clock Active Detect Measurement Interval: This is the number of apb_pclk cycles in which to count external reference clock cycles (on cmn_refclk_p/m)." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_REFCLK1_DET_OP_DELAY__PHY_REFCLK_DET_OP_DELAY" acronym="PHY_REFCLK1_DET_OP_DELAY__PHY_REFCLK_DET_OP_DELAY" offset="0xC02C" width="32" description="PHY external reference clock detect delay register">
    <bitfield id="PHY_REFCLK1_DET_OP_DELAY_15_8" width="8" begin="31" end="24" resetval="0x10" description="External Reference Clock1 Active Detect End Delay: This is the number of apb_pclk cycles to wait upon completion of measurement interval before capturing the result (accounts for synchronization delays) for measurement on cmn_refclk1_p/m." range="" rwaccess="RW"/>
    <bitfield id="PHY_REFCLK1_DET_OP_DELAY_7_0" width="8" begin="23" end="16" resetval="0x64" description="External Reference Clock1 Active Detect Start Delay: This is the number of apb_pclk cycles to wait prior to start of measurement interval (accounts for enable delay of reference clock in PMA) for measurement on cmn_refclk1_p/m." range="" rwaccess="RW"/>
    <bitfield id="PHY_REFCLK_DET_OP_DELAY_15_8" width="8" begin="15" end="8" resetval="0x10" description="External Reference Clock Active Detect End Delay: This is the number of apb_pclk cycles to wait upon completion of measurement interval before capturing the result (accounts for synchronization delays) for measurement on cmn_refclk_p/m." range="" rwaccess="RW"/>
    <bitfield id="PHY_REFCLK_DET_OP_DELAY_7_0" width="8" begin="7" end="0" resetval="0x64" description="External Reference Clock Active Detect Start Delay: This is the number of apb_pclk cycles to wait prior to start of measurement interval (accounts for enable delay of reference clock in PMA) for measurement on cmn_refclk_p/m." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_REFCLK_DET_ISO_CTRL" acronym="PHY_REFCLK_DET_ISO_CTRL" offset="0xC030" width="32" description="PHY external reference clock detect isolation control register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_REFCLK_DET_ISO_CTRL_15_14" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_REFCLK_DET_ISO_CTRL_13" width="1" begin="13" end="13" resetval="0x0" description="Captures the current value of the pma_cmn_ext_refclk1_detected_cfg PHY input." range="" rwaccess="R"/>
    <bitfield id="PHY_REFCLK_DET_ISO_CTRL_12" width="1" begin="12" end="12" resetval="0x0" description="Captures the current value of the pma_cmn_ext_refclk_detected_cfg PHY input." range="" rwaccess="R"/>
    <bitfield id="PHY_REFCLK_DET_ISO_CTRL_11" width="1" begin="11" end="11" resetval="0x0" description="Current value of pma_cmn_ext_refclk1_detected PHY output." range="" rwaccess="R"/>
    <bitfield id="PHY_REFCLK_DET_ISO_CTRL_10" width="1" begin="10" end="10" resetval="0x0" description="Current value of pma_cmn_ext_refclk1_detected_valid PHY output." range="" rwaccess="R"/>
    <bitfield id="PHY_REFCLK_DET_ISO_CTRL_9" width="1" begin="9" end="9" resetval="0x0" description="Current value of pma_cmn_ext_refclk_detected PHY output." range="" rwaccess="R"/>
    <bitfield id="PHY_REFCLK_DET_ISO_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Current value of pma_cmn_ext_refclk_detected_valid PHY output." range="" rwaccess="R"/>
    <bitfield id="PHY_REFCLK_DET_ISO_CTRL_7_2" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_REFCLK_DET_ISO_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="External Reference Clock1 Active Detect Start: Write with 1 to initiate an external reference clock active detect operation on cmn_refclk1_p/m." range="" rwaccess="W"/>
    <bitfield id="PHY_REFCLK_DET_ISO_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="External Reference Clock Active Detect Start: Write with 1 to initiate an external reference clock active detect operation on cmn_refclk_p/m." range="" rwaccess="W"/>
  </register>
  <register id="PHY_PIPE_LM_CFG0" acronym="PHY_PIPE_LM_CFG0" offset="0xC034" width="32" description="PHY PIPE lane margining configuration 0 register (#)">
    <bitfield id="PHY_PIPE_LM_CFG0_15_8" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_LM_CFG0_7_0" width="8" begin="23" end="16" resetval="0x4B" description="Lane margining direction configuration: Maps the PIPE margin direction encoding to the PMA margin direction encoding:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1" acronym="PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1" offset="0xC038" width="32" description="PHY PIPE lane margining configuration 1 register (#)">
    <bitfield id="PHY_PIPE_LM_CFG2_15_8" width="8" begin="31" end="24" resetval="0x81" description="Lane margining sample count threshold: This is the sample count saturation point." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_LM_CFG2_7_0" width="8" begin="23" end="16" resetval="0x7F" description="Lane margining sample count maximum: This is sample count value reported whenever total sample count value X= sample count threshold (bits [15:8])." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_LM_CFG1_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_LM_CFG1_11_8" width="4" begin="11" end="8" resetval="0x3" description="Lane margining wait time: This is wait time at PMA interface between setting PMA inputs rx_mrgn_offset and rx_mrgn_dir before asserting rx_mrgn_req." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_LM_CFG1_7_6" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_LM_CFG1_5_0" width="6" begin="5" end="0" resetval="0x36" description="Lane margining sample count 3 logn value: This is the value of 3 * logn (number of samples per PMA eye surf iteration)." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3" acronym="PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3" offset="0xC03C" width="32" description="PHY PIPE lane margining configuration 3 register (#)">
    <bitfield id="PHY_PIPE_LM_CFG4_15" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_LM_CFG4_14_8" width="7" begin="30" end="24" resetval="0x7F" description="Lane margining maximum voltage offset: This is the maximum voltage offset supported by the PMA." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_LM_CFG4_7_6" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_LM_CFG4_5_0" width="6" begin="21" end="16" resetval="0x20" description="Lane margining maximum timing offset: This is the maximum timing offset supported by the PMA" range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_LM_CFG3_15_14" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_LM_CFG3_13_8" width="6" begin="13" end="8" resetval="0x3F" description="Lane margining error count threshold: Maximum total error count." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_LM_CFG3_7_6" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_LM_CFG3_5_0" width="6" begin="5" end="0" resetval="0x3F" description="Lane margining error count maximum: This is the error count reported, whenever the total error count value X= error count threshold (bits [13:8])." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0" acronym="PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0" offset="0xC040" width="32" description="PHY USB3 Gen 2 pre-shoot configuration 0 register ()">
    <bitfield id="PHY_PIPE_USB3_GEN2_PRE_CFG1_15_8" width="8" begin="31" end="24" resetval="0x0" description="USB3 Gen 2 transmit pre-shoot multiplier configuration" range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_USB3_GEN2_PRE_CFG1_7_0" width="8" begin="23" end="16" resetval="0x0" description="USB3 Gen 2 transmit pre-shoot multiplier configuration" range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_USB3_GEN2_PRE_CFG0_15_8" width="8" begin="15" end="8" resetval="0x10" description="USB3 Gen 2 transmit pre-shoot multiplier configuration" range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_USB3_GEN2_PRE_CFG0_7_0" width="8" begin="7" end="0" resetval="0x10" description="USB3 Gen 2 transmit pre-shoot multiplier configuration" range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0" acronym="PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0" offset="0xC044" width="32" description="PHY USB3 Gen 2 de-emphasis configuration 0 register ()">
    <bitfield id="PHY_PIPE_USB3_GEN2_POST_CFG1_15_8" width="8" begin="31" end="24" resetval="0x0" description="USB3 Gen 2 transmit pre-shoot multiplier configuration 3: For a" range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_USB3_GEN2_POST_CFG1_7_0" width="8" begin="23" end="16" resetval="0xA" description="USB3 Gen 2 transmit pre-shoot multiplier configuration 2: For a lane configured for USB3 mode at Gen 3 data rate, sets the multiplier configuration for the Tx de-emphasis (C1) when pipe_lXX_tx_deemphasis[1:0] == 0b10 for the associated lane." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_USB3_GEN2_POST_CFG0_15_8" width="8" begin="15" end="8" resetval="0xA" description="USB3 Gen 2 transmit pre-shoot multiplier configuration 1: For a lane configured for USB3 mode at Gen 3 data rate, sets the multiplier configuration for the Tx de-emphasis (C1) when pipe_lXX_tx_deemphasis[1:0] == 0b01 for the associated lane." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_USB3_GEN2_POST_CFG0_7_0" width="8" begin="7" end="0" resetval="0x0" description="USB3 Gen 2 transmit pre-shoot multiplier configuration" range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_j" acronym="PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_j" offset="0xD000" width="32" description="PIPE TX control signal isolation register () Offset = D000h + (j * 200h); where j = 0h to 1h">
    <bitfield id="PHY_PIPE_ISO_TX_LPC_LO_15_14" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_LPC_LO_13_8" width="6" begin="29" end="24" resetval="0x0" description="Current value of pipe_tx_local_tx_preset_coefficients[11:6] for the associated lane when PHY_PCS_ISO_TX_LPC_HI[15] == 1." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_LPC_LO_7_6" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_LPC_LO_5_0" width="6" begin="21" end="16" resetval="0x0" description="Current value of pipe_tx_local_tx_preset_coefficients[5:0] for the associated lane when PHY_PCS_ISO_TX_LPC_HI[15] == 1." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_CTRL_15_12" width="4" begin="15" end="12" resetval="0x0" description="Drives pipe_tx_data_k PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_TX_CTRL_11_9" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Drives pipe_tx_ones_zeros input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_TX_CTRL_7_5" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Drives pipe_tx_elec_idle PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_TX_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="Drives pipe_tx_128b_enc_byp PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_TX_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="Drives pipe_tx_compliance PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_TX_CTRL_1_0" width="2" begin="1" end="0" resetval="0x0" description="Drives pipe_tx_pattern PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_j" acronym="PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_j" offset="0xD004" width="32" description="PIPE TX local preset coefficients high isolation register () Offset = D004h + (j * 200h); where j = 0h to 1h">
    <bitfield id="PHY_PIPE_ISO_TX_DMPH_LO_15_14" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_DMPH_LO_13_8" width="6" begin="29" end="24" resetval="0x0" description="Drives pipe_tx_deemph[11:6] PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_TX_DMPH_LO_7_6" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_DMPH_LO_5_0" width="6" begin="21" end="16" resetval="0x0" description="Drives pipe_tx_deemph[5:0] PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_TX_LPC_HI_15" width="1" begin="15" end="15" resetval="0x0" description="Set upon assertion of pipe_tx_local_tx_coeff_vld PHY output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_LPC_HI_14" width="1" begin="14" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_LPC_HI_13" width="1" begin="13" end="13" resetval="0x0" description="Drives pipe_tx_get_local_preset_coef PHY output for the associated lane when in PHY macro and PMA isolation modes" range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_TX_LPC_HI_12_8" width="5" begin="12" end="8" resetval="0x0" description="Drives pipe_tx_local_preset_index PHY output for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_TX_LPC_HI_7_6" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_LPC_HI_5_0" width="6" begin="5" end="0" resetval="0x0" description="Current value of pipe_tx_local_tx_preset_coefficients[17:12] for the associated lane when PHY_PCS_ISO_TX_LPC_HI[15] == 1." range="" rwaccess="R"/>
  </register>
  <register id="PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_j" acronym="PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_j" offset="0xD008" width="32" description="PIPE TX deemphasis isolation register () Offset = D008h + (j * 200h); where j = 0h to 1h">
    <bitfield id="PHY_PIPE_ISO_TX_FSLF_15_14" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_FSLF_13_8" width="6" begin="29" end="24" resetval="0x0" description="Current value of pipe_tx_local_fs PHY output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_FSLF_7_6" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_FSLF_5_0" width="6" begin="21" end="16" resetval="0x0" description="Current value of pipe_tx_local_lf PHY output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_DMPH_HI_15_6" width="10" begin="15" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_TX_DMPH_HI_5_0" width="6" begin="5" end="0" resetval="0x0" description="Drives pipe_tx_deemph[17:12] PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PIPE_ISO_TX_DATA_HI__PHY_PIPE_ISO_TX_DATA_LO_j" acronym="PHY_PIPE_ISO_TX_DATA_HI__PHY_PIPE_ISO_TX_DATA_LO_j" offset="0xD00C" width="32" description="PIPE TX data lower isolation register () Offset = D00Ch + (j * 200h); where j = 0h to 1h">
    <bitfield id="PHY_PIPE_ISO_TX_DATA_HI_15_0" width="16" begin="31" end="16" resetval="0x0" description="Drives pipe_tx_data[31:16] PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_TX_DATA_LO_15_0" width="16" begin="15" end="0" resetval="0x0" description="Drives pipe_tx_data[15:0] PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_j" acronym="PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_j" offset="0xD010" width="32" description="PIPE RX control signal isolation register () Offset = D010h + (j * 200h); where j = 0h to 1h">
    <bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_15_13" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_12" width="1" begin="28" end="28" resetval="0x0" description="Drives pipe_rx_invalid_request PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_11" width="1" begin="27" end="27" resetval="0x0" description="pipe_link_eval_dir_change[5:4] bit reversal enable." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_10" width="1" begin="26" end="26" resetval="0x0" description="pipe_link_eval_dir_change[3:2] bit reversal enable." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_9" width="1" begin="25" end="25" resetval="0x0" description="pipe_link_eval_dir_change[1:0] bit reversal enable." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_8" width="1" begin="24" end="24" resetval="0x0" description="Drives pipe_rx_eval PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_7" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_6" width="1" begin="22" end="22" resetval="0x1" description="Captures pipe_phy_status for Rx equalization evaluation PHY output for the associated lane (does not include power state change signaling)." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_RX_EQ_EVAL_5_0" width="6" begin="21" end="16" resetval="0x0" description="pipe_link_eval_dir_change PHY output for the associated lane (prior to bit reversal logic) upon completion of Rx equalization evaluation." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_RX_CTRL_15_12" width="4" begin="15" end="12" resetval="0x0" description="Current value of pipe_rx_data_k PHY output for the associated lane, when PHY_PCS_ISO_RX_CTRL[6] == 1. Otherwise, 0." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_RX_CTRL_11_10" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_RX_CTRL_9" width="1" begin="9" end="9" resetval="0x0" description="Drives pipe_rx_eq_training PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_RX_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Drives pipe_rx_termination PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_RX_CTRL_7" width="1" begin="7" end="7" resetval="0x0" description="Drives pipe_rx_polarity PHY output for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_RX_CTRL_6" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_RX_CTRL_5" width="1" begin="5" end="5" resetval="0x0" description="Current value of pipe_rx_valid PHY output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_RX_CTRL_4" width="1" begin="4" end="4" resetval="0x1" description="Current value of pipe_rx_elec_idle PHY output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_RX_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="Captures pipe_align_detect for PHY output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_RX_CTRL_2_0" width="3" begin="2" end="0" resetval="0x0" description="Current value of pipe_rx_status PHY output for the associated lane." range="" rwaccess="R"/>
  </register>
  <register id="PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_j" acronym="PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_j" offset="0xD014" width="32" description="PHY Link configuration isolation register Offset = D014h + (j * 200h); where j = 0h to 1h">
    <bitfield id="PHY_ISO_LINK_CTRL_15" width="1" begin="31" end="31" resetval="0x0" description="Current value of pma_l{nnnn}_pwr_en_ack PHY output." range="" rwaccess="R"/>
    <bitfield id="PHY_ISO_LINK_CTRL_14" width="1" begin="30" end="30" resetval="0x0" description="Drives pma_l{nnnn}_pwr_en PHY input when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_ISO_LINK_CTRL_13" width="1" begin="29" end="29" resetval="0x0" description="Current value of phy_l{nnnn}_ack_l1_x PHY output." range="" rwaccess="R"/>
    <bitfield id="PHY_ISO_LINK_CTRL_12" width="1" begin="28" end="28" resetval="0x0" description="Drives phy_l{nnnn}_ent_l1_x PHY input when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_ISO_LINK_CTRL_11" width="1" begin="27" end="27" resetval="0x0" description="Drives phy_l{nnnn}_rx_elec_idle_det_en PHY input when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_ISO_LINK_CTRL_10" width="1" begin="26" end="26" resetval="0x0" description="Drives phy_l{nnnn}_tx_cmn_mode_en PHY input when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_ISO_LINK_CTRL_9_8" width="2" begin="25" end="24" resetval="0x0" description="Drives pipe_l{nnnn}_rate PHY input when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_ISO_LINK_CTRL_7" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_ISO_LINK_CTRL_6_4" width="3" begin="22" end="20" resetval="0x2" description="Drives pipe_l{nnnn}_powerdown PHY input when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_ISO_LINK_CTRL_3" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_ISO_LINK_CTRL_2" width="1" begin="18" end="18" resetval="0x0" description="Drives pipe_l{nnnn}_tx_det_rx_lpbk PHY input when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_ISO_LINK_CTRL_1" width="1" begin="17" end="17" resetval="0x1" description="Captures pipe_l{nnnn}_ phy_status for power state change PHY output (does not include Rx equalization signaling)." range="" rwaccess="R"/>
    <bitfield id="PHY_ISO_LINK_CTRL_0" width="1" begin="16" end="16" resetval="0x1" description="Drives phy_l{nnnn}_reset_n PHY input when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_ISO_LINK_CFG_15" width="1" begin="15" end="15" resetval="0x0" description="Drives phy_link_cfg_ln_{nnnn} PHY input when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_ISO_LINK_CFG_14_13" width="2" begin="14" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_ISO_LINK_CFG_12" width="1" begin="12" end="12" resetval="0x0" description="Drives pipe_l{nnnn}_32bit_sel PHY input when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_ISO_LINK_CFG_11_6" width="6" begin="11" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_ISO_LINK_CFG_5" width="1" begin="5" end="5" resetval="0x0" description="Drives phy_l{nnnn}_pcie_l1_ss_sel PHY input when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_ISO_LINK_CFG_4" width="1" begin="4" end="4" resetval="0x0" description="Drives pipe_l{nnnn}_eb_mode PHY input when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_ISO_LINK_CFG_3" width="1" begin="3" end="3" resetval="0x0" description="Drives phy_eth_mode PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_ISO_LINK_CFG_2" width="1" begin="2" end="2" resetval="0x0" description="Drives phy_eth_mode_en PHY input for the associated lane when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
    <bitfield id="PHY_ISO_LINK_CFG_1_0" width="2" begin="1" end="0" resetval="0x0" description="Drives phy_l{nnnn}_mode PHY input when in PHY macro and PMA isolation modes." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PIPE_ISO_USB_BER_CNT_j" acronym="PHY_PIPE_ISO_USB_BER_CNT_j" offset="0xD018" width="32" description="PIPE USB loopback slave BER count register () Offset = D018h + (j * 200h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_USB_BER_CNT_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_USB_BER_CNT_7_0" width="8" begin="7" end="0" resetval="0x0" description="Current value of USB 3.0 loopback slave Bit Error Count from the PCS." range="" rwaccess="R"/>
  </register>
  <register id="PHY_PIPE_ISO_RX_DATA_HI__PHY_PIPE_ISO_RX_DATA_LO_j" acronym="PHY_PIPE_ISO_RX_DATA_HI__PHY_PIPE_ISO_RX_DATA_LO_j" offset="0xD01C" width="32" description="PIPE RX data low isolation register () Offset = D01Ch + (j * 200h); where j = 0h to 1h">
    <bitfield id="PHY_PIPE_ISO_RX_DATA_HI_15_0" width="16" begin="31" end="16" resetval="0x0" description="Current value of pipe_rx_data[31:16] PHY output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_RX_DATA_LO_15_0" width="16" begin="15" end="0" resetval="0x0" description="Current value of pipe_rx_data[15:0] PHY output for the associated lane." range="" rwaccess="R"/>
  </register>
  <register id="PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_j" acronym="PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_j" offset="0xD020" width="32" description="Ethernet MAC clock configuration isolation register Offset = D020h + (j * 200h); where j = 0h to 1h">
    <bitfield id="PHY_ETH_ISO_MAC_CLK_DIV_15_7" width="9" begin="31" end="23" resetval="0x1" description="Drives mac_div_sel1 PHY input for the associated lane when in PHY macro and PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_ETH_ISO_MAC_CLK_DIV_6_0" width="7" begin="22" end="16" resetval="0x1" description="Drives mac_div_sel0 PHY input for the associated lane when in PHY macro and PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_ETH_ISO_MAC_CLK_CFG_15_10" width="6" begin="15" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_ETH_ISO_MAC_CLK_CFG_9_8" width="2" begin="9" end="8" resetval="0x0" description="Drives mac_src_sel PHY input for the associated lane when in PHY macro and PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_ETH_ISO_MAC_CLK_CFG_7_6" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_ETH_ISO_MAC_CLK_CFG_5_4" width="2" begin="5" end="4" resetval="0x0" description="Drives ovr_src_sel PHY input for the associated lane when in PHY macro and PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_ETH_ISO_MAC_CLK_CFG_3" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_ETH_ISO_MAC_CLK_CFG_2_0" width="3" begin="2" end="0" resetval="0x0" description="Drives ovr_div_sel PHY input for the associated lane when in PHY macro and PMA isolation mode." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_INTERRUPT_STS_j" acronym="PHY_INTERRUPT_STS_j" offset="0xD024" width="32" description="PHY interrupt status register Offset = D024h + (j * 200h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_INTERRUPT_STS_15" width="1" begin="15" end="15" resetval="0x0" description="State change monitor enable -" range="" rwaccess="RW"/>
    <bitfield id="PHY_INTERRUPT_STS_14_11" width="4" begin="14" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_INTERRUPT_STS_10_8" width="3" begin="10" end="8" resetval="0x0" description="Next power state/data rate - Only valid when one of the interrupt status bits is set." range="" rwaccess="R"/>
    <bitfield id="PHY_INTERRUPT_STS_7" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_INTERRUPT_STS_6_4" width="3" begin="6" end="4" resetval="0x0" description="Current power state/data rate - Only valid when one of the interrupt status bits is set." range="" rwaccess="R"/>
    <bitfield id="PHY_INTERRUPT_STS_3_2" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_INTERRUPT_STS_1" width="1" begin="1" end="1" resetval="0x0" description="Data rate state change interrupt status - Set to 1 upon data rate change timeout." range="" rwaccess="RW"/>
    <bitfield id="PHY_INTERRUPT_STS_0" width="1" begin="0" end="0" resetval="0x0" description="Power state change interrupt status - Set to 1 upon power state change timeout." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_j" acronym="PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_j" offset="0xD030" width="32" description="PHY PIPE lane margining control and status register (#) Offset = D030h + (j * 200h); where j = 0h to 1h">
    <bitfield id="PHY_PIPE_ISO_LM_MAC2PHY0_15_8" width="8" begin="31" end="24" resetval="0x0" description="When in PHY isolation mode, this field provides the data for the 2nd cycle of a MAC-to-PHY register interface operation (for operations that require 2 or more cycle)." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_LM_MAC2PHY0_7_0" width="8" begin="23" end="16" resetval="0x0" description="When in PHY isolation mode, this field provides the data for the 1st cycle of a MAC-to-PHY register interface operation." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_LM_CTRL_STS_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_LM_CTRL_STS_11" width="1" begin="11" end="11" resetval="0x0" description="Error count saturated flag: When set to 1, the error counter for the associated lane has saturated." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_LM_CTRL_STS_10" width="1" begin="10" end="10" resetval="0x0" description="Sample count saturated flag: When set to 1, the sample counter for the associated lane has saturated." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_LM_CTRL_STS_9" width="1" begin="9" end="9" resetval="0x0" description="Committed write invalid address error: When set to 1, an invalid register address was received on the PIPE MAC-to-PHY register interface for a committed write operation for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_LM_CTRL_STS_8" width="1" begin="8" end="8" resetval="0x0" description="Uncommitted write invalid address error: When set to 1, an invalid register address was received on the PIPE MAC-to-PHY register interface for an uncommitted write operation for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_LM_CTRL_STS_7_6" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_LM_CTRL_STS_5" width="1" begin="5" end="5" resetval="0x0" description="Lane margining enable:" range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_LM_CTRL_STS_4" width="1" begin="4" end="4" resetval="0x0" description="Lane margining controller soft reset: Soft reset to the associated lane's lane margining controller block (i.e." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_LM_CTRL_STS_3" width="1" begin="3" end="3" resetval="0x0" description="Lane margining PMA I/F soft reset: Soft reset to the associated lane's lane margining PMA interface block (i.e. MAC-XPHY)." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_LM_CTRL_STS_2" width="1" begin="2" end="2" resetval="0x0" description="Lane margining PIPE Tx I/F soft reset: Soft reset to the associated lane's lane margining PIPE transmit block (i.e. MAC-XPHY)." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_LM_CTRL_STS_1" width="1" begin="1" end="1" resetval="0x0" description="Lane margining PIPE Rx I/F soft reset: Soft reset to the associated lane's lane margining PIPE receive block (i.e. MAC-XPHY)." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_LM_CTRL_STS_0" width="1" begin="0" end="0" resetval="0x0" description="Lane margining soft reset: Soft reset to the associated lane's lane margining logic." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1_j" acronym="PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1_j" offset="0xD034" width="32" description="PHY PIPE lane margining MAC-to-PHY isolation register 1 (#) Offset = D034h + (j * 200h); where j = 0h to 1h">
    <bitfield id="PHY_PIPE_ISO_LM_PHY2MAC0_15_8" width="8" begin="31" end="24" resetval="0x0" description="Captures the data from a PHY-to-MAC write (committed or uncommitted) operation to address 1." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_LM_PHY2MAC0_7_0" width="8" begin="23" end="16" resetval="0x0" description="Captures the data from a PHY-to-MAC write (committed or uncommitted) operation to address 0." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_LM_MAC2PHY1_15_9" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_LM_MAC2PHY1_8" width="1" begin="8" end="8" resetval="0x0" description="When in PHY isolation mode, write a 1 to this bit to initiate a MAC-to-PHY register interface operation." range="" rwaccess="RW"/>
    <bitfield id="PHY_PIPE_ISO_LM_MAC2PHY1_7_0" width="8" begin="7" end="0" resetval="0x0" description="When in PHY isolation mode, this field provides the data for the 3rd cycle of a MAC-to-PHY register interface operation." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PIPE_ISO_LM_PHY2MAC1_j" acronym="PHY_PIPE_ISO_LM_PHY2MAC1_j" offset="0xD038" width="32" description="PHY PIPE lane margining PHY-to-MAC isolation register 1 (#) Offset = D038h + (j * 200h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_LM_PHY2MAC1_15_8" width="8" begin="15" end="8" resetval="0x0" description="Captures the data from a PHY-to-MAC read completion operation." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_LM_PHY2MAC1_7_0" width="8" begin="7" end="0" resetval="0x0" description="Captures the data from a PHY-to-MAC write (committed or uncommitted) operation to address 2." range="" rwaccess="R"/>
  </register>
  <register id="PHY_PIPE_ISO_LM_PHY2MAC_STS_j" acronym="PHY_PIPE_ISO_LM_PHY2MAC_STS_j" offset="0xD03C" width="32" description="PHY PIPE lane margining PHY-to-MAC status isolation register 1 (#) Offset = D03Ch + (j * 200h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_LM_PHY2MAC_STS_15_12" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_LM_PHY2MAC_STS_11" width="1" begin="11" end="11" resetval="0x0" description="Set upon receiving a PHY-to-MAC read completion." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_LM_PHY2MAC_STS_10" width="1" begin="10" end="10" resetval="0x0" description="Set upon receiving a PHY-to-MAC write acknowledgment." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_LM_PHY2MAC_STS_9" width="1" begin="9" end="9" resetval="0x0" description="Set upon receiving a PHY-to-MAC committed write to an unsupported address." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_LM_PHY2MAC_STS_8" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_LM_PHY2MAC_STS_7" width="1" begin="7" end="7" resetval="0x0" description="Set upon receiving a PHY-to-MAC committed write to address 2." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_LM_PHY2MAC_STS_6" width="1" begin="6" end="6" resetval="0x0" description="Set upon receiving a PHY-to-MAC committed write to address 1." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_LM_PHY2MAC_STS_5" width="1" begin="5" end="5" resetval="0x0" description="Set upon receiving a PHY-to-MAC committed write to address 0." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_LM_PHY2MAC_STS_4" width="1" begin="4" end="4" resetval="0x0" description="Set upon receiving a PHY-to-MAC uncommitted write to an unsupported address." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_LM_PHY2MAC_STS_3" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_LM_PHY2MAC_STS_2" width="1" begin="2" end="2" resetval="0x0" description="Set upon receiving a PHY-to-MAC uncommitted write to address 2." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_LM_PHY2MAC_STS_1" width="1" begin="1" end="1" resetval="0x0" description="Set upon receiving a PHY-to-MAC uncommitted write to address 1." range="" rwaccess="R"/>
    <bitfield id="PHY_PIPE_ISO_LM_PHY2MAC_STS_0" width="1" begin="0" end="0" resetval="0x0" description="Set upon receiving a PHY-to-MAC uncommitted write to address 0." range="" rwaccess="R"/>
  </register>
  <register id="PHY_PMA_CMN_CTRL" acronym="PHY_PMA_CMN_CTRL" offset="0xE000" width="32" description="PMA common control register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_CMN_CTRL_15_14" width="2" begin="15" end="14" resetval="0x0" description="Drives cmn_psmclk_dig_div PMA input" range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_CMN_CTRL_13" width="1" begin="13" end="13" resetval="0x1" description="Current value of cmn_plllc1_disabled PMA output" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_CMN_CTRL_12" width="1" begin="12" end="12" resetval="0x1" description="Current value of cmn_plllc_disabled PMA output" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_CMN_CTRL_11" width="1" begin="11" end="11" resetval="0x0" description="Current value of cmn_plllc1_ready PMA output" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_CMN_CTRL_10" width="1" begin="10" end="10" resetval="0x0" description="Current value of cmn_plllc_ready PMA output" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_CMN_CTRL_9_8" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_CMN_CTRL_7" width="1" begin="7" end="7" resetval="0x0" description="Drives cmn_refclk1_rcv_out_en PMA input" range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_CMN_CTRL_6" width="1" begin="6" end="6" resetval="0x0" description="Drives cmn_refclk_rcv_out_en PMA input" range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_CMN_CTRL_5" width="1" begin="5" end="5" resetval="0x0" description="Current value of cmn_refclk1_active PMA output" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_CMN_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Current value of cmn_refclk_active PMA output" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_CMN_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="Current value of cmn_plllc1_locked PMA output." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_CMN_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="Current value of cmn_plllc_locked PMA output" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_CMN_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Current value of cmn_macro_suspend_ack PMA output" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_CMN_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="Current value of cmn_ready PMA output" range="" rwaccess="R"/>
  </register>
  <register id="PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL" acronym="PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL" offset="0xE008" width="32" description="PMA common control signal isolation register">
    <bitfield id="PHY_PMA_ISO_CMN_PLLLC_CTRL_15_6" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_CMN_PLLLC_CTRL_5" width="1" begin="21" end="21" resetval="0x0" description="Drives cmn_plllc1_suspend PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_PLLLC_CTRL_4" width="1" begin="20" end="20" resetval="0x0" description="Drives cmn_plllc_suspend PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_PLLLC_CTRL_3" width="1" begin="19" end="19" resetval="0x0" description="Drives cmn_plllc1_mode PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_PLLLC_CTRL_2" width="1" begin="18" end="18" resetval="0x0" description="Drives cmn_plllc_mode PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_PLLLC_CTRL_1" width="1" begin="17" end="17" resetval="0x0" description="Drives cmn_plllc1_en PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_PLLLC_CTRL_0" width="1" begin="16" end="16" resetval="0x0" description="Drives cmn_plllc_en PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_15_14" width="2" begin="15" end="14" resetval="0x0" description="Drives cmn_refclk1_dig_div PMA input when in PHY macro or PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_13_12" width="2" begin="13" end="12" resetval="0x0" description="Drives cmn_refclk_dig_div PMA input when in PHY macro or PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_11_10" width="2" begin="11" end="10" resetval="0x0" description="Drives cmn_refclk_dig_sel PMA input when in PHY macro or PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_9" width="1" begin="9" end="9" resetval="0x1" description="Current value of cmn_macro_pwr_en_ack PMA output." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Drives cmn_macro_pwr_en PMA input when in PHY macro and PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_7" width="1" begin="7" end="7" resetval="0x0" description="Drives cmn_refclk1_sel PMA input when in PHY macro and PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_6" width="1" begin="6" end="6" resetval="0x0" description="Drives cmn_refclk_sel PMA input when in PHY macro and PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_5" width="1" begin="5" end="5" resetval="0x0" description="Drives cmn_refclk1_disable PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Drives cmn_refclk_disable PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="Drives macro_suspend_req PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Drives cmn_macro_en PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_CMN_CTRL_0" width="1" begin="0" end="0" resetval="0x1" description="Drives cmn_reset_n PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PMA_ISO_RESCAL" acronym="PHY_PMA_ISO_RESCAL" offset="0xE00C" width="32" description="PMA Isolation resistor calibration code register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_RESCAL_15_14" width="2" begin="15" end="14" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_RESCAL_13_8" width="6" begin="13" end="8" resetval="0x1D" description="Current value cmn_rescal_code_out PMA output." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_RESCAL_7" width="1" begin="7" end="7" resetval="0x0" description="Drives cmn_rescal_insel PMA input in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_RESCAL_6" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_RESCAL_5_0" width="6" begin="5" end="0" resetval="0x0" description="Drives cmn_rescal_code_in PMA input in PMA isolation mode." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL" acronym="PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL" offset="0xE01C" width="32" description="PMA Lane Isolation control register">
    <bitfield id="PHY_PMA_ISOLATION_CTRL_15" width="1" begin="31" end="31" resetval="0x0" description="PHY/PMA isolation enable (isolation_en) - When set, enables isolation (PHY or PMA)." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISOLATION_CTRL_14" width="1" begin="30" end="30" resetval="0x0" description="PHY/PMA common isolation enable (cmn_isolation_en) - When in PHY Macro Isolation Mode, the PHY common isolation register(s) are selected." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISOLATION_CTRL_13" width="1" begin="29" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISOLATION_CTRL_12" width="1" begin="28" end="28" resetval="0x0" description="PHY/PMA isolation mode select (isolation_mode_sel) - When isolation_en is set, this bit selects between PHY isolation mode and PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISOLATION_CTRL_11_0" width="12" begin="27" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_LN_ISOLATION_CTRL_15_0" width="16" begin="15" end="0" resetval="0x0" description="PHY/PMA lane isolation enable (ln_isolation_en) - When in PHY Macro Isolation Mode, the selected PHY lane(s) isolation registers are selected." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PMA_XCVR_CTRL_j" acronym="PHY_PMA_XCVR_CTRL_j" offset="0xF000" width="32" description="PMA transceiver control register Offset = F000h + (j * 200h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_XCVR_CTRL_15" width="1" begin="15" end="15" resetval="0x1" description="Drives rx_termination PMA input for the associated lane when the lane is configured for Ethernet." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_XCVR_CTRL_14" width="1" begin="14" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_XCVR_CTRL_13" width="1" begin="13" end="13" resetval="0x0" description="Current value of xcvr_pll_clk_en_ack PMA output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_XCVR_CTRL_12" width="1" begin="12" end="12" resetval="0x1" description="Current value of xcvr_lane_en_ack PMA output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_XCVR_CTRL_11_10" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_XCVR_CTRL_9" width="1" begin="9" end="9" resetval="0x0" description="Drives the tx_bist_hold PMA input for all lanes in the associated link (for the master lane) - synchronized to the Tx data rate clock for the link." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_XCVR_CTRL_8" width="1" begin="8" end="8" resetval="0x0" description="Drives the tx_differential_invert PMA input for the associated lane." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_XCVR_CTRL_7_6" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_XCVR_CTRL_5" width="1" begin="5" end="5" resetval="0x0" description="Current value of ln_plln_locked PMA output for the associated lane" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_XCVR_CTRL_4" width="1" begin="4" end="4" resetval="0x0" description="Drives rx_rd10_clken PMA input for the associated lane" range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_XCVR_CTRL_3" width="1" begin="3" end="3" resetval="0x0" description="Current value of rx_bist_status PMA output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_XCVR_CTRL_2" width="1" begin="2" end="2" resetval="0x0" description="Current value of rx_bist_err_toggle PMA output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_XCVR_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Current value of rx_bist_sync PMA output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_XCVR_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="Drives the rx_differential_invert PMA input for the associated lane." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PMA_ISO_XCVR_CTRL_j" acronym="PHY_PMA_ISO_XCVR_CTRL_j" offset="0xF004" width="32" description="PMA Isolation Transceiver control register Offset = F004h + (j * 200h); where j = 0h to 1h">
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_15" width="1" begin="31" end="31" resetval="0x0" description="Drives tx_high_z PMA input for the associated lane when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_14" width="1" begin="30" end="30" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_13" width="1" begin="29" end="29" resetval="0x0" description="Drives tx_lfps_en PMA input for the associated lane when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_12" width="1" begin="28" end="28" resetval="0x0" description="Drives tx_elec_idle PMA input for the associated lane when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_11" width="1" begin="27" end="27" resetval="0x0" description="Current value of tx_rcv_detected PMA output for the associated lane when PHY_PMA_ISO_XCVR_CTRL[9] == 1 and PHY_PMA_ISO_XCVR_CTRL[10] == 1." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_10" width="1" begin="26" end="26" resetval="0x0" description="Current value of tx_rcv_detect_done PMA output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_9" width="1" begin="25" end="25" resetval="0x0" description="Drives tx_rcv_detect_en PMA input for the associated lane when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_8" width="1" begin="24" end="24" resetval="0x0" description="Drives xcvr_link_reset_n PMA input for the associated lane when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_7" width="1" begin="23" end="23" resetval="0x0" description="Drives xcvr_pllclk_en PMA input for the associated lane when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_6" width="1" begin="22" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_5" width="1" begin="21" end="21" resetval="0x0" description="Drives xcvr_lane_suspend PMA input for the associated lane when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_4" width="1" begin="20" end="20" resetval="0x0" description="Current value of rx_lfps_detect PMA output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_3" width="1" begin="19" end="19" resetval="0x0" description="Current value of rx_signal_detect PMA output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_2" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_1" width="1" begin="17" end="17" resetval="0x0" description="Drives rx_termination PMA input for the associated lane when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_XCVR_CTRL_0" width="1" begin="16" end="16" resetval="0x0" description="Drives xcvr_lane_en PMA input for the associated lane when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_j" acronym="PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_j" offset="0xF008" width="32" description="PMA Isolation transmitter local preset coefficient register Offset = F008h + (j * 200h); where j = 0h to 1h">
    <bitfield id="PHY_PMA_ISO_TX_LPC_HI_15" width="1" begin="31" end="31" resetval="0x0" description="Current value of tx_local_preset_coeff_valid PMA output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_LPC_HI_14" width="1" begin="30" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_LPC_HI_13" width="1" begin="29" end="29" resetval="0x0" description="Drives tx_get_local_init_coef PMA input for the associated lane when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_TX_LPC_HI_12" width="1" begin="28" end="28" resetval="0x0" description="Drives tx_get_local_preset_coef PMA input for the associated lane when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_TX_LPC_HI_11_8" width="4" begin="27" end="24" resetval="0x0" description="Drives tx_local_preset_index PMA input for the associated lane when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_TX_LPC_HI_7_6" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_LPC_HI_5_0" width="6" begin="21" end="16" resetval="0x0" description="Current value of tx_local_tx_preset_coef[17:12] PMA output for the associated lane when (PHY_PMA_ISO_TX_LPC_HI[12] == 1 or PHY_PMA_ISO_TX_LPC_HI[13] == 1) and PHY_PMA_ISO_TX_LPC_HI[15] == 1." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_LPC_LO_15_14" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_LPC_LO_13_8" width="6" begin="13" end="8" resetval="0x0" description="Current value of tx_local_tx_preset_coef[11:6] PMA output for the associated lane when (PHY_PMA_ISO_TX_LPC_HI[12] == 1 or PHY_PMA_ISO_TX_LPC_HI[13] == 1) and PHY_PMA_ISO_TX_LPC_HI[15] == 1." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_LPC_LO_7_6" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_LPC_LO_5_0" width="6" begin="5" end="0" resetval="0x0" description="Current value of tx_local_tx_preset_coef[5:0] PMA output for the associated lane when (PHY_PMA_ISO_TX_LPC_HI[12] == 1 or PHY_PMA_ISO_TX_LPC_HI[13] == 1) and PHY_PMA_ISO_TX_LPC_HI[15] == 1." range="" rwaccess="R"/>
  </register>
  <register id="PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_j" acronym="PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_j" offset="0xF00C" width="32" description="PMA TX de-emphasis low isolation register Offset = F00Ch + (j * 200h); where j = 0h to 1h">
    <bitfield id="PHY_PMA_ISO_TX_DMPH_HI_15_6" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_DMPH_HI_5_0" width="6" begin="21" end="16" resetval="0x0" description="Drives tx_deemphasis[17:12] PMA input for the associated lane when in PMA isolation mode" range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_TX_DMPH_LO_15_14" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_DMPH_LO_13_8" width="6" begin="13" end="8" resetval="0x0" description="Drives tx_deemphasis[11:6] PMA input for the associated lane when in PMA isolation mode" range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_TX_DMPH_LO_7_6" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_DMPH_LO_5_0" width="6" begin="5" end="0" resetval="0x0" description="Drives tx_deemphasis[5:0] PMA input for the associated lane when in PMA isolation mode" range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_j" acronym="PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_j" offset="0xF010" width="32" description="PMA TX FS LF isolation register Offset = F010h + (j * 200h); where j = 0h to 1h">
    <bitfield id="PHY_PMA_ISO_TX_MGN_15_9" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_MGN_8" width="1" begin="24" end="24" resetval="0x0" description="Drives tx_low_power_swing_en PMA input for the associated lane when in PHY macro and PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_TX_MGN_7_3" width="5" begin="23" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_MGN_2_0" width="3" begin="18" end="16" resetval="0x0" description="Drives tx_vmargin PMA input for the associated lane when in PHY macro and PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_TX_FSLF_15_14" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_FSLF_13_8" width="6" begin="13" end="8" resetval="0x2D" description="Current value of tx_local_fs PMA output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_FSLF_7_6" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_TX_FSLF_5_0" width="6" begin="5" end="0" resetval="0xF" description="Current value of tx_local_lf PMA output for the associated lane." range="" rwaccess="R"/>
  </register>
  <register id="PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_j" acronym="PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_j" offset="0xF014" width="32" description="PMA Isolation mode control register Offset = F014h + (j * 200h); where j = 0h to 1h">
    <bitfield id="PHY_PMA_ISO_PWRST_CTRL_15" width="1" begin="31" end="31" resetval="0x0" description="Drives rx_sig_det_en_ext_ln_{nnnn} PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_PWRST_CTRL_14" width="1" begin="30" end="30" resetval="0x0" description="Drives tx_common_mode_en_ext_ln_{nnnn} PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_PWRST_CTRL_13_8" width="6" begin="29" end="24" resetval="0x0" description="Current value of xcvr_power_state_ack_ln_{nnnn} PMA output." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_PWRST_CTRL_7_6" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_PWRST_CTRL_5_0" width="6" begin="21" end="16" resetval="0x0" description="Drives xcvr_power_state_req_ln_{nnnn} PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_LINK_MODE_15_13" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_LINK_MODE_12" width="1" begin="12" end="12" resetval="0x1" description="Drives xcvr_master_ln_{nnnn} PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_LINK_MODE_11_7" width="5" begin="11" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_LINK_MODE_6_4" width="3" begin="6" end="4" resetval="0x0" description="Drives xcvr_standard_mode_ln_{nnnn} PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_LINK_MODE_3" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_LINK_MODE_2_0" width="3" begin="2" end="0" resetval="0x0" description="Drives xcvr_data_width_ln_{nnnn} PMA input when in PMA isolation mode." range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PMA_ISO_RX_EQ_CTRL_j" acronym="PHY_PMA_ISO_RX_EQ_CTRL_j" offset="0xF018" width="32" description="PMA RX equalization control isolation register Offset = F018h + (j * 200h); where j = 0h to 1h">
    <bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_15_14" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_13" width="1" begin="29" end="29" resetval="0x0" description="Drives rx_eq_training_data_valid PMA input for the associated lane when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_12" width="1" begin="28" end="28" resetval="0x0" description="Drives rx_eq_training PMA input for the associated lane when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_11" width="1" begin="27" end="27" resetval="0x0" description="Drives rx_eq_eval_cnt_rst PMA input for the associated lane when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_10" width="1" begin="26" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_9_4" width="6" begin="25" end="20" resetval="0x0" description="Current value of rx_link_eval_fb_dir_change PMA output for the associated lane, when PHY_PMA_ISO_RX_EQ_CTRL[0] == 1 and PHY_PMA_ISO_RX_EQ_CTRL[1] == 1. Otherwise, 0." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_3" width="1" begin="19" end="19" resetval="0x0" description="Current value of rx_eq_eval_complete PMA output for the associated lane, when PHY_PMA_ISO_RX_EQ_CTRL[0] == 1 and PHY_PMA_ISO_RX_EQ_CTRL[1] == 1. Otherwise, 0." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_2" width="1" begin="18" end="18" resetval="0x0" description="Drives rx_invalid_request PMA input for the associated lane when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_1" width="1" begin="17" end="17" resetval="0x0" description="Current value of rx_eq_eval_status PMA output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_RX_EQ_CTRL_0" width="1" begin="16" end="16" resetval="0x0" description="Drives rx_eq_eval PMA input for the associated lane when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_j" acronym="PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_j" offset="0xF01C" width="32" description="PMA low data isolation register Offset = F01Ch + (j * 200h); where j = 0h to 1h">
    <bitfield id="PHY_PMA_ISO_DATA_HI_15_0" width="16" begin="31" end="16" resetval="0x0" description="Current value of rx_rd[31:16] PMA output for the current lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_DATA_LO_15_0" width="16" begin="15" end="0" resetval="0x0" description="Current value of rx_rd[15:0] PMA output for the current lane." range="" rwaccess="R"/>
  </register>
  <register id="PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_j" acronym="PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_j" offset="0xF020" width="32" description="PMA RX lane margining control isolation register Offset = F020h + (j * 200h); where j = 0h to 1h">
    <bitfield id="PHY_PMA_ISO_LN_MRGN_RESULT_15_6" width="10" begin="31" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_LN_MRGN_RESULT_5_0" width="6" begin="21" end="16" resetval="0x0" description="Captures rx_mrgn_errcnt PMA output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_LN_MRGN_CTRL_15" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_LN_MRGN_CTRL_14_8" width="7" begin="14" end="8" resetval="0x0" description="Drives rx_mrgn_offset PMA input for the associated lane when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_LN_MRGN_CTRL_7_6" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_LN_MRGN_CTRL_5_4" width="2" begin="5" end="4" resetval="0x0" description="Drives rx_mrgn_dir PMA input for the associated lane when in PMA isolation mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_PMA_ISO_LN_MRGN_CTRL_3_2" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_LN_MRGN_CTRL_1" width="1" begin="1" end="1" resetval="0x0" description="Captures rx_mrgn_valid PMA output for the associated lane." range="" rwaccess="R"/>
    <bitfield id="PHY_PMA_ISO_LN_MRGN_CTRL_0" width="1" begin="0" end="0" resetval="0x0" description="Drives rx_mrgn_req PMA input for the associated lane when in PMA isolation mode." range="" rwaccess="RW"/>
  </register>
</module>
