// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module eucHW_sqrt_fixed_17_17_s (
        ap_clk,
        ap_rst,
        x,
        ap_return
);


input   ap_clk;
input   ap_rst;
input  [15:0] x;
output  [8:0] ap_return;

wire   [19:0] x_l_I_V_15_fu_166_p3;
reg   [19:0] x_l_I_V_15_reg_742;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
wire   [8:0] select_ln239_fu_174_p3;
reg   [8:0] select_ln239_reg_748;
wire   [0:0] icmp_ln443_1_fu_212_p2;
reg   [0:0] icmp_ln443_1_reg_754;
wire   [4:0] sub_ln212_fu_218_p2;
reg   [4:0] sub_ln212_reg_760;
wire   [19:0] x_l_I_V_17_fu_321_p3;
reg   [19:0] x_l_I_V_17_reg_765;
wire   [8:0] res_I_V_16_fu_329_p3;
reg   [8:0] res_I_V_16_reg_771;
wire   [0:0] icmp_ln443_3_fu_369_p2;
reg   [0:0] icmp_ln443_3_reg_777;
wire   [6:0] sub_ln212_2_fu_375_p2;
reg   [6:0] sub_ln212_2_reg_783;
wire   [19:0] x_l_I_V_19_fu_478_p3;
reg   [19:0] x_l_I_V_19_reg_788;
wire   [8:0] res_I_V_18_fu_486_p3;
reg   [8:0] res_I_V_18_reg_794;
wire   [0:0] icmp_ln443_5_fu_526_p2;
reg   [0:0] icmp_ln443_5_reg_800;
wire   [8:0] sub_ln212_4_fu_532_p2;
reg   [8:0] sub_ln212_4_reg_806;
wire   [19:0] x_l_I_V_20_fu_635_p3;
reg   [19:0] x_l_I_V_20_reg_811;
wire   [8:0] res_I_V_fu_643_p3;
reg   [8:0] res_I_V_reg_817;
wire   [10:0] trunc_ln594_fu_651_p1;
reg   [10:0] trunc_ln594_reg_824;
wire    ap_block_pp0_stage0;
wire   [1:0] tmp_fu_124_p4;
wire   [2:0] zext_ln443_7_fu_134_p1;
wire   [2:0] add_ln212_fu_144_p2;
wire   [19:0] zext_ln666_fu_120_p1;
wire  signed [3:0] sext_ln277_fu_150_p1;
wire   [0:0] icmp_ln443_fu_138_p2;
wire   [19:0] p_Result_23_fu_154_p5;
wire   [1:0] select_ln443_fu_182_p3;
wire   [2:0] tmp_1_fu_190_p3;
wire   [4:0] p_Result_5_fu_198_p4;
wire   [4:0] zext_ln443_fu_208_p1;
wire   [19:0] p_Result_24_fu_224_p5;
wire   [8:0] p_Result_25_fu_234_p4;
wire   [8:0] res_I_V_15_fu_249_p3;
wire   [3:0] p_Result_8_fu_255_p4;
wire   [19:0] x_l_I_V_16_fu_243_p3;
wire   [4:0] tmp_3_fu_265_p3;
wire   [5:0] p_Result_9_fu_273_p4;
wire   [5:0] zext_ln443_1_fu_283_p1;
wire   [5:0] sub_ln212_1_fu_293_p2;
wire   [0:0] icmp_ln443_2_fu_287_p2;
wire   [19:0] p_Result_26_fu_299_p5;
wire   [8:0] p_Result_27_fu_311_p4;
wire   [4:0] p_Result_s_fu_337_p4;
wire   [5:0] tmp_4_fu_347_p3;
wire   [6:0] p_Result_1_fu_355_p4;
wire   [6:0] zext_ln443_2_fu_365_p1;
wire   [19:0] p_Result_28_fu_381_p5;
wire   [8:0] p_Result_29_fu_391_p4;
wire   [8:0] res_I_V_17_fu_406_p3;
wire   [5:0] p_Result_6_fu_412_p4;
wire   [19:0] x_l_I_V_18_fu_400_p3;
wire   [6:0] tmp_5_fu_422_p3;
wire   [7:0] p_Result_7_fu_430_p4;
wire   [7:0] zext_ln443_3_fu_440_p1;
wire   [7:0] sub_ln212_3_fu_450_p2;
wire   [0:0] icmp_ln443_4_fu_444_p2;
wire   [19:0] p_Result_30_fu_456_p5;
wire   [8:0] p_Result_31_fu_468_p4;
wire   [6:0] p_Result_12_fu_494_p4;
wire   [7:0] tmp_6_fu_504_p3;
wire   [8:0] p_Result_13_fu_512_p4;
wire   [8:0] zext_ln443_4_fu_522_p1;
wire   [19:0] p_Result_32_fu_538_p5;
wire   [8:0] p_Result_33_fu_548_p4;
wire   [8:0] res_I_V_19_fu_563_p3;
wire   [7:0] p_Result_15_fu_569_p4;
wire   [19:0] x_l_I_V_fu_557_p3;
wire   [8:0] tmp_7_fu_579_p3;
wire   [9:0] p_Result_16_fu_587_p4;
wire   [9:0] zext_ln443_5_fu_597_p1;
wire   [9:0] sub_ln212_5_fu_607_p2;
wire   [0:0] icmp_ln443_6_fu_601_p2;
wire   [19:0] p_Result_34_fu_613_p5;
wire   [8:0] p_Result_35_fu_625_p4;
wire   [9:0] tmp_9_fu_655_p3;
wire   [10:0] zext_ln443_6_fu_662_p1;
wire   [10:0] sub_ln212_6_fu_671_p2;
wire   [0:0] icmp_ln443_7_fu_666_p2;
wire   [19:0] p_Result_36_fu_676_p5;
wire   [8:0] p_Result_37_fu_687_p4;
wire   [8:0] res_I_V_20_fu_703_p3;
wire   [17:0] mul_I_V_fu_710_p3;
wire   [19:0] x_l_I_V_21_fu_696_p3;
wire   [19:0] zext_ln671_fu_718_p1;
wire   [0:0] p_Result_s_34_fu_722_p2;
wire   [8:0] res_I_V_13_fu_728_p2;
reg   [15:0] x_int_reg;
wire    ap_ce_reg;

always @ (posedge ap_clk) begin
    x_int_reg <= x;
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln443_1_reg_754 <= icmp_ln443_1_fu_212_p2;
        icmp_ln443_3_reg_777 <= icmp_ln443_3_fu_369_p2;
        icmp_ln443_5_reg_800 <= icmp_ln443_5_fu_526_p2;
        res_I_V_16_reg_771 <= res_I_V_16_fu_329_p3;
        res_I_V_18_reg_794 <= res_I_V_18_fu_486_p3;
        res_I_V_reg_817 <= res_I_V_fu_643_p3;
        select_ln239_reg_748[7] <= select_ln239_fu_174_p3[7];
        sub_ln212_2_reg_783 <= sub_ln212_2_fu_375_p2;
        sub_ln212_4_reg_806 <= sub_ln212_4_fu_532_p2;
        sub_ln212_reg_760 <= sub_ln212_fu_218_p2;
        trunc_ln594_reg_824 <= trunc_ln594_fu_651_p1;
        x_l_I_V_15_reg_742 <= x_l_I_V_15_fu_166_p3;
        x_l_I_V_17_reg_765 <= x_l_I_V_17_fu_321_p3;
        x_l_I_V_19_reg_788 <= x_l_I_V_19_fu_478_p3;
        x_l_I_V_20_reg_811 <= x_l_I_V_20_fu_635_p3;
    end
end

assign add_ln212_fu_144_p2 = ($signed(zext_ln443_7_fu_134_p1) + $signed(3'd7));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_return = ((p_Result_s_34_fu_722_p2[0:0] == 1'b1) ? res_I_V_13_fu_728_p2 : res_I_V_20_fu_703_p3);

assign icmp_ln443_1_fu_212_p2 = ((p_Result_5_fu_198_p4 < zext_ln443_fu_208_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_2_fu_287_p2 = ((p_Result_9_fu_273_p4 < zext_ln443_1_fu_283_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_3_fu_369_p2 = ((p_Result_1_fu_355_p4 < zext_ln443_2_fu_365_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_4_fu_444_p2 = ((p_Result_7_fu_430_p4 < zext_ln443_3_fu_440_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_5_fu_526_p2 = ((p_Result_13_fu_512_p4 < zext_ln443_4_fu_522_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_6_fu_601_p2 = ((p_Result_16_fu_587_p4 < zext_ln443_5_fu_597_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_7_fu_666_p2 = ((trunc_ln594_reg_824 < zext_ln443_6_fu_662_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_fu_138_p2 = ((tmp_fu_124_p4 == 2'd0) ? 1'b1 : 1'b0);

assign mul_I_V_fu_710_p3 = {{9'd0}, {res_I_V_20_fu_703_p3}};

assign p_Result_12_fu_494_p4 = {{res_I_V_18_fu_486_p3[8:2]}};

assign p_Result_13_fu_512_p4 = {{x_l_I_V_19_fu_478_p3[12:4]}};

assign p_Result_15_fu_569_p4 = {{res_I_V_19_fu_563_p3[8:1]}};

assign p_Result_16_fu_587_p4 = {{x_l_I_V_fu_557_p3[11:2]}};

assign p_Result_1_fu_355_p4 = {{x_l_I_V_17_fu_321_p3[14:8]}};

assign p_Result_23_fu_154_p5 = {{zext_ln666_fu_120_p1[19:18]}, {sext_ln277_fu_150_p1}, {zext_ln666_fu_120_p1[13:0]}};

assign p_Result_24_fu_224_p5 = {{x_l_I_V_15_reg_742[19:17]}, {sub_ln212_reg_760}, {x_l_I_V_15_reg_742[11:0]}};

assign p_Result_25_fu_234_p4 = {select_ln239_reg_748[9 - 1:7], |(1'd1), select_ln239_reg_748[5:0]};

assign p_Result_26_fu_299_p5 = {{x_l_I_V_16_fu_243_p3[19:16]}, {sub_ln212_1_fu_293_p2}, {x_l_I_V_16_fu_243_p3[9:0]}};

assign p_Result_27_fu_311_p4 = {res_I_V_15_fu_249_p3[9 - 1:6], |(1'd1), res_I_V_15_fu_249_p3[4:0]};

assign p_Result_28_fu_381_p5 = {{x_l_I_V_17_reg_765[19:15]}, {sub_ln212_2_reg_783}, {x_l_I_V_17_reg_765[7:0]}};

assign p_Result_29_fu_391_p4 = {res_I_V_16_reg_771[9 - 1:5], |(1'd1), res_I_V_16_reg_771[3:0]};

assign p_Result_30_fu_456_p5 = {{x_l_I_V_18_fu_400_p3[19:14]}, {sub_ln212_3_fu_450_p2}, {x_l_I_V_18_fu_400_p3[5:0]}};

assign p_Result_31_fu_468_p4 = {res_I_V_17_fu_406_p3[9 - 1:4], |(1'd1), res_I_V_17_fu_406_p3[2:0]};

assign p_Result_32_fu_538_p5 = {{x_l_I_V_19_reg_788[19:13]}, {sub_ln212_4_reg_806}, {x_l_I_V_19_reg_788[3:0]}};

assign p_Result_33_fu_548_p4 = {res_I_V_18_reg_794[9 - 1:3], |(1'd1), res_I_V_18_reg_794[1:0]};

assign p_Result_34_fu_613_p5 = {{x_l_I_V_fu_557_p3[19:12]}, {sub_ln212_5_fu_607_p2}, {x_l_I_V_fu_557_p3[1:0]}};

assign p_Result_35_fu_625_p4 = {res_I_V_19_fu_563_p3[9 - 1:2], |(1'd1), res_I_V_19_fu_563_p3[0:0]};

assign p_Result_36_fu_676_p5 = {{x_l_I_V_20_reg_811[19:11]}, {sub_ln212_6_fu_671_p2}};

assign p_Result_37_fu_687_p4 = {res_I_V_reg_817[9-1:1], |(1'd1)};

assign p_Result_5_fu_198_p4 = {{x_l_I_V_15_fu_166_p3[16:12]}};

assign p_Result_6_fu_412_p4 = {{res_I_V_17_fu_406_p3[8:3]}};

assign p_Result_7_fu_430_p4 = {{x_l_I_V_18_fu_400_p3[13:6]}};

assign p_Result_8_fu_255_p4 = {{res_I_V_15_fu_249_p3[8:5]}};

assign p_Result_9_fu_273_p4 = {{x_l_I_V_16_fu_243_p3[15:10]}};

assign p_Result_s_34_fu_722_p2 = ((x_l_I_V_21_fu_696_p3 > zext_ln671_fu_718_p1) ? 1'b1 : 1'b0);

assign p_Result_s_fu_337_p4 = {{res_I_V_16_fu_329_p3[8:4]}};

assign res_I_V_13_fu_728_p2 = (res_I_V_20_fu_703_p3 + 9'd1);

assign res_I_V_15_fu_249_p3 = ((icmp_ln443_1_reg_754[0:0] == 1'b1) ? select_ln239_reg_748 : p_Result_25_fu_234_p4);

assign res_I_V_16_fu_329_p3 = ((icmp_ln443_2_fu_287_p2[0:0] == 1'b1) ? res_I_V_15_fu_249_p3 : p_Result_27_fu_311_p4);

assign res_I_V_17_fu_406_p3 = ((icmp_ln443_3_reg_777[0:0] == 1'b1) ? res_I_V_16_reg_771 : p_Result_29_fu_391_p4);

assign res_I_V_18_fu_486_p3 = ((icmp_ln443_4_fu_444_p2[0:0] == 1'b1) ? res_I_V_17_fu_406_p3 : p_Result_31_fu_468_p4);

assign res_I_V_19_fu_563_p3 = ((icmp_ln443_5_reg_800[0:0] == 1'b1) ? res_I_V_18_reg_794 : p_Result_33_fu_548_p4);

assign res_I_V_20_fu_703_p3 = ((icmp_ln443_7_fu_666_p2[0:0] == 1'b1) ? res_I_V_reg_817 : p_Result_37_fu_687_p4);

assign res_I_V_fu_643_p3 = ((icmp_ln443_6_fu_601_p2[0:0] == 1'b1) ? res_I_V_19_fu_563_p3 : p_Result_35_fu_625_p4);

assign select_ln239_fu_174_p3 = ((icmp_ln443_fu_138_p2[0:0] == 1'b1) ? 9'd0 : 9'd128);

assign select_ln443_fu_182_p3 = ((icmp_ln443_fu_138_p2[0:0] == 1'b1) ? 2'd0 : 2'd2);

assign sext_ln277_fu_150_p1 = $signed(add_ln212_fu_144_p2);

assign sub_ln212_1_fu_293_p2 = (p_Result_9_fu_273_p4 - zext_ln443_1_fu_283_p1);

assign sub_ln212_2_fu_375_p2 = (p_Result_1_fu_355_p4 - zext_ln443_2_fu_365_p1);

assign sub_ln212_3_fu_450_p2 = (p_Result_7_fu_430_p4 - zext_ln443_3_fu_440_p1);

assign sub_ln212_4_fu_532_p2 = (p_Result_13_fu_512_p4 - zext_ln443_4_fu_522_p1);

assign sub_ln212_5_fu_607_p2 = (p_Result_16_fu_587_p4 - zext_ln443_5_fu_597_p1);

assign sub_ln212_6_fu_671_p2 = (trunc_ln594_reg_824 - zext_ln443_6_fu_662_p1);

assign sub_ln212_fu_218_p2 = (p_Result_5_fu_198_p4 - zext_ln443_fu_208_p1);

assign tmp_1_fu_190_p3 = {{select_ln443_fu_182_p3}, {1'd1}};

assign tmp_3_fu_265_p3 = {{p_Result_8_fu_255_p4}, {1'd1}};

assign tmp_4_fu_347_p3 = {{p_Result_s_fu_337_p4}, {1'd1}};

assign tmp_5_fu_422_p3 = {{p_Result_6_fu_412_p4}, {1'd1}};

assign tmp_6_fu_504_p3 = {{p_Result_12_fu_494_p4}, {1'd1}};

assign tmp_7_fu_579_p3 = {{p_Result_15_fu_569_p4}, {1'd1}};

assign tmp_9_fu_655_p3 = {{res_I_V_reg_817}, {1'd1}};

assign tmp_fu_124_p4 = {{x_int_reg[15:14]}};

assign trunc_ln594_fu_651_p1 = x_l_I_V_20_fu_635_p3[10:0];

assign x_l_I_V_15_fu_166_p3 = ((icmp_ln443_fu_138_p2[0:0] == 1'b1) ? zext_ln666_fu_120_p1 : p_Result_23_fu_154_p5);

assign x_l_I_V_16_fu_243_p3 = ((icmp_ln443_1_reg_754[0:0] == 1'b1) ? x_l_I_V_15_reg_742 : p_Result_24_fu_224_p5);

assign x_l_I_V_17_fu_321_p3 = ((icmp_ln443_2_fu_287_p2[0:0] == 1'b1) ? x_l_I_V_16_fu_243_p3 : p_Result_26_fu_299_p5);

assign x_l_I_V_18_fu_400_p3 = ((icmp_ln443_3_reg_777[0:0] == 1'b1) ? x_l_I_V_17_reg_765 : p_Result_28_fu_381_p5);

assign x_l_I_V_19_fu_478_p3 = ((icmp_ln443_4_fu_444_p2[0:0] == 1'b1) ? x_l_I_V_18_fu_400_p3 : p_Result_30_fu_456_p5);

assign x_l_I_V_20_fu_635_p3 = ((icmp_ln443_6_fu_601_p2[0:0] == 1'b1) ? x_l_I_V_fu_557_p3 : p_Result_34_fu_613_p5);

assign x_l_I_V_21_fu_696_p3 = ((icmp_ln443_7_fu_666_p2[0:0] == 1'b1) ? x_l_I_V_20_reg_811 : p_Result_36_fu_676_p5);

assign x_l_I_V_fu_557_p3 = ((icmp_ln443_5_reg_800[0:0] == 1'b1) ? x_l_I_V_19_reg_788 : p_Result_32_fu_538_p5);

assign zext_ln443_1_fu_283_p1 = tmp_3_fu_265_p3;

assign zext_ln443_2_fu_365_p1 = tmp_4_fu_347_p3;

assign zext_ln443_3_fu_440_p1 = tmp_5_fu_422_p3;

assign zext_ln443_4_fu_522_p1 = tmp_6_fu_504_p3;

assign zext_ln443_5_fu_597_p1 = tmp_7_fu_579_p3;

assign zext_ln443_6_fu_662_p1 = tmp_9_fu_655_p3;

assign zext_ln443_7_fu_134_p1 = tmp_fu_124_p4;

assign zext_ln443_fu_208_p1 = tmp_1_fu_190_p3;

assign zext_ln666_fu_120_p1 = x_int_reg;

assign zext_ln671_fu_718_p1 = mul_I_V_fu_710_p3;

always @ (posedge ap_clk) begin
    select_ln239_reg_748[6:0] <= 7'b0000000;
    select_ln239_reg_748[8] <= 1'b0;
end

endmodule //eucHW_sqrt_fixed_17_17_s
