/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 * File:        intr_cmicx.h
 * Purpose:     CMICX interrupt include file.
 * Supports:    bcm88790_a0
 *              bcm56870_a0
 */

/* Sorted on interrupt bit. Don't modify */
typedef enum cmic_intr_num_type_e {
CMC0_CH0_DESC_DONE=0,
CMC0_CH0_CHAIN_DONE=1,
CMC0_CH0_INTR_COALESCING_INTR=2,
CMC0_CH0_DESC_CONTROLLED_INTR=3,
CMC0_CH1_DESC_DONE=4,
CMC0_CH1_CHAIN_DONE=5,
CMC0_CH1_INTR_COALESCING_INTR=6,
CMC0_CH1_DESC_CONTROLLED_INTR=7,
CMC0_CH2_DESC_DONE=8,
CMC0_CH2_CHAIN_DONE=9,
CMC0_CH2_INTR_COALESCING_INTR=10,
CMC0_CH2_DESC_CONTROLLED_INTR=11,
CMC0_CH3_DESC_DONE=12,
CMC0_CH3_CHAIN_DONE=13,
CMC0_CH3_INTR_COALESCING_INTR=14,
CMC0_CH3_DESC_CONTROLLED_INTR=15,
CMC0_CH4_DESC_DONE=16,
CMC0_CH4_CHAIN_DONE=17,
CMC0_CH4_INTR_COALESCING_INTR=18,
CMC0_CH4_DESC_CONTROLLED_INTR=19,
CMC0_CH5_DESC_DONE=20,
CMC0_CH5_CHAIN_DONE=21,
CMC0_CH5_INTR_COALESCING_INTR=22,
CMC0_CH5_DESC_CONTROLLED_INTR=23,
CMC0_CH6_DESC_DONE=24,
CMC0_CH6_CHAIN_DONE=25,
CMC0_CH6_INTR_COALESCING_INTR=26,
CMC0_CH6_DESC_CONTROLLED_INTR=27,
CMC0_CH7_DESC_DONE=28,
CMC0_CH7_CHAIN_DONE=29,
CMC0_CH7_INTR_COALESCING_INTR=30,
CMC0_CH7_DESC_CONTROLLED_INTR=31,
CMC0_CROSS_COUPLED_MEMORYDMA_CH0_DONE=32,
CMC0_CROSS_COUPLED_MEMORYDMA_CH1_DONE=33,
CMC0_SBUSDMA_CH0_DONE=34,
CMC0_SBUSDMA_CH1_DONE=35,
CMC0_SBUSDMA_CH2_DONE=36,
CMC0_SBUSDMA_CH3_DONE=37,
CMC0_DOUBLE_BIT_ECCERR=38,
CMC0_SINGLE_BIT_ECCERR=39,
CMC1_CH0_DESC_DONE=48,
CMC1_CH0_CHAIN_DONE=49,
CMC1_CH0_INTR_COALESCING_INTR=50,
CMC1_CH0_DESC_CONTROLLED_INTR=51,
CMC1_CH1_DESC_DONE=52,
CMC1_CH1_CHAIN_DONE=53,
CMC1_CH1_INTR_COALESCING_INTR=54,
CMC1_CH1_DESC_CONTROLLED_INTR=55,
CMC1_CH2_DESC_DONE=56,
CMC1_CH2_CHAIN_DONE=57,
CMC1_CH2_INTR_COALESCING_INTR=58,
CMC1_CH2_DESC_CONTROLLED_INTR=59,
CMC1_CH3_DESC_DONE=60,
CMC1_CH3_CHAIN_DONE=61,
CMC1_CH3_INTR_COALESCING_INTR=62,
CMC1_CH3_DESC_CONTROLLED_INTR=63,
CMC1_CH4_DESC_DONE=64,
CMC1_CH4_CHAIN_DONE=65,
CMC1_CH4_INTR_COALESCING_INTR=66,
CMC1_CH4_DESC_CONTROLLED_INTR=67,
CMC1_CH5_DESC_DONE=68,
CMC1_CH5_CHAIN_DONE=69,
CMC1_CH5_INTR_COALESCING_INTR=70,
CMC1_CH5_DESC_CONTROLLED_INTR=71,
CMC1_CH6_DESC_DONE=72,
CMC1_CH6_CHAIN_DONE=73,
CMC1_CH6_INTR_COALESCING_INTR=74,
CMC1_CH6_DESC_CONTROLLED_INTR=75,
CMC1_CH7_DESC_DONE=76,
CMC1_CH7_CHAIN_DONE=77,
CMC1_CH7_INTR_COALESCING_INTR=78,
CMC1_CH7_DESC_CONTROLLED_INTR=79,
CMC1_CROSS_COUPLED_MEMORYDMA_CH0_DONE=80,
CMC1_CROSS_COUPLED_MEMORYDMA_CH1_DONE=81,
CMC1_SBUSDMA_CH0_DONE=82,
CMC1_SBUSDMA_CH1_DONE=83,
CMC1_SBUSDMA_CH2_DONE=84,
CMC1_SBUSDMA_CH3_DONE=85,
CMC1_DOUBLE_BIT_ECCERR=86,
CMC1_SINGLE_BIT_ECCERR=87,
FIFO_CH0_DMA_INTR=96,
FIFO_CH1_DMA_INTR=97,
FIFO_CH2_DMA_INTR=98,
FIFO_CH3_DMA_INTR=99,
FIFO_CH4_DMA_INTR=100,
FIFO_CH5_DMA_INTR=101,
FIFO_CH6_DMA_INTR=102,
FIFO_CH7_DMA_INTR=103,
FIFO_CH8_DMA_INTR=104,
FIFO_CH9_DMA_INTR=105,
FIFO_CH10_DMA_INTR=106,
FIFO_CH11_DMA_INTR=107,
SCHAN_CH0_OP_DONE=108,
SCHAN_CH1_OP_DONE=109,
SCHAN_CH2_OP_DONE=110,
SCHAN_CH3_OP_DONE=111,
SCHAN_CH4_OP_DONE=112,
SCHAN_FIFO_CH0_DONE=113,
SCHAN_FIFO_CH1_DONE=114,
COMMON_POOL_2BIT_ECCERR=115,
COMMON_POOL_1BIT_ECCERR=116,
RPE_1BIT_ECCERR=120,
RPE_2BIT_ECCERR=121,
RPE_SCHAN_SBUSDMA_PKT_DROP=122,
RPE_PIO_MEMDMA_PKT_DROP=123,
RESERVED=127,
CMIC_INTERRUPT_NUM_MAX
} cmic_intr_num_type_e;
