
FlightController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004fc8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000164  080050d4  080050d4  000150d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005238  08005238  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08005238  08005238  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005238  08005238  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005238  08005238  00015238  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800523c  0800523c  0001523c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005240  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006f4  20000070  080052b0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000764  080052b0  00020764  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000119ac  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000025ee  00000000  00000000  00031a45  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001288  00000000  00000000  00034038  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001170  00000000  00000000  000352c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015c38  00000000  00000000  00036430  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000cec9  00000000  00000000  0004c068  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007c80d  00000000  00000000  00058f31  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d573e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005250  00000000  00000000  000d57bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	080050bc 	.word	0x080050bc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	080050bc 	.word	0x080050bc

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_frsub>:
 800015c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000160:	e002      	b.n	8000168 <__addsf3>
 8000162:	bf00      	nop

08000164 <__aeabi_fsub>:
 8000164:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000168 <__addsf3>:
 8000168:	0042      	lsls	r2, r0, #1
 800016a:	bf1f      	itttt	ne
 800016c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000170:	ea92 0f03 	teqne	r2, r3
 8000174:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000178:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800017c:	d06a      	beq.n	8000254 <__addsf3+0xec>
 800017e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000182:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000186:	bfc1      	itttt	gt
 8000188:	18d2      	addgt	r2, r2, r3
 800018a:	4041      	eorgt	r1, r0
 800018c:	4048      	eorgt	r0, r1
 800018e:	4041      	eorgt	r1, r0
 8000190:	bfb8      	it	lt
 8000192:	425b      	neglt	r3, r3
 8000194:	2b19      	cmp	r3, #25
 8000196:	bf88      	it	hi
 8000198:	4770      	bxhi	lr
 800019a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800019e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001a2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4240      	negne	r0, r0
 80001aa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001ae:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001b2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001b6:	bf18      	it	ne
 80001b8:	4249      	negne	r1, r1
 80001ba:	ea92 0f03 	teq	r2, r3
 80001be:	d03f      	beq.n	8000240 <__addsf3+0xd8>
 80001c0:	f1a2 0201 	sub.w	r2, r2, #1
 80001c4:	fa41 fc03 	asr.w	ip, r1, r3
 80001c8:	eb10 000c 	adds.w	r0, r0, ip
 80001cc:	f1c3 0320 	rsb	r3, r3, #32
 80001d0:	fa01 f103 	lsl.w	r1, r1, r3
 80001d4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001d8:	d502      	bpl.n	80001e0 <__addsf3+0x78>
 80001da:	4249      	negs	r1, r1
 80001dc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001e0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001e4:	d313      	bcc.n	800020e <__addsf3+0xa6>
 80001e6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001ea:	d306      	bcc.n	80001fa <__addsf3+0x92>
 80001ec:	0840      	lsrs	r0, r0, #1
 80001ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80001f2:	f102 0201 	add.w	r2, r2, #1
 80001f6:	2afe      	cmp	r2, #254	; 0xfe
 80001f8:	d251      	bcs.n	800029e <__addsf3+0x136>
 80001fa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000202:	bf08      	it	eq
 8000204:	f020 0001 	biceq.w	r0, r0, #1
 8000208:	ea40 0003 	orr.w	r0, r0, r3
 800020c:	4770      	bx	lr
 800020e:	0049      	lsls	r1, r1, #1
 8000210:	eb40 0000 	adc.w	r0, r0, r0
 8000214:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000218:	f1a2 0201 	sub.w	r2, r2, #1
 800021c:	d1ed      	bne.n	80001fa <__addsf3+0x92>
 800021e:	fab0 fc80 	clz	ip, r0
 8000222:	f1ac 0c08 	sub.w	ip, ip, #8
 8000226:	ebb2 020c 	subs.w	r2, r2, ip
 800022a:	fa00 f00c 	lsl.w	r0, r0, ip
 800022e:	bfaa      	itet	ge
 8000230:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000234:	4252      	neglt	r2, r2
 8000236:	4318      	orrge	r0, r3
 8000238:	bfbc      	itt	lt
 800023a:	40d0      	lsrlt	r0, r2
 800023c:	4318      	orrlt	r0, r3
 800023e:	4770      	bx	lr
 8000240:	f092 0f00 	teq	r2, #0
 8000244:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000248:	bf06      	itte	eq
 800024a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800024e:	3201      	addeq	r2, #1
 8000250:	3b01      	subne	r3, #1
 8000252:	e7b5      	b.n	80001c0 <__addsf3+0x58>
 8000254:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000258:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800025c:	bf18      	it	ne
 800025e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000262:	d021      	beq.n	80002a8 <__addsf3+0x140>
 8000264:	ea92 0f03 	teq	r2, r3
 8000268:	d004      	beq.n	8000274 <__addsf3+0x10c>
 800026a:	f092 0f00 	teq	r2, #0
 800026e:	bf08      	it	eq
 8000270:	4608      	moveq	r0, r1
 8000272:	4770      	bx	lr
 8000274:	ea90 0f01 	teq	r0, r1
 8000278:	bf1c      	itt	ne
 800027a:	2000      	movne	r0, #0
 800027c:	4770      	bxne	lr
 800027e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000282:	d104      	bne.n	800028e <__addsf3+0x126>
 8000284:	0040      	lsls	r0, r0, #1
 8000286:	bf28      	it	cs
 8000288:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800028c:	4770      	bx	lr
 800028e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000292:	bf3c      	itt	cc
 8000294:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000298:	4770      	bxcc	lr
 800029a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800029e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80002a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002a6:	4770      	bx	lr
 80002a8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002ac:	bf16      	itet	ne
 80002ae:	4608      	movne	r0, r1
 80002b0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002b4:	4601      	movne	r1, r0
 80002b6:	0242      	lsls	r2, r0, #9
 80002b8:	bf06      	itte	eq
 80002ba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002be:	ea90 0f01 	teqeq	r0, r1
 80002c2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_ui2f>:
 80002c8:	f04f 0300 	mov.w	r3, #0
 80002cc:	e004      	b.n	80002d8 <__aeabi_i2f+0x8>
 80002ce:	bf00      	nop

080002d0 <__aeabi_i2f>:
 80002d0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002d4:	bf48      	it	mi
 80002d6:	4240      	negmi	r0, r0
 80002d8:	ea5f 0c00 	movs.w	ip, r0
 80002dc:	bf08      	it	eq
 80002de:	4770      	bxeq	lr
 80002e0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002e4:	4601      	mov	r1, r0
 80002e6:	f04f 0000 	mov.w	r0, #0
 80002ea:	e01c      	b.n	8000326 <__aeabi_l2f+0x2a>

080002ec <__aeabi_ul2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f04f 0300 	mov.w	r3, #0
 80002f8:	e00a      	b.n	8000310 <__aeabi_l2f+0x14>
 80002fa:	bf00      	nop

080002fc <__aeabi_l2f>:
 80002fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000300:	bf08      	it	eq
 8000302:	4770      	bxeq	lr
 8000304:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000308:	d502      	bpl.n	8000310 <__aeabi_l2f+0x14>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	ea5f 0c01 	movs.w	ip, r1
 8000314:	bf02      	ittt	eq
 8000316:	4684      	moveq	ip, r0
 8000318:	4601      	moveq	r1, r0
 800031a:	2000      	moveq	r0, #0
 800031c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000320:	bf08      	it	eq
 8000322:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000326:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800032a:	fabc f28c 	clz	r2, ip
 800032e:	3a08      	subs	r2, #8
 8000330:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000334:	db10      	blt.n	8000358 <__aeabi_l2f+0x5c>
 8000336:	fa01 fc02 	lsl.w	ip, r1, r2
 800033a:	4463      	add	r3, ip
 800033c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000340:	f1c2 0220 	rsb	r2, r2, #32
 8000344:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000348:	fa20 f202 	lsr.w	r2, r0, r2
 800034c:	eb43 0002 	adc.w	r0, r3, r2
 8000350:	bf08      	it	eq
 8000352:	f020 0001 	biceq.w	r0, r0, #1
 8000356:	4770      	bx	lr
 8000358:	f102 0220 	add.w	r2, r2, #32
 800035c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000360:	f1c2 0220 	rsb	r2, r2, #32
 8000364:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000368:	fa21 f202 	lsr.w	r2, r1, r2
 800036c:	eb43 0002 	adc.w	r0, r3, r2
 8000370:	bf08      	it	eq
 8000372:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000376:	4770      	bx	lr

08000378 <__aeabi_fmul>:
 8000378:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800037c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000380:	bf1e      	ittt	ne
 8000382:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000386:	ea92 0f0c 	teqne	r2, ip
 800038a:	ea93 0f0c 	teqne	r3, ip
 800038e:	d06f      	beq.n	8000470 <__aeabi_fmul+0xf8>
 8000390:	441a      	add	r2, r3
 8000392:	ea80 0c01 	eor.w	ip, r0, r1
 8000396:	0240      	lsls	r0, r0, #9
 8000398:	bf18      	it	ne
 800039a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800039e:	d01e      	beq.n	80003de <__aeabi_fmul+0x66>
 80003a0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80003a4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003a8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003ac:	fba0 3101 	umull	r3, r1, r0, r1
 80003b0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003b4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003b8:	bf3e      	ittt	cc
 80003ba:	0049      	lslcc	r1, r1, #1
 80003bc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003c0:	005b      	lslcc	r3, r3, #1
 80003c2:	ea40 0001 	orr.w	r0, r0, r1
 80003c6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ca:	2afd      	cmp	r2, #253	; 0xfd
 80003cc:	d81d      	bhi.n	800040a <__aeabi_fmul+0x92>
 80003ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003d2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003d6:	bf08      	it	eq
 80003d8:	f020 0001 	biceq.w	r0, r0, #1
 80003dc:	4770      	bx	lr
 80003de:	f090 0f00 	teq	r0, #0
 80003e2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003e6:	bf08      	it	eq
 80003e8:	0249      	lsleq	r1, r1, #9
 80003ea:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003ee:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003f2:	3a7f      	subs	r2, #127	; 0x7f
 80003f4:	bfc2      	ittt	gt
 80003f6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003fa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003fe:	4770      	bxgt	lr
 8000400:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000404:	f04f 0300 	mov.w	r3, #0
 8000408:	3a01      	subs	r2, #1
 800040a:	dc5d      	bgt.n	80004c8 <__aeabi_fmul+0x150>
 800040c:	f112 0f19 	cmn.w	r2, #25
 8000410:	bfdc      	itt	le
 8000412:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000416:	4770      	bxle	lr
 8000418:	f1c2 0200 	rsb	r2, r2, #0
 800041c:	0041      	lsls	r1, r0, #1
 800041e:	fa21 f102 	lsr.w	r1, r1, r2
 8000422:	f1c2 0220 	rsb	r2, r2, #32
 8000426:	fa00 fc02 	lsl.w	ip, r0, r2
 800042a:	ea5f 0031 	movs.w	r0, r1, rrx
 800042e:	f140 0000 	adc.w	r0, r0, #0
 8000432:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000436:	bf08      	it	eq
 8000438:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043c:	4770      	bx	lr
 800043e:	f092 0f00 	teq	r2, #0
 8000442:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000446:	bf02      	ittt	eq
 8000448:	0040      	lsleq	r0, r0, #1
 800044a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800044e:	3a01      	subeq	r2, #1
 8000450:	d0f9      	beq.n	8000446 <__aeabi_fmul+0xce>
 8000452:	ea40 000c 	orr.w	r0, r0, ip
 8000456:	f093 0f00 	teq	r3, #0
 800045a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800045e:	bf02      	ittt	eq
 8000460:	0049      	lsleq	r1, r1, #1
 8000462:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000466:	3b01      	subeq	r3, #1
 8000468:	d0f9      	beq.n	800045e <__aeabi_fmul+0xe6>
 800046a:	ea41 010c 	orr.w	r1, r1, ip
 800046e:	e78f      	b.n	8000390 <__aeabi_fmul+0x18>
 8000470:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000474:	ea92 0f0c 	teq	r2, ip
 8000478:	bf18      	it	ne
 800047a:	ea93 0f0c 	teqne	r3, ip
 800047e:	d00a      	beq.n	8000496 <__aeabi_fmul+0x11e>
 8000480:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000484:	bf18      	it	ne
 8000486:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800048a:	d1d8      	bne.n	800043e <__aeabi_fmul+0xc6>
 800048c:	ea80 0001 	eor.w	r0, r0, r1
 8000490:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000494:	4770      	bx	lr
 8000496:	f090 0f00 	teq	r0, #0
 800049a:	bf17      	itett	ne
 800049c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80004a0:	4608      	moveq	r0, r1
 80004a2:	f091 0f00 	teqne	r1, #0
 80004a6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80004aa:	d014      	beq.n	80004d6 <__aeabi_fmul+0x15e>
 80004ac:	ea92 0f0c 	teq	r2, ip
 80004b0:	d101      	bne.n	80004b6 <__aeabi_fmul+0x13e>
 80004b2:	0242      	lsls	r2, r0, #9
 80004b4:	d10f      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004b6:	ea93 0f0c 	teq	r3, ip
 80004ba:	d103      	bne.n	80004c4 <__aeabi_fmul+0x14c>
 80004bc:	024b      	lsls	r3, r1, #9
 80004be:	bf18      	it	ne
 80004c0:	4608      	movne	r0, r1
 80004c2:	d108      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004c4:	ea80 0001 	eor.w	r0, r0, r1
 80004c8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004cc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004d0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004d4:	4770      	bx	lr
 80004d6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004da:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004de:	4770      	bx	lr

080004e0 <__aeabi_fdiv>:
 80004e0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004e4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004e8:	bf1e      	ittt	ne
 80004ea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004ee:	ea92 0f0c 	teqne	r2, ip
 80004f2:	ea93 0f0c 	teqne	r3, ip
 80004f6:	d069      	beq.n	80005cc <__aeabi_fdiv+0xec>
 80004f8:	eba2 0203 	sub.w	r2, r2, r3
 80004fc:	ea80 0c01 	eor.w	ip, r0, r1
 8000500:	0249      	lsls	r1, r1, #9
 8000502:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000506:	d037      	beq.n	8000578 <__aeabi_fdiv+0x98>
 8000508:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800050c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000510:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000514:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000518:	428b      	cmp	r3, r1
 800051a:	bf38      	it	cc
 800051c:	005b      	lslcc	r3, r3, #1
 800051e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000522:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000526:	428b      	cmp	r3, r1
 8000528:	bf24      	itt	cs
 800052a:	1a5b      	subcs	r3, r3, r1
 800052c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000530:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000534:	bf24      	itt	cs
 8000536:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800053a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800053e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000542:	bf24      	itt	cs
 8000544:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000548:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800054c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000550:	bf24      	itt	cs
 8000552:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000556:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800055a:	011b      	lsls	r3, r3, #4
 800055c:	bf18      	it	ne
 800055e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000562:	d1e0      	bne.n	8000526 <__aeabi_fdiv+0x46>
 8000564:	2afd      	cmp	r2, #253	; 0xfd
 8000566:	f63f af50 	bhi.w	800040a <__aeabi_fmul+0x92>
 800056a:	428b      	cmp	r3, r1
 800056c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000570:	bf08      	it	eq
 8000572:	f020 0001 	biceq.w	r0, r0, #1
 8000576:	4770      	bx	lr
 8000578:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800057c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000580:	327f      	adds	r2, #127	; 0x7f
 8000582:	bfc2      	ittt	gt
 8000584:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000588:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800058c:	4770      	bxgt	lr
 800058e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000592:	f04f 0300 	mov.w	r3, #0
 8000596:	3a01      	subs	r2, #1
 8000598:	e737      	b.n	800040a <__aeabi_fmul+0x92>
 800059a:	f092 0f00 	teq	r2, #0
 800059e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80005a2:	bf02      	ittt	eq
 80005a4:	0040      	lsleq	r0, r0, #1
 80005a6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80005aa:	3a01      	subeq	r2, #1
 80005ac:	d0f9      	beq.n	80005a2 <__aeabi_fdiv+0xc2>
 80005ae:	ea40 000c 	orr.w	r0, r0, ip
 80005b2:	f093 0f00 	teq	r3, #0
 80005b6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005ba:	bf02      	ittt	eq
 80005bc:	0049      	lsleq	r1, r1, #1
 80005be:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005c2:	3b01      	subeq	r3, #1
 80005c4:	d0f9      	beq.n	80005ba <__aeabi_fdiv+0xda>
 80005c6:	ea41 010c 	orr.w	r1, r1, ip
 80005ca:	e795      	b.n	80004f8 <__aeabi_fdiv+0x18>
 80005cc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005d0:	ea92 0f0c 	teq	r2, ip
 80005d4:	d108      	bne.n	80005e8 <__aeabi_fdiv+0x108>
 80005d6:	0242      	lsls	r2, r0, #9
 80005d8:	f47f af7d 	bne.w	80004d6 <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	f47f af70 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e776      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005e8:	ea93 0f0c 	teq	r3, ip
 80005ec:	d104      	bne.n	80005f8 <__aeabi_fdiv+0x118>
 80005ee:	024b      	lsls	r3, r1, #9
 80005f0:	f43f af4c 	beq.w	800048c <__aeabi_fmul+0x114>
 80005f4:	4608      	mov	r0, r1
 80005f6:	e76e      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005f8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005fc:	bf18      	it	ne
 80005fe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000602:	d1ca      	bne.n	800059a <__aeabi_fdiv+0xba>
 8000604:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000608:	f47f af5c 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 800060c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000610:	f47f af3c 	bne.w	800048c <__aeabi_fmul+0x114>
 8000614:	e75f      	b.n	80004d6 <__aeabi_fmul+0x15e>
 8000616:	bf00      	nop

08000618 <__aeabi_f2uiz>:
 8000618:	0042      	lsls	r2, r0, #1
 800061a:	d20e      	bcs.n	800063a <__aeabi_f2uiz+0x22>
 800061c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000620:	d30b      	bcc.n	800063a <__aeabi_f2uiz+0x22>
 8000622:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000626:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800062a:	d409      	bmi.n	8000640 <__aeabi_f2uiz+0x28>
 800062c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000630:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000634:	fa23 f002 	lsr.w	r0, r3, r2
 8000638:	4770      	bx	lr
 800063a:	f04f 0000 	mov.w	r0, #0
 800063e:	4770      	bx	lr
 8000640:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000644:	d101      	bne.n	800064a <__aeabi_f2uiz+0x32>
 8000646:	0242      	lsls	r2, r0, #9
 8000648:	d102      	bne.n	8000650 <__aeabi_f2uiz+0x38>
 800064a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800064e:	4770      	bx	lr
 8000650:	f04f 0000 	mov.w	r0, #0
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop

08000658 <SPI_I2S_SendData>:
#define I2S_MUL_MASK         ((uint32_t)(0x0000F000))
#define I2S_DIV_MASK         ((uint32_t)(0x000000F0))


void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8000658:	b480      	push	{r7}
 800065a:	b083      	sub	sp, #12
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
 8000660:	460b      	mov	r3, r1
 8000662:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000664:	887a      	ldrh	r2, [r7, #2]
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	60da      	str	r2, [r3, #12]
}
 800066a:	bf00      	nop
 800066c:	370c      	adds	r7, #12
 800066e:	46bd      	mov	sp, r7
 8000670:	bc80      	pop	{r7}
 8000672:	4770      	bx	lr

08000674 <SPI_I2S_ReceiveData>:

uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 8000674:	b480      	push	{r7}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  /* Return the data in the DR register */
  return SPIx->DR;
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	68db      	ldr	r3, [r3, #12]
 8000680:	b29b      	uxth	r3, r3
}
 8000682:	4618      	mov	r0, r3
 8000684:	370c      	adds	r7, #12
 8000686:	46bd      	mov	sp, r7
 8000688:	bc80      	pop	{r7}
 800068a:	4770      	bx	lr

0800068c <SPI_I2S_GetFlagStatus>:


FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800068c:	b480      	push	{r7}
 800068e:	b085      	sub	sp, #20
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
 8000694:	460b      	mov	r3, r1
 8000696:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000698:	2300      	movs	r3, #0
 800069a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	689a      	ldr	r2, [r3, #8]
 80006a0:	887b      	ldrh	r3, [r7, #2]
 80006a2:	4013      	ands	r3, r2
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d002      	beq.n	80006ae <SPI_I2S_GetFlagStatus+0x22>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 80006a8:	2301      	movs	r3, #1
 80006aa:	73fb      	strb	r3, [r7, #15]
 80006ac:	e001      	b.n	80006b2 <SPI_I2S_GetFlagStatus+0x26>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80006ae:	2300      	movs	r3, #0
 80006b0:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 80006b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	3714      	adds	r7, #20
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bc80      	pop	{r7}
 80006bc:	4770      	bx	lr
	...

080006c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006c0:	b590      	push	{r4, r7, lr}
 80006c2:	b083      	sub	sp, #12
 80006c4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006c6:	f001 fac5 	bl	8001c54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006ca:	f000 f991 	bl	80009f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ce:	f000 fb7d 	bl	8000dcc <MX_GPIO_Init>
  MX_ADC1_Init();
 80006d2:	f000 f9e9 	bl	8000aa8 <MX_ADC1_Init>
  MX_I2C2_Init();
 80006d6:	f000 fa25 	bl	8000b24 <MX_I2C2_Init>
  MX_SPI2_Init();
 80006da:	f000 fa51 	bl	8000b80 <MX_SPI2_Init>
  MX_TIM1_Init();
 80006de:	f000 fa85 	bl	8000bec <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80006e2:	f000 fb49 	bl	8000d78 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADCEx_Calibration_Start(&hadc1);
 80006e6:	4895      	ldr	r0, [pc, #596]	; (800093c <main+0x27c>)
 80006e8:	f001 ff48 	bl	800257c <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start(&hadc1);
 80006ec:	4893      	ldr	r0, [pc, #588]	; (800093c <main+0x27c>)
 80006ee:	f001 fc0d 	bl	8001f0c <HAL_ADC_Start>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80006f2:	2100      	movs	r1, #0
 80006f4:	4892      	ldr	r0, [pc, #584]	; (8000940 <main+0x280>)
 80006f6:	f003 f9a9 	bl	8003a4c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80006fa:	2104      	movs	r1, #4
 80006fc:	4890      	ldr	r0, [pc, #576]	; (8000940 <main+0x280>)
 80006fe:	f003 f9a5 	bl	8003a4c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000702:	2108      	movs	r1, #8
 8000704:	488e      	ldr	r0, [pc, #568]	; (8000940 <main+0x280>)
 8000706:	f003 f9a1 	bl	8003a4c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800070a:	210c      	movs	r1, #12
 800070c:	488c      	ldr	r0, [pc, #560]	; (8000940 <main+0x280>)
 800070e:	f003 f99d 	bl	8003a4c <HAL_TIM_PWM_Start>

  //NRF24 INIT
  SPI2->CR1|=SPI_CR1_SPE; //enable SPI
 8000712:	4b8c      	ldr	r3, [pc, #560]	; (8000944 <main+0x284>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	4a8b      	ldr	r2, [pc, #556]	; (8000944 <main+0x284>)
 8000718:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800071c:	6013      	str	r3, [r2, #0]

  nRF24_CE_L();
 800071e:	2200      	movs	r2, #0
 8000720:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000724:	4888      	ldr	r0, [pc, #544]	; (8000948 <main+0x288>)
 8000726:	f002 fa03 	bl	8002b30 <HAL_GPIO_WritePin>
  wifiOK=nRF24_Check();
 800072a:	f000 fd1d 	bl	8001168 <nRF24_Check>
 800072e:	4603      	mov	r3, r0
 8000730:	461a      	mov	r2, r3
 8000732:	4b86      	ldr	r3, [pc, #536]	; (800094c <main+0x28c>)
 8000734:	601a      	str	r2, [r3, #0]

  nRF24_Init(); //Default init
 8000736:	f000 fcc5 	bl	80010c4 <nRF24_Init>

  // Disable ShockBurst for all RX pipes
  nRF24_DisableAA(0xFF);
 800073a:	20ff      	movs	r0, #255	; 0xff
 800073c:	f000 fea6 	bl	800148c <nRF24_DisableAA>

  // Set RF channel
  nRF24_SetRFChannel(15); //2400Mhz + 15Mhz
 8000740:	200f      	movs	r0, #15
 8000742:	f000 fda0 	bl	8001286 <nRF24_SetRFChannel>

  // Set data rate
  nRF24_SetDataRate(nRF24_DR_250kbps);
 8000746:	2020      	movs	r0, #32
 8000748:	f000 fe31 	bl	80013ae <nRF24_SetDataRate>

  // Set CRC scheme
  nRF24_SetCRCScheme(nRF24_CRC_2byte);
 800074c:	200c      	movs	r0, #12
 800074e:	f000 fd79 	bl	8001244 <nRF24_SetCRCScheme>

  // Set address width, its common for all pipes (RX and TX)
  nRF24_SetAddrWidth(3);
 8000752:	2003      	movs	r0, #3
 8000754:	f000 fda5 	bl	80012a2 <nRF24_SetAddrWidth>

  nRF24_SetAddr(nRF24_PIPETX, nRF24_ADDR); // program TX address
 8000758:	497d      	ldr	r1, [pc, #500]	; (8000950 <main+0x290>)
 800075a:	2006      	movs	r0, #6
 800075c:	f000 fdb2 	bl	80012c4 <nRF24_SetAddr>

  nRF24_SetRXPipe(nRF24_PIPE1, nRF24_AA_OFF, 7); // Auto-ACK: disabled
 8000760:	2207      	movs	r2, #7
 8000762:	2100      	movs	r1, #0
 8000764:	2001      	movs	r0, #1
 8000766:	f000 fe3d 	bl	80013e4 <nRF24_SetRXPipe>

  // Set TX power
  nRF24_SetTXPower(nRF24_TXPWR_18dBm);
 800076a:	2000      	movs	r0, #0
 800076c:	f000 fe04 	bl	8001378 <nRF24_SetTXPower>

  // Set operational mode
  nRF24_SetOperationalMode(nRF24_MODE_RX);
 8000770:	2001      	movs	r0, #1
 8000772:	f000 fd46 	bl	8001202 <nRF24_SetOperationalMode>

  // Clear any pending IRQ flags
  nRF24_ClearIRQFlags();
 8000776:	f000 fecb 	bl	8001510 <nRF24_ClearIRQFlags>

  // Wake the transceiver
  nRF24_SetPowerMode(nRF24_PWR_UP);
 800077a:	2002      	movs	r0, #2
 800077c:	f000 fd22 	bl	80011c4 <nRF24_SetPowerMode>

  nRF24_CE_H();//Enable RX
 8000780:	2201      	movs	r2, #1
 8000782:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000786:	4870      	ldr	r0, [pc, #448]	; (8000948 <main+0x288>)
 8000788:	f002 f9d2 	bl	8002b30 <HAL_GPIO_WritePin>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_Delay(100);
 800078c:	2064      	movs	r0, #100	; 0x64
 800078e:	f001 fac3 	bl	8001d18 <HAL_Delay>

	  if(wifiOK)LED1_ON;
 8000792:	4b6e      	ldr	r3, [pc, #440]	; (800094c <main+0x28c>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	2b00      	cmp	r3, #0
 8000798:	d004      	beq.n	80007a4 <main+0xe4>
 800079a:	4b6e      	ldr	r3, [pc, #440]	; (8000954 <main+0x294>)
 800079c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80007a0:	611a      	str	r2, [r3, #16]
 80007a2:	e003      	b.n	80007ac <main+0xec>
	  else LED1_OFF;
 80007a4:	4b6b      	ldr	r3, [pc, #428]	; (8000954 <main+0x294>)
 80007a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80007aa:	611a      	str	r2, [r3, #16]

	  sprintf(UartTXbuff0,T_CLR_SCREEN);
 80007ac:	4b6a      	ldr	r3, [pc, #424]	; (8000958 <main+0x298>)
 80007ae:	4a6b      	ldr	r2, [pc, #428]	; (800095c <main+0x29c>)
 80007b0:	6810      	ldr	r0, [r2, #0]
 80007b2:	6018      	str	r0, [r3, #0]
 80007b4:	7912      	ldrb	r2, [r2, #4]
 80007b6:	711a      	strb	r2, [r3, #4]
	  HAL_UART_Transmit ( &huart1, UartTXbuff0, strlen( UartTXbuff0 ), 1 );
 80007b8:	4867      	ldr	r0, [pc, #412]	; (8000958 <main+0x298>)
 80007ba:	f7ff fcc7 	bl	800014c <strlen>
 80007be:	4603      	mov	r3, r0
 80007c0:	b29a      	uxth	r2, r3
 80007c2:	2301      	movs	r3, #1
 80007c4:	4964      	ldr	r1, [pc, #400]	; (8000958 <main+0x298>)
 80007c6:	4866      	ldr	r0, [pc, #408]	; (8000960 <main+0x2a0>)
 80007c8:	f003 fe76 	bl	80044b8 <HAL_UART_Transmit>

	  if(wifiOK)
 80007cc:	4b5f      	ldr	r3, [pc, #380]	; (800094c <main+0x28c>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d009      	beq.n	80007e8 <main+0x128>
	  {
		  sprintf(UartTXbuff1, "Wifi OK \n\r");
 80007d4:	4a63      	ldr	r2, [pc, #396]	; (8000964 <main+0x2a4>)
 80007d6:	4b64      	ldr	r3, [pc, #400]	; (8000968 <main+0x2a8>)
 80007d8:	cb03      	ldmia	r3!, {r0, r1}
 80007da:	6010      	str	r0, [r2, #0]
 80007dc:	6051      	str	r1, [r2, #4]
 80007de:	8819      	ldrh	r1, [r3, #0]
 80007e0:	789b      	ldrb	r3, [r3, #2]
 80007e2:	8111      	strh	r1, [r2, #8]
 80007e4:	7293      	strb	r3, [r2, #10]
 80007e6:	e008      	b.n	80007fa <main+0x13a>
	  }
	  else sprintf(UartTXbuff1, "Wifi Fail \n\r");
 80007e8:	4a5e      	ldr	r2, [pc, #376]	; (8000964 <main+0x2a4>)
 80007ea:	4b60      	ldr	r3, [pc, #384]	; (800096c <main+0x2ac>)
 80007ec:	4614      	mov	r4, r2
 80007ee:	cb07      	ldmia	r3!, {r0, r1, r2}
 80007f0:	6020      	str	r0, [r4, #0]
 80007f2:	6061      	str	r1, [r4, #4]
 80007f4:	60a2      	str	r2, [r4, #8]
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	7323      	strb	r3, [r4, #12]
	  HAL_UART_Transmit ( &huart1, UartTXbuff1, strlen( UartTXbuff1 ), 1 );
 80007fa:	485a      	ldr	r0, [pc, #360]	; (8000964 <main+0x2a4>)
 80007fc:	f7ff fca6 	bl	800014c <strlen>
 8000800:	4603      	mov	r3, r0
 8000802:	b29a      	uxth	r2, r3
 8000804:	2301      	movs	r3, #1
 8000806:	4957      	ldr	r1, [pc, #348]	; (8000964 <main+0x2a4>)
 8000808:	4855      	ldr	r0, [pc, #340]	; (8000960 <main+0x2a0>)
 800080a:	f003 fe55 	bl	80044b8 <HAL_UART_Transmit>

	  sprintf(UartTXbuff2, "L-UD=%u L-LR=%u \n\r",Ljoyupdown,Ljoyleftright);
 800080e:	4b58      	ldr	r3, [pc, #352]	; (8000970 <main+0x2b0>)
 8000810:	681a      	ldr	r2, [r3, #0]
 8000812:	4b58      	ldr	r3, [pc, #352]	; (8000974 <main+0x2b4>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4958      	ldr	r1, [pc, #352]	; (8000978 <main+0x2b8>)
 8000818:	4858      	ldr	r0, [pc, #352]	; (800097c <main+0x2bc>)
 800081a:	f004 f83d 	bl	8004898 <siprintf>
	  HAL_UART_Transmit ( &huart1, UartTXbuff2, strlen( UartTXbuff2 ), 1 );
 800081e:	4857      	ldr	r0, [pc, #348]	; (800097c <main+0x2bc>)
 8000820:	f7ff fc94 	bl	800014c <strlen>
 8000824:	4603      	mov	r3, r0
 8000826:	b29a      	uxth	r2, r3
 8000828:	2301      	movs	r3, #1
 800082a:	4954      	ldr	r1, [pc, #336]	; (800097c <main+0x2bc>)
 800082c:	484c      	ldr	r0, [pc, #304]	; (8000960 <main+0x2a0>)
 800082e:	f003 fe43 	bl	80044b8 <HAL_UART_Transmit>

	  sprintf(UartTXbuff3, "D-UD=%u D-LR=%u \n\r",Djoyupdown,Djoyleftright);
 8000832:	4b53      	ldr	r3, [pc, #332]	; (8000980 <main+0x2c0>)
 8000834:	681a      	ldr	r2, [r3, #0]
 8000836:	4b53      	ldr	r3, [pc, #332]	; (8000984 <main+0x2c4>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	4953      	ldr	r1, [pc, #332]	; (8000988 <main+0x2c8>)
 800083c:	4853      	ldr	r0, [pc, #332]	; (800098c <main+0x2cc>)
 800083e:	f004 f82b 	bl	8004898 <siprintf>
	  HAL_UART_Transmit ( &huart1, UartTXbuff3, strlen( UartTXbuff3 ), 1 );
 8000842:	4852      	ldr	r0, [pc, #328]	; (800098c <main+0x2cc>)
 8000844:	f7ff fc82 	bl	800014c <strlen>
 8000848:	4603      	mov	r3, r0
 800084a:	b29a      	uxth	r2, r3
 800084c:	2301      	movs	r3, #1
 800084e:	494f      	ldr	r1, [pc, #316]	; (800098c <main+0x2cc>)
 8000850:	4843      	ldr	r0, [pc, #268]	; (8000960 <main+0x2a0>)
 8000852:	f003 fe31 	bl	80044b8 <HAL_UART_Transmit>

	  sprintf(UartTXbuff4, "Pot1=%u Pot2=%u \n\r",potenc1,potenc2);
 8000856:	4b4e      	ldr	r3, [pc, #312]	; (8000990 <main+0x2d0>)
 8000858:	681a      	ldr	r2, [r3, #0]
 800085a:	4b4e      	ldr	r3, [pc, #312]	; (8000994 <main+0x2d4>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	494e      	ldr	r1, [pc, #312]	; (8000998 <main+0x2d8>)
 8000860:	484e      	ldr	r0, [pc, #312]	; (800099c <main+0x2dc>)
 8000862:	f004 f819 	bl	8004898 <siprintf>
	  HAL_UART_Transmit ( &huart1, UartTXbuff4, strlen( UartTXbuff4 ), 1 );
 8000866:	484d      	ldr	r0, [pc, #308]	; (800099c <main+0x2dc>)
 8000868:	f7ff fc70 	bl	800014c <strlen>
 800086c:	4603      	mov	r3, r0
 800086e:	b29a      	uxth	r2, r3
 8000870:	2301      	movs	r3, #1
 8000872:	494a      	ldr	r1, [pc, #296]	; (800099c <main+0x2dc>)
 8000874:	483a      	ldr	r0, [pc, #232]	; (8000960 <main+0x2a0>)
 8000876:	f003 fe1f 	bl	80044b8 <HAL_UART_Transmit>

	  sprintf(UartTXbuff5, "Togg1=%u Togg2=%u \n\r",togg1,togg2);
 800087a:	4b49      	ldr	r3, [pc, #292]	; (80009a0 <main+0x2e0>)
 800087c:	681a      	ldr	r2, [r3, #0]
 800087e:	4b49      	ldr	r3, [pc, #292]	; (80009a4 <main+0x2e4>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	4949      	ldr	r1, [pc, #292]	; (80009a8 <main+0x2e8>)
 8000884:	4849      	ldr	r0, [pc, #292]	; (80009ac <main+0x2ec>)
 8000886:	f004 f807 	bl	8004898 <siprintf>
	  HAL_UART_Transmit ( &huart1, UartTXbuff5, strlen( UartTXbuff5 ), 1 );
 800088a:	4848      	ldr	r0, [pc, #288]	; (80009ac <main+0x2ec>)
 800088c:	f7ff fc5e 	bl	800014c <strlen>
 8000890:	4603      	mov	r3, r0
 8000892:	b29a      	uxth	r2, r3
 8000894:	2301      	movs	r3, #1
 8000896:	4945      	ldr	r1, [pc, #276]	; (80009ac <main+0x2ec>)
 8000898:	4831      	ldr	r0, [pc, #196]	; (8000960 <main+0x2a0>)
 800089a:	f003 fe0d 	bl	80044b8 <HAL_UART_Transmit>

	  sprintf(UartTXbuff6, "Butt1=%u Butt2=%u Butt3=%u Butt4=%u \n\r",butt1,butt2,butt3,butt4);
 800089e:	4b44      	ldr	r3, [pc, #272]	; (80009b0 <main+0x2f0>)
 80008a0:	6819      	ldr	r1, [r3, #0]
 80008a2:	4b44      	ldr	r3, [pc, #272]	; (80009b4 <main+0x2f4>)
 80008a4:	6818      	ldr	r0, [r3, #0]
 80008a6:	4b44      	ldr	r3, [pc, #272]	; (80009b8 <main+0x2f8>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	4a44      	ldr	r2, [pc, #272]	; (80009bc <main+0x2fc>)
 80008ac:	6812      	ldr	r2, [r2, #0]
 80008ae:	9201      	str	r2, [sp, #4]
 80008b0:	9300      	str	r3, [sp, #0]
 80008b2:	4603      	mov	r3, r0
 80008b4:	460a      	mov	r2, r1
 80008b6:	4942      	ldr	r1, [pc, #264]	; (80009c0 <main+0x300>)
 80008b8:	4842      	ldr	r0, [pc, #264]	; (80009c4 <main+0x304>)
 80008ba:	f003 ffed 	bl	8004898 <siprintf>
	  HAL_UART_Transmit ( &huart1, UartTXbuff6, strlen( UartTXbuff6 ), 1 );
 80008be:	4841      	ldr	r0, [pc, #260]	; (80009c4 <main+0x304>)
 80008c0:	f7ff fc44 	bl	800014c <strlen>
 80008c4:	4603      	mov	r3, r0
 80008c6:	b29a      	uxth	r2, r3
 80008c8:	2301      	movs	r3, #1
 80008ca:	493e      	ldr	r1, [pc, #248]	; (80009c4 <main+0x304>)
 80008cc:	4824      	ldr	r0, [pc, #144]	; (8000960 <main+0x2a0>)
 80008ce:	f003 fdf3 	bl	80044b8 <HAL_UART_Transmit>

	  sprintf(UartTXbuff7, "ButtL=%u ButtD=%u \n\r",buttL,buttD);
 80008d2:	4b3d      	ldr	r3, [pc, #244]	; (80009c8 <main+0x308>)
 80008d4:	681a      	ldr	r2, [r3, #0]
 80008d6:	4b3d      	ldr	r3, [pc, #244]	; (80009cc <main+0x30c>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	493d      	ldr	r1, [pc, #244]	; (80009d0 <main+0x310>)
 80008dc:	483d      	ldr	r0, [pc, #244]	; (80009d4 <main+0x314>)
 80008de:	f003 ffdb 	bl	8004898 <siprintf>
	  HAL_UART_Transmit ( &huart1, UartTXbuff7, strlen( UartTXbuff7 ), 1 );
 80008e2:	483c      	ldr	r0, [pc, #240]	; (80009d4 <main+0x314>)
 80008e4:	f7ff fc32 	bl	800014c <strlen>
 80008e8:	4603      	mov	r3, r0
 80008ea:	b29a      	uxth	r2, r3
 80008ec:	2301      	movs	r3, #1
 80008ee:	4939      	ldr	r1, [pc, #228]	; (80009d4 <main+0x314>)
 80008f0:	481b      	ldr	r0, [pc, #108]	; (8000960 <main+0x2a0>)
 80008f2:	f003 fde1 	bl	80044b8 <HAL_UART_Transmit>

	  sprintf(UartTXbuff8, "watch1=%u watch2=%u \n\r",watch1,watch2 );
 80008f6:	4b38      	ldr	r3, [pc, #224]	; (80009d8 <main+0x318>)
 80008f8:	681a      	ldr	r2, [r3, #0]
 80008fa:	4b38      	ldr	r3, [pc, #224]	; (80009dc <main+0x31c>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	4938      	ldr	r1, [pc, #224]	; (80009e0 <main+0x320>)
 8000900:	4838      	ldr	r0, [pc, #224]	; (80009e4 <main+0x324>)
 8000902:	f003 ffc9 	bl	8004898 <siprintf>
	  HAL_UART_Transmit ( &huart1, UartTXbuff8, strlen( UartTXbuff8 ), 1 );
 8000906:	4837      	ldr	r0, [pc, #220]	; (80009e4 <main+0x324>)
 8000908:	f7ff fc20 	bl	800014c <strlen>
 800090c:	4603      	mov	r3, r0
 800090e:	b29a      	uxth	r2, r3
 8000910:	2301      	movs	r3, #1
 8000912:	4934      	ldr	r1, [pc, #208]	; (80009e4 <main+0x324>)
 8000914:	4812      	ldr	r0, [pc, #72]	; (8000960 <main+0x2a0>)
 8000916:	f003 fdcf 	bl	80044b8 <HAL_UART_Transmit>

	  sprintf(UartTXbuff9, "\n\r" );
 800091a:	4b33      	ldr	r3, [pc, #204]	; (80009e8 <main+0x328>)
 800091c:	4a33      	ldr	r2, [pc, #204]	; (80009ec <main+0x32c>)
 800091e:	8811      	ldrh	r1, [r2, #0]
 8000920:	7892      	ldrb	r2, [r2, #2]
 8000922:	8019      	strh	r1, [r3, #0]
 8000924:	709a      	strb	r2, [r3, #2]
	  HAL_UART_Transmit ( &huart1, UartTXbuff9, strlen( UartTXbuff9 ), 1 );
 8000926:	4830      	ldr	r0, [pc, #192]	; (80009e8 <main+0x328>)
 8000928:	f7ff fc10 	bl	800014c <strlen>
 800092c:	4603      	mov	r3, r0
 800092e:	b29a      	uxth	r2, r3
 8000930:	2301      	movs	r3, #1
 8000932:	492d      	ldr	r1, [pc, #180]	; (80009e8 <main+0x328>)
 8000934:	480a      	ldr	r0, [pc, #40]	; (8000960 <main+0x2a0>)
 8000936:	f003 fdbf 	bl	80044b8 <HAL_UART_Transmit>
  {
 800093a:	e727      	b.n	800078c <main+0xcc>
 800093c:	200003a4 	.word	0x200003a4
 8000940:	20000484 	.word	0x20000484
 8000944:	40003800 	.word	0x40003800
 8000948:	40010c00 	.word	0x40010c00
 800094c:	20000318 	.word	0x20000318
 8000950:	080051d8 	.word	0x080051d8
 8000954:	40011000 	.word	0x40011000
 8000958:	20000320 	.word	0x20000320
 800095c:	080050d4 	.word	0x080050d4
 8000960:	200003d8 	.word	0x200003d8
 8000964:	20000614 	.word	0x20000614
 8000968:	080050dc 	.word	0x080050dc
 800096c:	080050e8 	.word	0x080050e8
 8000970:	200004c4 	.word	0x200004c4
 8000974:	200003d4 	.word	0x200003d4
 8000978:	080050f8 	.word	0x080050f8
 800097c:	20000534 	.word	0x20000534
 8000980:	200005a0 	.word	0x200005a0
 8000984:	200000a8 	.word	0x200000a8
 8000988:	0800510c 	.word	0x0800510c
 800098c:	200004cc 	.word	0x200004cc
 8000990:	2000059c 	.word	0x2000059c
 8000994:	20000608 	.word	0x20000608
 8000998:	08005120 	.word	0x08005120
 800099c:	200005a4 	.word	0x200005a4
 80009a0:	20000480 	.word	0x20000480
 80009a4:	20000610 	.word	0x20000610
 80009a8:	08005134 	.word	0x08005134
 80009ac:	200002b4 	.word	0x200002b4
 80009b0:	20000530 	.word	0x20000530
 80009b4:	2000060c 	.word	0x2000060c
 80009b8:	20000418 	.word	0x20000418
 80009bc:	200000ac 	.word	0x200000ac
 80009c0:	0800514c 	.word	0x0800514c
 80009c4:	200001e4 	.word	0x200001e4
 80009c8:	2000016c 	.word	0x2000016c
 80009cc:	20000598 	.word	0x20000598
 80009d0:	08005174 	.word	0x08005174
 80009d4:	2000041c 	.word	0x2000041c
 80009d8:	2000031c 	.word	0x2000031c
 80009dc:	20000248 	.word	0x20000248
 80009e0:	0800518c 	.word	0x0800518c
 80009e4:	20000108 	.word	0x20000108
 80009e8:	2000024c 	.word	0x2000024c
 80009ec:	080051a4 	.word	0x080051a4

080009f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b094      	sub	sp, #80	; 0x50
 80009f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80009fa:	2228      	movs	r2, #40	; 0x28
 80009fc:	2100      	movs	r1, #0
 80009fe:	4618      	mov	r0, r3
 8000a00:	f003 ff42 	bl	8004888 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a04:	f107 0314 	add.w	r3, r7, #20
 8000a08:	2200      	movs	r2, #0
 8000a0a:	601a      	str	r2, [r3, #0]
 8000a0c:	605a      	str	r2, [r3, #4]
 8000a0e:	609a      	str	r2, [r3, #8]
 8000a10:	60da      	str	r2, [r3, #12]
 8000a12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a14:	1d3b      	adds	r3, r7, #4
 8000a16:	2200      	movs	r2, #0
 8000a18:	601a      	str	r2, [r3, #0]
 8000a1a:	605a      	str	r2, [r3, #4]
 8000a1c:	609a      	str	r2, [r3, #8]
 8000a1e:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a20:	2301      	movs	r3, #1
 8000a22:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a24:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a28:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a2e:	2301      	movs	r3, #1
 8000a30:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a32:	2302      	movs	r3, #2
 8000a34:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a36:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a3a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000a3c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000a40:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a42:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a46:	4618      	mov	r0, r3
 8000a48:	f002 f9b2 	bl	8002db0 <HAL_RCC_OscConfig>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000a52:	f000 fa4d 	bl	8000ef0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a56:	230f      	movs	r3, #15
 8000a58:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a5a:	2302      	movs	r3, #2
 8000a5c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a66:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a6c:	f107 0314 	add.w	r3, r7, #20
 8000a70:	2102      	movs	r1, #2
 8000a72:	4618      	mov	r0, r3
 8000a74:	f002 fc1c 	bl	80032b0 <HAL_RCC_ClockConfig>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d001      	beq.n	8000a82 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000a7e:	f000 fa37 	bl	8000ef0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000a82:	2302      	movs	r3, #2
 8000a84:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000a86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000a8a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a8c:	1d3b      	adds	r3, r7, #4
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f002 fdaa 	bl	80035e8 <HAL_RCCEx_PeriphCLKConfig>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000a9a:	f000 fa29 	bl	8000ef0 <Error_Handler>
  }
}
 8000a9e:	bf00      	nop
 8000aa0:	3750      	adds	r7, #80	; 0x50
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
	...

08000aa8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b084      	sub	sp, #16
 8000aac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000aae:	1d3b      	adds	r3, r7, #4
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	601a      	str	r2, [r3, #0]
 8000ab4:	605a      	str	r2, [r3, #4]
 8000ab6:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8000ab8:	4b18      	ldr	r3, [pc, #96]	; (8000b1c <MX_ADC1_Init+0x74>)
 8000aba:	4a19      	ldr	r2, [pc, #100]	; (8000b20 <MX_ADC1_Init+0x78>)
 8000abc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000abe:	4b17      	ldr	r3, [pc, #92]	; (8000b1c <MX_ADC1_Init+0x74>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000ac4:	4b15      	ldr	r3, [pc, #84]	; (8000b1c <MX_ADC1_Init+0x74>)
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000aca:	4b14      	ldr	r3, [pc, #80]	; (8000b1c <MX_ADC1_Init+0x74>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ad0:	4b12      	ldr	r3, [pc, #72]	; (8000b1c <MX_ADC1_Init+0x74>)
 8000ad2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000ad6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ad8:	4b10      	ldr	r3, [pc, #64]	; (8000b1c <MX_ADC1_Init+0x74>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000ade:	4b0f      	ldr	r3, [pc, #60]	; (8000b1c <MX_ADC1_Init+0x74>)
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ae4:	480d      	ldr	r0, [pc, #52]	; (8000b1c <MX_ADC1_Init+0x74>)
 8000ae6:	f001 f939 	bl	8001d5c <HAL_ADC_Init>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000af0:	f000 f9fe 	bl	8000ef0 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000af4:	2300      	movs	r3, #0
 8000af6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000af8:	2301      	movs	r3, #1
 8000afa:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8000afc:	2302      	movs	r3, #2
 8000afe:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b00:	1d3b      	adds	r3, r7, #4
 8000b02:	4619      	mov	r1, r3
 8000b04:	4805      	ldr	r0, [pc, #20]	; (8000b1c <MX_ADC1_Init+0x74>)
 8000b06:	f001 fbb5 	bl	8002274 <HAL_ADC_ConfigChannel>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000b10:	f000 f9ee 	bl	8000ef0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b14:	bf00      	nop
 8000b16:	3710      	adds	r7, #16
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	200003a4 	.word	0x200003a4
 8000b20:	40012400 	.word	0x40012400

08000b24 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000b28:	4b12      	ldr	r3, [pc, #72]	; (8000b74 <MX_I2C2_Init+0x50>)
 8000b2a:	4a13      	ldr	r2, [pc, #76]	; (8000b78 <MX_I2C2_Init+0x54>)
 8000b2c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000b2e:	4b11      	ldr	r3, [pc, #68]	; (8000b74 <MX_I2C2_Init+0x50>)
 8000b30:	4a12      	ldr	r2, [pc, #72]	; (8000b7c <MX_I2C2_Init+0x58>)
 8000b32:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b34:	4b0f      	ldr	r3, [pc, #60]	; (8000b74 <MX_I2C2_Init+0x50>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000b3a:	4b0e      	ldr	r3, [pc, #56]	; (8000b74 <MX_I2C2_Init+0x50>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b40:	4b0c      	ldr	r3, [pc, #48]	; (8000b74 <MX_I2C2_Init+0x50>)
 8000b42:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b46:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b48:	4b0a      	ldr	r3, [pc, #40]	; (8000b74 <MX_I2C2_Init+0x50>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000b4e:	4b09      	ldr	r3, [pc, #36]	; (8000b74 <MX_I2C2_Init+0x50>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b54:	4b07      	ldr	r3, [pc, #28]	; (8000b74 <MX_I2C2_Init+0x50>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b5a:	4b06      	ldr	r3, [pc, #24]	; (8000b74 <MX_I2C2_Init+0x50>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000b60:	4804      	ldr	r0, [pc, #16]	; (8000b74 <MX_I2C2_Init+0x50>)
 8000b62:	f001 fffd 	bl	8002b60 <HAL_I2C_Init>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000b6c:	f000 f9c0 	bl	8000ef0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000b70:	bf00      	nop
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	20000170 	.word	0x20000170
 8000b78:	40005800 	.word	0x40005800
 8000b7c:	000186a0 	.word	0x000186a0

08000b80 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000b84:	4b17      	ldr	r3, [pc, #92]	; (8000be4 <MX_SPI2_Init+0x64>)
 8000b86:	4a18      	ldr	r2, [pc, #96]	; (8000be8 <MX_SPI2_Init+0x68>)
 8000b88:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000b8a:	4b16      	ldr	r3, [pc, #88]	; (8000be4 <MX_SPI2_Init+0x64>)
 8000b8c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b90:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000b92:	4b14      	ldr	r3, [pc, #80]	; (8000be4 <MX_SPI2_Init+0x64>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b98:	4b12      	ldr	r3, [pc, #72]	; (8000be4 <MX_SPI2_Init+0x64>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b9e:	4b11      	ldr	r3, [pc, #68]	; (8000be4 <MX_SPI2_Init+0x64>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ba4:	4b0f      	ldr	r3, [pc, #60]	; (8000be4 <MX_SPI2_Init+0x64>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000baa:	4b0e      	ldr	r3, [pc, #56]	; (8000be4 <MX_SPI2_Init+0x64>)
 8000bac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000bb0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000bb2:	4b0c      	ldr	r3, [pc, #48]	; (8000be4 <MX_SPI2_Init+0x64>)
 8000bb4:	2218      	movs	r2, #24
 8000bb6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bb8:	4b0a      	ldr	r3, [pc, #40]	; (8000be4 <MX_SPI2_Init+0x64>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bbe:	4b09      	ldr	r3, [pc, #36]	; (8000be4 <MX_SPI2_Init+0x64>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bc4:	4b07      	ldr	r3, [pc, #28]	; (8000be4 <MX_SPI2_Init+0x64>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000bca:	4b06      	ldr	r3, [pc, #24]	; (8000be4 <MX_SPI2_Init+0x64>)
 8000bcc:	220a      	movs	r2, #10
 8000bce:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000bd0:	4804      	ldr	r0, [pc, #16]	; (8000be4 <MX_SPI2_Init+0x64>)
 8000bd2:	f002 fe7b 	bl	80038cc <HAL_SPI_Init>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000bdc:	f000 f988 	bl	8000ef0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000be0:	bf00      	nop
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	200000b0 	.word	0x200000b0
 8000be8:	40003800 	.word	0x40003800

08000bec <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b096      	sub	sp, #88	; 0x58
 8000bf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bf2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	601a      	str	r2, [r3, #0]
 8000bfa:	605a      	str	r2, [r3, #4]
 8000bfc:	609a      	str	r2, [r3, #8]
 8000bfe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c00:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000c04:	2200      	movs	r2, #0
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c0e:	2200      	movs	r2, #0
 8000c10:	601a      	str	r2, [r3, #0]
 8000c12:	605a      	str	r2, [r3, #4]
 8000c14:	609a      	str	r2, [r3, #8]
 8000c16:	60da      	str	r2, [r3, #12]
 8000c18:	611a      	str	r2, [r3, #16]
 8000c1a:	615a      	str	r2, [r3, #20]
 8000c1c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000c1e:	1d3b      	adds	r3, r7, #4
 8000c20:	2220      	movs	r2, #32
 8000c22:	2100      	movs	r1, #0
 8000c24:	4618      	mov	r0, r3
 8000c26:	f003 fe2f 	bl	8004888 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000c2a:	4b51      	ldr	r3, [pc, #324]	; (8000d70 <MX_TIM1_Init+0x184>)
 8000c2c:	4a51      	ldr	r2, [pc, #324]	; (8000d74 <MX_TIM1_Init+0x188>)
 8000c2e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8000c30:	4b4f      	ldr	r3, [pc, #316]	; (8000d70 <MX_TIM1_Init+0x184>)
 8000c32:	2247      	movs	r2, #71	; 0x47
 8000c34:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c36:	4b4e      	ldr	r3, [pc, #312]	; (8000d70 <MX_TIM1_Init+0x184>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000;
 8000c3c:	4b4c      	ldr	r3, [pc, #304]	; (8000d70 <MX_TIM1_Init+0x184>)
 8000c3e:	f644 6220 	movw	r2, #20000	; 0x4e20
 8000c42:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c44:	4b4a      	ldr	r3, [pc, #296]	; (8000d70 <MX_TIM1_Init+0x184>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000c4a:	4b49      	ldr	r3, [pc, #292]	; (8000d70 <MX_TIM1_Init+0x184>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c50:	4b47      	ldr	r3, [pc, #284]	; (8000d70 <MX_TIM1_Init+0x184>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000c56:	4846      	ldr	r0, [pc, #280]	; (8000d70 <MX_TIM1_Init+0x184>)
 8000c58:	f002 fe99 	bl	800398e <HAL_TIM_Base_Init>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000c62:	f000 f945 	bl	8000ef0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c6a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000c6c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000c70:	4619      	mov	r1, r3
 8000c72:	483f      	ldr	r0, [pc, #252]	; (8000d70 <MX_TIM1_Init+0x184>)
 8000c74:	f002 ffe2 	bl	8003c3c <HAL_TIM_ConfigClockSource>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000c7e:	f000 f937 	bl	8000ef0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000c82:	483b      	ldr	r0, [pc, #236]	; (8000d70 <MX_TIM1_Init+0x184>)
 8000c84:	f002 feae 	bl	80039e4 <HAL_TIM_PWM_Init>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d001      	beq.n	8000c92 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000c8e:	f000 f92f 	bl	8000ef0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c92:	2300      	movs	r3, #0
 8000c94:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c96:	2300      	movs	r3, #0
 8000c98:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000c9a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	4833      	ldr	r0, [pc, #204]	; (8000d70 <MX_TIM1_Init+0x184>)
 8000ca2:	f003 fb27 	bl	80042f4 <HAL_TIMEx_MasterConfigSynchronization>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d001      	beq.n	8000cb0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000cac:	f000 f920 	bl	8000ef0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000cb0:	2360      	movs	r3, #96	; 0x60
 8000cb2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 1000;
 8000cb4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cb8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000cc2:	2304      	movs	r3, #4
 8000cc4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000cce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	4826      	ldr	r0, [pc, #152]	; (8000d70 <MX_TIM1_Init+0x184>)
 8000cd8:	f002 feea 	bl	8003ab0 <HAL_TIM_PWM_ConfigChannel>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d001      	beq.n	8000ce6 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8000ce2:	f000 f905 	bl	8000ef0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ce6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cea:	2204      	movs	r2, #4
 8000cec:	4619      	mov	r1, r3
 8000cee:	4820      	ldr	r0, [pc, #128]	; (8000d70 <MX_TIM1_Init+0x184>)
 8000cf0:	f002 fede 	bl	8003ab0 <HAL_TIM_PWM_ConfigChannel>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <MX_TIM1_Init+0x112>
  {
    Error_Handler();
 8000cfa:	f000 f8f9 	bl	8000ef0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000cfe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d02:	2208      	movs	r2, #8
 8000d04:	4619      	mov	r1, r3
 8000d06:	481a      	ldr	r0, [pc, #104]	; (8000d70 <MX_TIM1_Init+0x184>)
 8000d08:	f002 fed2 	bl	8003ab0 <HAL_TIM_PWM_ConfigChannel>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8000d12:	f000 f8ed 	bl	8000ef0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000d16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d1a:	220c      	movs	r2, #12
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	4814      	ldr	r0, [pc, #80]	; (8000d70 <MX_TIM1_Init+0x184>)
 8000d20:	f002 fec6 	bl	8003ab0 <HAL_TIM_PWM_ConfigChannel>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8000d2a:	f000 f8e1 	bl	8000ef0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000d32:	2300      	movs	r3, #0
 8000d34:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000d36:	2300      	movs	r3, #0
 8000d38:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000d42:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d46:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000d4c:	1d3b      	adds	r3, r7, #4
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4807      	ldr	r0, [pc, #28]	; (8000d70 <MX_TIM1_Init+0x184>)
 8000d52:	f003 fb13 	bl	800437c <HAL_TIMEx_ConfigBreakDeadTime>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_TIM1_Init+0x174>
  {
    Error_Handler();
 8000d5c:	f000 f8c8 	bl	8000ef0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000d60:	4803      	ldr	r0, [pc, #12]	; (8000d70 <MX_TIM1_Init+0x184>)
 8000d62:	f000 fd35 	bl	80017d0 <HAL_TIM_MspPostInit>

}
 8000d66:	bf00      	nop
 8000d68:	3758      	adds	r7, #88	; 0x58
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	20000484 	.word	0x20000484
 8000d74:	40012c00 	.word	0x40012c00

08000d78 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d7c:	4b11      	ldr	r3, [pc, #68]	; (8000dc4 <MX_USART1_UART_Init+0x4c>)
 8000d7e:	4a12      	ldr	r2, [pc, #72]	; (8000dc8 <MX_USART1_UART_Init+0x50>)
 8000d80:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 8000d82:	4b10      	ldr	r3, [pc, #64]	; (8000dc4 <MX_USART1_UART_Init+0x4c>)
 8000d84:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8000d88:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d8a:	4b0e      	ldr	r3, [pc, #56]	; (8000dc4 <MX_USART1_UART_Init+0x4c>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d90:	4b0c      	ldr	r3, [pc, #48]	; (8000dc4 <MX_USART1_UART_Init+0x4c>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d96:	4b0b      	ldr	r3, [pc, #44]	; (8000dc4 <MX_USART1_UART_Init+0x4c>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d9c:	4b09      	ldr	r3, [pc, #36]	; (8000dc4 <MX_USART1_UART_Init+0x4c>)
 8000d9e:	220c      	movs	r2, #12
 8000da0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000da2:	4b08      	ldr	r3, [pc, #32]	; (8000dc4 <MX_USART1_UART_Init+0x4c>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000da8:	4b06      	ldr	r3, [pc, #24]	; (8000dc4 <MX_USART1_UART_Init+0x4c>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000dae:	4805      	ldr	r0, [pc, #20]	; (8000dc4 <MX_USART1_UART_Init+0x4c>)
 8000db0:	f003 fb35 	bl	800441e <HAL_UART_Init>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d001      	beq.n	8000dbe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000dba:	f000 f899 	bl	8000ef0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000dbe:	bf00      	nop
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	200003d8 	.word	0x200003d8
 8000dc8:	40013800 	.word	0x40013800

08000dcc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b088      	sub	sp, #32
 8000dd0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dd2:	f107 0310 	add.w	r3, r7, #16
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	601a      	str	r2, [r3, #0]
 8000dda:	605a      	str	r2, [r3, #4]
 8000ddc:	609a      	str	r2, [r3, #8]
 8000dde:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000de0:	4b3f      	ldr	r3, [pc, #252]	; (8000ee0 <MX_GPIO_Init+0x114>)
 8000de2:	699b      	ldr	r3, [r3, #24]
 8000de4:	4a3e      	ldr	r2, [pc, #248]	; (8000ee0 <MX_GPIO_Init+0x114>)
 8000de6:	f043 0310 	orr.w	r3, r3, #16
 8000dea:	6193      	str	r3, [r2, #24]
 8000dec:	4b3c      	ldr	r3, [pc, #240]	; (8000ee0 <MX_GPIO_Init+0x114>)
 8000dee:	699b      	ldr	r3, [r3, #24]
 8000df0:	f003 0310 	and.w	r3, r3, #16
 8000df4:	60fb      	str	r3, [r7, #12]
 8000df6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000df8:	4b39      	ldr	r3, [pc, #228]	; (8000ee0 <MX_GPIO_Init+0x114>)
 8000dfa:	699b      	ldr	r3, [r3, #24]
 8000dfc:	4a38      	ldr	r2, [pc, #224]	; (8000ee0 <MX_GPIO_Init+0x114>)
 8000dfe:	f043 0320 	orr.w	r3, r3, #32
 8000e02:	6193      	str	r3, [r2, #24]
 8000e04:	4b36      	ldr	r3, [pc, #216]	; (8000ee0 <MX_GPIO_Init+0x114>)
 8000e06:	699b      	ldr	r3, [r3, #24]
 8000e08:	f003 0320 	and.w	r3, r3, #32
 8000e0c:	60bb      	str	r3, [r7, #8]
 8000e0e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e10:	4b33      	ldr	r3, [pc, #204]	; (8000ee0 <MX_GPIO_Init+0x114>)
 8000e12:	699b      	ldr	r3, [r3, #24]
 8000e14:	4a32      	ldr	r2, [pc, #200]	; (8000ee0 <MX_GPIO_Init+0x114>)
 8000e16:	f043 0304 	orr.w	r3, r3, #4
 8000e1a:	6193      	str	r3, [r2, #24]
 8000e1c:	4b30      	ldr	r3, [pc, #192]	; (8000ee0 <MX_GPIO_Init+0x114>)
 8000e1e:	699b      	ldr	r3, [r3, #24]
 8000e20:	f003 0304 	and.w	r3, r3, #4
 8000e24:	607b      	str	r3, [r7, #4]
 8000e26:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e28:	4b2d      	ldr	r3, [pc, #180]	; (8000ee0 <MX_GPIO_Init+0x114>)
 8000e2a:	699b      	ldr	r3, [r3, #24]
 8000e2c:	4a2c      	ldr	r2, [pc, #176]	; (8000ee0 <MX_GPIO_Init+0x114>)
 8000e2e:	f043 0308 	orr.w	r3, r3, #8
 8000e32:	6193      	str	r3, [r2, #24]
 8000e34:	4b2a      	ldr	r3, [pc, #168]	; (8000ee0 <MX_GPIO_Init+0x114>)
 8000e36:	699b      	ldr	r3, [r3, #24]
 8000e38:	f003 0308 	and.w	r3, r3, #8
 8000e3c:	603b      	str	r3, [r7, #0]
 8000e3e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000e40:	2200      	movs	r2, #0
 8000e42:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e46:	4827      	ldr	r0, [pc, #156]	; (8000ee4 <MX_GPIO_Init+0x118>)
 8000e48:	f001 fe72 	bl	8002b30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_RESET);
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e52:	4825      	ldr	r0, [pc, #148]	; (8000ee8 <MX_GPIO_Init+0x11c>)
 8000e54:	f001 fe6c 	bl	8002b30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF24_CSN_GPIO_Port, NRF24_CSN_Pin, GPIO_PIN_RESET);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e5e:	4823      	ldr	r0, [pc, #140]	; (8000eec <MX_GPIO_Init+0x120>)
 8000e60:	f001 fe66 	bl	8002b30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000e64:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e72:	2302      	movs	r3, #2
 8000e74:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000e76:	f107 0310 	add.w	r3, r7, #16
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	4819      	ldr	r0, [pc, #100]	; (8000ee4 <MX_GPIO_Init+0x118>)
 8000e7e:	f001 fcfd 	bl	800287c <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_CE_Pin */
  GPIO_InitStruct.Pin = NRF24_CE_Pin;
 8000e82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e86:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e88:	2301      	movs	r3, #1
 8000e8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e90:	2302      	movs	r3, #2
 8000e92:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF24_CE_GPIO_Port, &GPIO_InitStruct);
 8000e94:	f107 0310 	add.w	r3, r7, #16
 8000e98:	4619      	mov	r1, r3
 8000e9a:	4813      	ldr	r0, [pc, #76]	; (8000ee8 <MX_GPIO_Init+0x11c>)
 8000e9c:	f001 fcee 	bl	800287c <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_IRQ_Pin */
  GPIO_InitStruct.Pin = NRF24_IRQ_Pin;
 8000ea0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ea4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(NRF24_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000eae:	f107 0310 	add.w	r3, r7, #16
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	480d      	ldr	r0, [pc, #52]	; (8000eec <MX_GPIO_Init+0x120>)
 8000eb6:	f001 fce1 	bl	800287c <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_CSN_Pin */
  GPIO_InitStruct.Pin = NRF24_CSN_Pin;
 8000eba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ebe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec8:	2302      	movs	r3, #2
 8000eca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF24_CSN_GPIO_Port, &GPIO_InitStruct);
 8000ecc:	f107 0310 	add.w	r3, r7, #16
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4806      	ldr	r0, [pc, #24]	; (8000eec <MX_GPIO_Init+0x120>)
 8000ed4:	f001 fcd2 	bl	800287c <HAL_GPIO_Init>

}
 8000ed8:	bf00      	nop
 8000eda:	3720      	adds	r7, #32
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	40021000 	.word	0x40021000
 8000ee4:	40011000 	.word	0x40011000
 8000ee8:	40010c00 	.word	0x40010c00
 8000eec:	40010800 	.word	0x40010800

08000ef0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000ef4:	bf00      	nop
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bc80      	pop	{r7}
 8000efa:	4770      	bx	lr

08000efc <nRF24_LL_RW>:
}




uint8_t nRF24_LL_RW(uint8_t data) {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	4603      	mov	r3, r0
 8000f04:	71fb      	strb	r3, [r7, #7]

	 // Wait until TX buffer is empty
	while (SPI_I2S_GetFlagStatus(nRF24_SPI_PORT, SPI_I2S_FLAG_TXE) == RESET);
 8000f06:	bf00      	nop
 8000f08:	2102      	movs	r1, #2
 8000f0a:	480e      	ldr	r0, [pc, #56]	; (8000f44 <nRF24_LL_RW+0x48>)
 8000f0c:	f7ff fbbe 	bl	800068c <SPI_I2S_GetFlagStatus>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d0f8      	beq.n	8000f08 <nRF24_LL_RW+0xc>
	// Send byte to SPI (TXE cleared)
	SPI_I2S_SendData(nRF24_SPI_PORT, data);
 8000f16:	79fb      	ldrb	r3, [r7, #7]
 8000f18:	b29b      	uxth	r3, r3
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	4809      	ldr	r0, [pc, #36]	; (8000f44 <nRF24_LL_RW+0x48>)
 8000f1e:	f7ff fb9b 	bl	8000658 <SPI_I2S_SendData>
	// Wait while receive buffer is empty
	while (SPI_I2S_GetFlagStatus(nRF24_SPI_PORT, SPI_I2S_FLAG_RXNE) == RESET);
 8000f22:	bf00      	nop
 8000f24:	2101      	movs	r1, #1
 8000f26:	4807      	ldr	r0, [pc, #28]	; (8000f44 <nRF24_LL_RW+0x48>)
 8000f28:	f7ff fbb0 	bl	800068c <SPI_I2S_GetFlagStatus>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d0f8      	beq.n	8000f24 <nRF24_LL_RW+0x28>

	// Return received byte
	return (uint8_t)SPI_I2S_ReceiveData(nRF24_SPI_PORT);
 8000f32:	4804      	ldr	r0, [pc, #16]	; (8000f44 <nRF24_LL_RW+0x48>)
 8000f34:	f7ff fb9e 	bl	8000674 <SPI_I2S_ReceiveData>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	b2db      	uxtb	r3, r3
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	3708      	adds	r7, #8
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	40003800 	.word	0x40003800

08000f48 <nRF24_ReadReg>:

// Read a register
// input:
//   reg - number of register to read
// return: value of register
static uint8_t nRF24_ReadReg(uint8_t reg) {
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	71fb      	strb	r3, [r7, #7]
	uint8_t value;

	nRF24_CSN_L();
 8000f52:	2200      	movs	r2, #0
 8000f54:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f58:	480c      	ldr	r0, [pc, #48]	; (8000f8c <nRF24_ReadReg+0x44>)
 8000f5a:	f001 fde9 	bl	8002b30 <HAL_GPIO_WritePin>
	nRF24_LL_RW(reg & nRF24_MASK_REG_MAP);
 8000f5e:	79fb      	ldrb	r3, [r7, #7]
 8000f60:	f003 031f 	and.w	r3, r3, #31
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	4618      	mov	r0, r3
 8000f68:	f7ff ffc8 	bl	8000efc <nRF24_LL_RW>
	value = nRF24_LL_RW(nRF24_CMD_NOP);
 8000f6c:	20ff      	movs	r0, #255	; 0xff
 8000f6e:	f7ff ffc5 	bl	8000efc <nRF24_LL_RW>
 8000f72:	4603      	mov	r3, r0
 8000f74:	73fb      	strb	r3, [r7, #15]
	nRF24_CSN_H();
 8000f76:	2201      	movs	r2, #1
 8000f78:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f7c:	4803      	ldr	r0, [pc, #12]	; (8000f8c <nRF24_ReadReg+0x44>)
 8000f7e:	f001 fdd7 	bl	8002b30 <HAL_GPIO_WritePin>

	return value;
 8000f82:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	3710      	adds	r7, #16
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	40010800 	.word	0x40010800

08000f90 <nRF24_WriteReg>:

// Write a new value to register
// input:
//   reg - number of register to write
//   value - value to write
static void nRF24_WriteReg(uint8_t reg, uint8_t value) {
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	460a      	mov	r2, r1
 8000f9a:	71fb      	strb	r3, [r7, #7]
 8000f9c:	4613      	mov	r3, r2
 8000f9e:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fa6:	481a      	ldr	r0, [pc, #104]	; (8001010 <nRF24_WriteReg+0x80>)
 8000fa8:	f001 fdc2 	bl	8002b30 <HAL_GPIO_WritePin>
	if (reg < nRF24_CMD_W_REGISTER) {
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	2b1f      	cmp	r3, #31
 8000fb0:	d810      	bhi.n	8000fd4 <nRF24_WriteReg+0x44>
		// This is a register access
		nRF24_LL_RW(nRF24_CMD_W_REGISTER | (reg & nRF24_MASK_REG_MAP));
 8000fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb6:	f003 031f 	and.w	r3, r3, #31
 8000fba:	b25b      	sxtb	r3, r3
 8000fbc:	f043 0320 	orr.w	r3, r3, #32
 8000fc0:	b25b      	sxtb	r3, r3
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f7ff ff99 	bl	8000efc <nRF24_LL_RW>
		nRF24_LL_RW(value);
 8000fca:	79bb      	ldrb	r3, [r7, #6]
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff ff95 	bl	8000efc <nRF24_LL_RW>
 8000fd2:	e013      	b.n	8000ffc <nRF24_WriteReg+0x6c>
	} else {
		// This is a single byte command or future command/register
		nRF24_LL_RW(reg);
 8000fd4:	79fb      	ldrb	r3, [r7, #7]
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f7ff ff90 	bl	8000efc <nRF24_LL_RW>
		if ((reg != nRF24_CMD_FLUSH_TX) && (reg != nRF24_CMD_FLUSH_RX) && \
 8000fdc:	79fb      	ldrb	r3, [r7, #7]
 8000fde:	2be1      	cmp	r3, #225	; 0xe1
 8000fe0:	d00c      	beq.n	8000ffc <nRF24_WriteReg+0x6c>
 8000fe2:	79fb      	ldrb	r3, [r7, #7]
 8000fe4:	2be2      	cmp	r3, #226	; 0xe2
 8000fe6:	d009      	beq.n	8000ffc <nRF24_WriteReg+0x6c>
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
 8000fea:	2be3      	cmp	r3, #227	; 0xe3
 8000fec:	d006      	beq.n	8000ffc <nRF24_WriteReg+0x6c>
				(reg != nRF24_CMD_REUSE_TX_PL) && (reg != nRF24_CMD_NOP)) {
 8000fee:	79fb      	ldrb	r3, [r7, #7]
 8000ff0:	2bff      	cmp	r3, #255	; 0xff
 8000ff2:	d003      	beq.n	8000ffc <nRF24_WriteReg+0x6c>
			// Send register value
			nRF24_LL_RW(value);
 8000ff4:	79bb      	ldrb	r3, [r7, #6]
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f7ff ff80 	bl	8000efc <nRF24_LL_RW>
		}
	}
	nRF24_CSN_H();
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001002:	4803      	ldr	r0, [pc, #12]	; (8001010 <nRF24_WriteReg+0x80>)
 8001004:	f001 fd94 	bl	8002b30 <HAL_GPIO_WritePin>
}
 8001008:	bf00      	nop
 800100a:	3708      	adds	r7, #8
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	40010800 	.word	0x40010800

08001014 <nRF24_ReadMBReg>:
// Read a multi-byte register
// input:
//   reg - number of register to read
//   pBuf - pointer to the buffer for register data
//   count - number of bytes to read
static void nRF24_ReadMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8001014:	b590      	push	{r4, r7, lr}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	4603      	mov	r3, r0
 800101c:	6039      	str	r1, [r7, #0]
 800101e:	71fb      	strb	r3, [r7, #7]
 8001020:	4613      	mov	r3, r2
 8001022:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8001024:	2200      	movs	r2, #0
 8001026:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800102a:	480f      	ldr	r0, [pc, #60]	; (8001068 <nRF24_ReadMBReg+0x54>)
 800102c:	f001 fd80 	bl	8002b30 <HAL_GPIO_WritePin>
	nRF24_LL_RW(reg);
 8001030:	79fb      	ldrb	r3, [r7, #7]
 8001032:	4618      	mov	r0, r3
 8001034:	f7ff ff62 	bl	8000efc <nRF24_LL_RW>
	while (count--) {
 8001038:	e007      	b.n	800104a <nRF24_ReadMBReg+0x36>
		*pBuf++ = nRF24_LL_RW(nRF24_CMD_NOP);
 800103a:	683c      	ldr	r4, [r7, #0]
 800103c:	1c63      	adds	r3, r4, #1
 800103e:	603b      	str	r3, [r7, #0]
 8001040:	20ff      	movs	r0, #255	; 0xff
 8001042:	f7ff ff5b 	bl	8000efc <nRF24_LL_RW>
 8001046:	4603      	mov	r3, r0
 8001048:	7023      	strb	r3, [r4, #0]
	while (count--) {
 800104a:	79bb      	ldrb	r3, [r7, #6]
 800104c:	1e5a      	subs	r2, r3, #1
 800104e:	71ba      	strb	r2, [r7, #6]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d1f2      	bne.n	800103a <nRF24_ReadMBReg+0x26>
	}
	nRF24_CSN_H();
 8001054:	2201      	movs	r2, #1
 8001056:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800105a:	4803      	ldr	r0, [pc, #12]	; (8001068 <nRF24_ReadMBReg+0x54>)
 800105c:	f001 fd68 	bl	8002b30 <HAL_GPIO_WritePin>
}
 8001060:	bf00      	nop
 8001062:	370c      	adds	r7, #12
 8001064:	46bd      	mov	sp, r7
 8001066:	bd90      	pop	{r4, r7, pc}
 8001068:	40010800 	.word	0x40010800

0800106c <nRF24_WriteMBReg>:
// Write a multi-byte register
// input:
//   reg - number of register to write
//   pBuf - pointer to the buffer with data to write
//   count - number of bytes to write
static void nRF24_WriteMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	4603      	mov	r3, r0
 8001074:	6039      	str	r1, [r7, #0]
 8001076:	71fb      	strb	r3, [r7, #7]
 8001078:	4613      	mov	r3, r2
 800107a:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 800107c:	2200      	movs	r2, #0
 800107e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001082:	480f      	ldr	r0, [pc, #60]	; (80010c0 <nRF24_WriteMBReg+0x54>)
 8001084:	f001 fd54 	bl	8002b30 <HAL_GPIO_WritePin>
	nRF24_LL_RW(reg);
 8001088:	79fb      	ldrb	r3, [r7, #7]
 800108a:	4618      	mov	r0, r3
 800108c:	f7ff ff36 	bl	8000efc <nRF24_LL_RW>
	while (count--) {
 8001090:	e006      	b.n	80010a0 <nRF24_WriteMBReg+0x34>

		nRF24_LL_RW(*pBuf++);
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	1c5a      	adds	r2, r3, #1
 8001096:	603a      	str	r2, [r7, #0]
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff ff2e 	bl	8000efc <nRF24_LL_RW>
	while (count--) {
 80010a0:	79bb      	ldrb	r3, [r7, #6]
 80010a2:	1e5a      	subs	r2, r3, #1
 80010a4:	71ba      	strb	r2, [r7, #6]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d1f3      	bne.n	8001092 <nRF24_WriteMBReg+0x26>
	}
	nRF24_CSN_H();
 80010aa:	2201      	movs	r2, #1
 80010ac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010b0:	4803      	ldr	r0, [pc, #12]	; (80010c0 <nRF24_WriteMBReg+0x54>)
 80010b2:	f001 fd3d 	bl	8002b30 <HAL_GPIO_WritePin>
}
 80010b6:	bf00      	nop
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40010800 	.word	0x40010800

080010c4 <nRF24_Init>:

// Set transceiver to it's initial state
// note: RX/TX pipe addresses remains untouched
void nRF24_Init(void) {
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
	// Write to registers their initial values
	nRF24_WriteReg(nRF24_REG_CONFIG, 0x08);
 80010c8:	2108      	movs	r1, #8
 80010ca:	2000      	movs	r0, #0
 80010cc:	f7ff ff60 	bl	8000f90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_AA, 0x3F);
 80010d0:	213f      	movs	r1, #63	; 0x3f
 80010d2:	2001      	movs	r0, #1
 80010d4:	f7ff ff5c 	bl	8000f90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, 0x03);
 80010d8:	2103      	movs	r1, #3
 80010da:	2002      	movs	r0, #2
 80010dc:	f7ff ff58 	bl	8000f90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_AW, 0x03);
 80010e0:	2103      	movs	r1, #3
 80010e2:	2003      	movs	r0, #3
 80010e4:	f7ff ff54 	bl	8000f90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_RETR, 0x03);
 80010e8:	2103      	movs	r1, #3
 80010ea:	2004      	movs	r0, #4
 80010ec:	f7ff ff50 	bl	8000f90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_CH, 0x02);
 80010f0:	2102      	movs	r1, #2
 80010f2:	2005      	movs	r0, #5
 80010f4:	f7ff ff4c 	bl	8000f90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_SETUP, 0x0E);
 80010f8:	210e      	movs	r1, #14
 80010fa:	2006      	movs	r0, #6
 80010fc:	f7ff ff48 	bl	8000f90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_STATUS, 0x00);
 8001100:	2100      	movs	r1, #0
 8001102:	2007      	movs	r0, #7
 8001104:	f7ff ff44 	bl	8000f90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P0, 0x00);
 8001108:	2100      	movs	r1, #0
 800110a:	2011      	movs	r0, #17
 800110c:	f7ff ff40 	bl	8000f90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P1, 0x00);
 8001110:	2100      	movs	r1, #0
 8001112:	2012      	movs	r0, #18
 8001114:	f7ff ff3c 	bl	8000f90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P2, 0x00);
 8001118:	2100      	movs	r1, #0
 800111a:	2013      	movs	r0, #19
 800111c:	f7ff ff38 	bl	8000f90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P3, 0x00);
 8001120:	2100      	movs	r1, #0
 8001122:	2014      	movs	r0, #20
 8001124:	f7ff ff34 	bl	8000f90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P4, 0x00);
 8001128:	2100      	movs	r1, #0
 800112a:	2015      	movs	r0, #21
 800112c:	f7ff ff30 	bl	8000f90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P5, 0x00);
 8001130:	2100      	movs	r1, #0
 8001132:	2016      	movs	r0, #22
 8001134:	f7ff ff2c 	bl	8000f90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_DYNPD, 0x00);
 8001138:	2100      	movs	r1, #0
 800113a:	201c      	movs	r0, #28
 800113c:	f7ff ff28 	bl	8000f90 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_FEATURE, 0x00);
 8001140:	2100      	movs	r1, #0
 8001142:	201d      	movs	r0, #29
 8001144:	f7ff ff24 	bl	8000f90 <nRF24_WriteReg>

	// Clear the FIFO's
	nRF24_FlushRX();
 8001148:	f000 f9da 	bl	8001500 <nRF24_FlushRX>
	nRF24_FlushTX();
 800114c:	f000 f9d0 	bl	80014f0 <nRF24_FlushTX>

	// Clear any pending interrupt flags
	nRF24_ClearIRQFlags();
 8001150:	f000 f9de 	bl	8001510 <nRF24_ClearIRQFlags>

	// Deassert CSN pin (chip release)
	nRF24_CSN_H();
 8001154:	2201      	movs	r2, #1
 8001156:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800115a:	4802      	ldr	r0, [pc, #8]	; (8001164 <nRF24_Init+0xa0>)
 800115c:	f001 fce8 	bl	8002b30 <HAL_GPIO_WritePin>
}
 8001160:	bf00      	nop
 8001162:	bd80      	pop	{r7, pc}
 8001164:	40010800 	.word	0x40010800

08001168 <nRF24_Check>:

// Check if the nRF24L01 present
// return:
//   1 - nRF24L01 is online and responding
//   0 - received sequence differs from original
uint8_t nRF24_Check(void) {
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
	uint8_t rxbuf[5];
	uint8_t i;
	uint8_t *ptr = (uint8_t *)nRF24_TEST_ADDR;
 800116e:	4b14      	ldr	r3, [pc, #80]	; (80011c0 <nRF24_Check+0x58>)
 8001170:	60bb      	str	r3, [r7, #8]

	// Write test TX address and read TX_ADDR register
	nRF24_WriteMBReg(nRF24_CMD_W_REGISTER | nRF24_REG_TX_ADDR, ptr, 5);
 8001172:	2205      	movs	r2, #5
 8001174:	68b9      	ldr	r1, [r7, #8]
 8001176:	2030      	movs	r0, #48	; 0x30
 8001178:	f7ff ff78 	bl	800106c <nRF24_WriteMBReg>
	nRF24_ReadMBReg(nRF24_CMD_R_REGISTER | nRF24_REG_TX_ADDR, rxbuf, 5);
 800117c:	463b      	mov	r3, r7
 800117e:	2205      	movs	r2, #5
 8001180:	4619      	mov	r1, r3
 8001182:	2010      	movs	r0, #16
 8001184:	f7ff ff46 	bl	8001014 <nRF24_ReadMBReg>

	// Compare buffers, return error on first mismatch
	for (i = 0; i < 5; i++) {
 8001188:	2300      	movs	r3, #0
 800118a:	73fb      	strb	r3, [r7, #15]
 800118c:	e010      	b.n	80011b0 <nRF24_Check+0x48>
		if (rxbuf[i] != *ptr++) return 0;
 800118e:	7bfb      	ldrb	r3, [r7, #15]
 8001190:	f107 0210 	add.w	r2, r7, #16
 8001194:	4413      	add	r3, r2
 8001196:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	1c59      	adds	r1, r3, #1
 800119e:	60b9      	str	r1, [r7, #8]
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	429a      	cmp	r2, r3
 80011a4:	d001      	beq.n	80011aa <nRF24_Check+0x42>
 80011a6:	2300      	movs	r3, #0
 80011a8:	e006      	b.n	80011b8 <nRF24_Check+0x50>
	for (i = 0; i < 5; i++) {
 80011aa:	7bfb      	ldrb	r3, [r7, #15]
 80011ac:	3301      	adds	r3, #1
 80011ae:	73fb      	strb	r3, [r7, #15]
 80011b0:	7bfb      	ldrb	r3, [r7, #15]
 80011b2:	2b04      	cmp	r3, #4
 80011b4:	d9eb      	bls.n	800118e <nRF24_Check+0x26>
	}

	return 1;
 80011b6:	2301      	movs	r3, #1
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	3710      	adds	r7, #16
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	080051a8 	.word	0x080051a8

080011c4 <nRF24_SetPowerMode>:

// Control transceiver power mode
// input:
//   mode - new state of power mode, one of nRF24_PWR_xx values
void nRF24_SetPowerMode(uint8_t mode) {
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	4603      	mov	r3, r0
 80011cc:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 80011ce:	2000      	movs	r0, #0
 80011d0:	f7ff feba 	bl	8000f48 <nRF24_ReadReg>
 80011d4:	4603      	mov	r3, r0
 80011d6:	73fb      	strb	r3, [r7, #15]
	if (mode == nRF24_PWR_UP) {
 80011d8:	79fb      	ldrb	r3, [r7, #7]
 80011da:	2b02      	cmp	r3, #2
 80011dc:	d104      	bne.n	80011e8 <nRF24_SetPowerMode+0x24>
		// Set the PWR_UP bit of CONFIG register to wake the transceiver
		// It goes into Stanby-I mode with consumption about 26uA
		reg |= nRF24_CONFIG_PWR_UP;
 80011de:	7bfb      	ldrb	r3, [r7, #15]
 80011e0:	f043 0302 	orr.w	r3, r3, #2
 80011e4:	73fb      	strb	r3, [r7, #15]
 80011e6:	e003      	b.n	80011f0 <nRF24_SetPowerMode+0x2c>
	} else {
		// Clear the PWR_UP bit of CONFIG register to put the transceiver
		// into power down mode with consumption about 900nA
		reg &= ~nRF24_CONFIG_PWR_UP;
 80011e8:	7bfb      	ldrb	r3, [r7, #15]
 80011ea:	f023 0302 	bic.w	r3, r3, #2
 80011ee:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 80011f0:	7bfb      	ldrb	r3, [r7, #15]
 80011f2:	4619      	mov	r1, r3
 80011f4:	2000      	movs	r0, #0
 80011f6:	f7ff fecb 	bl	8000f90 <nRF24_WriteReg>
}
 80011fa:	bf00      	nop
 80011fc:	3710      	adds	r7, #16
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}

08001202 <nRF24_SetOperationalMode>:

// Set transceiver operational mode
// input:
//   mode - operational mode, one of nRF24_MODE_xx values
void nRF24_SetOperationalMode(uint8_t mode) {
 8001202:	b580      	push	{r7, lr}
 8001204:	b084      	sub	sp, #16
 8001206:	af00      	add	r7, sp, #0
 8001208:	4603      	mov	r3, r0
 800120a:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure PRIM_RX bit of the CONFIG register
	reg  = nRF24_ReadReg(nRF24_REG_CONFIG);
 800120c:	2000      	movs	r0, #0
 800120e:	f7ff fe9b 	bl	8000f48 <nRF24_ReadReg>
 8001212:	4603      	mov	r3, r0
 8001214:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_CONFIG_PRIM_RX;
 8001216:	7bfb      	ldrb	r3, [r7, #15]
 8001218:	f023 0301 	bic.w	r3, r3, #1
 800121c:	73fb      	strb	r3, [r7, #15]
	reg |= (mode & nRF24_CONFIG_PRIM_RX);
 800121e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001222:	f003 0301 	and.w	r3, r3, #1
 8001226:	b25a      	sxtb	r2, r3
 8001228:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800122c:	4313      	orrs	r3, r2
 800122e:	b25b      	sxtb	r3, r3
 8001230:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8001232:	7bfb      	ldrb	r3, [r7, #15]
 8001234:	4619      	mov	r1, r3
 8001236:	2000      	movs	r0, #0
 8001238:	f7ff feaa 	bl	8000f90 <nRF24_WriteReg>
}
 800123c:	bf00      	nop
 800123e:	3710      	adds	r7, #16
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}

08001244 <nRF24_SetCRCScheme>:
// Configure transceiver CRC scheme
// input:
//   scheme - CRC scheme, one of nRF24_CRC_xx values
// note: transceiver will forcibly turn on the CRC in case if auto acknowledgment
//       enabled for at least one RX pipe
void nRF24_SetCRCScheme(uint8_t scheme) {
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	4603      	mov	r3, r0
 800124c:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure EN_CRC[3] and CRCO[2] bits of the CONFIG register
	reg  = nRF24_ReadReg(nRF24_REG_CONFIG);
 800124e:	2000      	movs	r0, #0
 8001250:	f7ff fe7a 	bl	8000f48 <nRF24_ReadReg>
 8001254:	4603      	mov	r3, r0
 8001256:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_CRC;
 8001258:	7bfb      	ldrb	r3, [r7, #15]
 800125a:	f023 030c 	bic.w	r3, r3, #12
 800125e:	73fb      	strb	r3, [r7, #15]
	reg |= (scheme & nRF24_MASK_CRC);
 8001260:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001264:	f003 030c 	and.w	r3, r3, #12
 8001268:	b25a      	sxtb	r2, r3
 800126a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800126e:	4313      	orrs	r3, r2
 8001270:	b25b      	sxtb	r3, r3
 8001272:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8001274:	7bfb      	ldrb	r3, [r7, #15]
 8001276:	4619      	mov	r1, r3
 8001278:	2000      	movs	r0, #0
 800127a:	f7ff fe89 	bl	8000f90 <nRF24_WriteReg>
}
 800127e:	bf00      	nop
 8001280:	3710      	adds	r7, #16
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}

08001286 <nRF24_SetRFChannel>:
// Set frequency channel
// input:
//   channel - radio frequency channel, value from 0 to 127
// note: frequency will be (2400 + channel)MHz
// note: PLOS_CNT[7:4] bits of the OBSERVER_TX register will be reset
void nRF24_SetRFChannel(uint8_t channel) {
 8001286:	b580      	push	{r7, lr}
 8001288:	b082      	sub	sp, #8
 800128a:	af00      	add	r7, sp, #0
 800128c:	4603      	mov	r3, r0
 800128e:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_RF_CH, channel);
 8001290:	79fb      	ldrb	r3, [r7, #7]
 8001292:	4619      	mov	r1, r3
 8001294:	2005      	movs	r0, #5
 8001296:	f7ff fe7b 	bl	8000f90 <nRF24_WriteReg>
}
 800129a:	bf00      	nop
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <nRF24_SetAddrWidth>:

// Set of address widths
// input:
//   addr_width - RX/TX address field width, value from 3 to 5
// note: this setting is common for all pipes
void nRF24_SetAddrWidth(uint8_t addr_width) {
 80012a2:	b580      	push	{r7, lr}
 80012a4:	b082      	sub	sp, #8
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	4603      	mov	r3, r0
 80012aa:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_SETUP_AW, addr_width - 2);
 80012ac:	79fb      	ldrb	r3, [r7, #7]
 80012ae:	3b02      	subs	r3, #2
 80012b0:	b2db      	uxtb	r3, r3
 80012b2:	4619      	mov	r1, r3
 80012b4:	2003      	movs	r0, #3
 80012b6:	f7ff fe6b 	bl	8000f90 <nRF24_WriteReg>
}
 80012ba:	bf00      	nop
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
	...

080012c4 <nRF24_SetAddr>:
// note: buffer length must be equal to current address width of transceiver
// note: for pipes[2..5] only first byte of address will be written because
//       other bytes of address equals to pipe1
// note: for pipes[2..5] only first byte of address will be written because
//       pipes 1-5 share the four most significant address bytes
void nRF24_SetAddr(uint8_t pipe, const uint8_t *addr) {
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	4603      	mov	r3, r0
 80012cc:	6039      	str	r1, [r7, #0]
 80012ce:	71fb      	strb	r3, [r7, #7]
	uint8_t addr_width;

	// RX_ADDR_Px register
	switch (pipe) {
 80012d0:	79fb      	ldrb	r3, [r7, #7]
 80012d2:	2b06      	cmp	r3, #6
 80012d4:	d846      	bhi.n	8001364 <nRF24_SetAddr+0xa0>
 80012d6:	a201      	add	r2, pc, #4	; (adr r2, 80012dc <nRF24_SetAddr+0x18>)
 80012d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012dc:	080012f9 	.word	0x080012f9
 80012e0:	080012f9 	.word	0x080012f9
 80012e4:	08001351 	.word	0x08001351
 80012e8:	08001351 	.word	0x08001351
 80012ec:	08001351 	.word	0x08001351
 80012f0:	08001351 	.word	0x08001351
 80012f4:	080012f9 	.word	0x080012f9
		case nRF24_PIPETX:
		case nRF24_PIPE0:
		case nRF24_PIPE1:
			// Get address width
			addr_width = nRF24_ReadReg(nRF24_REG_SETUP_AW) + 1;
 80012f8:	2003      	movs	r0, #3
 80012fa:	f7ff fe25 	bl	8000f48 <nRF24_ReadReg>
 80012fe:	4603      	mov	r3, r0
 8001300:	3301      	adds	r3, #1
 8001302:	73fb      	strb	r3, [r7, #15]
			// Write address in reverse order (LSByte first)
			addr += addr_width;
 8001304:	7bfb      	ldrb	r3, [r7, #15]
 8001306:	683a      	ldr	r2, [r7, #0]
 8001308:	4413      	add	r3, r2
 800130a:	603b      	str	r3, [r7, #0]
			nRF24_CSN_L();
 800130c:	2200      	movs	r2, #0
 800130e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001312:	4817      	ldr	r0, [pc, #92]	; (8001370 <nRF24_SetAddr+0xac>)
 8001314:	f001 fc0c 	bl	8002b30 <HAL_GPIO_WritePin>
			nRF24_LL_RW(nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	4a16      	ldr	r2, [pc, #88]	; (8001374 <nRF24_SetAddr+0xb0>)
 800131c:	5cd3      	ldrb	r3, [r2, r3]
 800131e:	f043 0320 	orr.w	r3, r3, #32
 8001322:	b2db      	uxtb	r3, r3
 8001324:	4618      	mov	r0, r3
 8001326:	f7ff fde9 	bl	8000efc <nRF24_LL_RW>
			do {
				nRF24_LL_RW(*addr--);
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	1e5a      	subs	r2, r3, #1
 800132e:	603a      	str	r2, [r7, #0]
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff fde2 	bl	8000efc <nRF24_LL_RW>
			} while (addr_width--);
 8001338:	7bfb      	ldrb	r3, [r7, #15]
 800133a:	1e5a      	subs	r2, r3, #1
 800133c:	73fa      	strb	r2, [r7, #15]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d1f3      	bne.n	800132a <nRF24_SetAddr+0x66>
			nRF24_CSN_H();
 8001342:	2201      	movs	r2, #1
 8001344:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001348:	4809      	ldr	r0, [pc, #36]	; (8001370 <nRF24_SetAddr+0xac>)
 800134a:	f001 fbf1 	bl	8002b30 <HAL_GPIO_WritePin>
			break;
 800134e:	e00a      	b.n	8001366 <nRF24_SetAddr+0xa2>
		case nRF24_PIPE2:
		case nRF24_PIPE3:
		case nRF24_PIPE4:
		case nRF24_PIPE5:
			// Write address LSBbyte (only first byte from the addr buffer)
			nRF24_WriteReg(nRF24_ADDR_REGS[pipe], *addr);
 8001350:	79fb      	ldrb	r3, [r7, #7]
 8001352:	4a08      	ldr	r2, [pc, #32]	; (8001374 <nRF24_SetAddr+0xb0>)
 8001354:	5cd2      	ldrb	r2, [r2, r3]
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	4619      	mov	r1, r3
 800135c:	4610      	mov	r0, r2
 800135e:	f7ff fe17 	bl	8000f90 <nRF24_WriteReg>
			break;
 8001362:	e000      	b.n	8001366 <nRF24_SetAddr+0xa2>
		default:
			// Incorrect pipe number -> do nothing
			break;
 8001364:	bf00      	nop
	}
}
 8001366:	bf00      	nop
 8001368:	3710      	adds	r7, #16
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	40010800 	.word	0x40010800
 8001374:	080051e4 	.word	0x080051e4

08001378 <nRF24_SetTXPower>:

// Configure RF output power in TX mode
// input:
//   tx_pwr - RF output power, one of nRF24_TXPWR_xx values
void nRF24_SetTXPower(uint8_t tx_pwr) {
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	4603      	mov	r3, r0
 8001380:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_PWR[2:1] bits of the RF_SETUP register
	reg  = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 8001382:	2006      	movs	r0, #6
 8001384:	f7ff fde0 	bl	8000f48 <nRF24_ReadReg>
 8001388:	4603      	mov	r3, r0
 800138a:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_RF_PWR;
 800138c:	7bfb      	ldrb	r3, [r7, #15]
 800138e:	f023 0306 	bic.w	r3, r3, #6
 8001392:	73fb      	strb	r3, [r7, #15]
	reg |= tx_pwr;
 8001394:	7bfa      	ldrb	r2, [r7, #15]
 8001396:	79fb      	ldrb	r3, [r7, #7]
 8001398:	4313      	orrs	r3, r2
 800139a:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 800139c:	7bfb      	ldrb	r3, [r7, #15]
 800139e:	4619      	mov	r1, r3
 80013a0:	2006      	movs	r0, #6
 80013a2:	f7ff fdf5 	bl	8000f90 <nRF24_WriteReg>
}
 80013a6:	bf00      	nop
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}

080013ae <nRF24_SetDataRate>:

// Configure transceiver data rate
// input:
//   data_rate - data rate, one of nRF24_DR_xx values
void nRF24_SetDataRate(uint8_t data_rate) {
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b084      	sub	sp, #16
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	4603      	mov	r3, r0
 80013b6:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_DR_LOW[5] and RF_DR_HIGH[3] bits of the RF_SETUP register
	reg  = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 80013b8:	2006      	movs	r0, #6
 80013ba:	f7ff fdc5 	bl	8000f48 <nRF24_ReadReg>
 80013be:	4603      	mov	r3, r0
 80013c0:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_DATARATE;
 80013c2:	7bfb      	ldrb	r3, [r7, #15]
 80013c4:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 80013c8:	73fb      	strb	r3, [r7, #15]
	reg |= data_rate;
 80013ca:	7bfa      	ldrb	r2, [r7, #15]
 80013cc:	79fb      	ldrb	r3, [r7, #7]
 80013ce:	4313      	orrs	r3, r2
 80013d0:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 80013d2:	7bfb      	ldrb	r3, [r7, #15]
 80013d4:	4619      	mov	r1, r3
 80013d6:	2006      	movs	r0, #6
 80013d8:	f7ff fdda 	bl	8000f90 <nRF24_WriteReg>
}
 80013dc:	bf00      	nop
 80013de:	3710      	adds	r7, #16
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <nRF24_SetRXPipe>:
// Configure a specified RX pipe
// input:
//   pipe - number of the RX pipe, value from 0 to 5
//   aa_state - state of auto acknowledgment, one of nRF24_AA_xx values
//   payload_len - payload length in bytes
void nRF24_SetRXPipe(uint8_t pipe, uint8_t aa_state, uint8_t payload_len) {
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	71fb      	strb	r3, [r7, #7]
 80013ee:	460b      	mov	r3, r1
 80013f0:	71bb      	strb	r3, [r7, #6]
 80013f2:	4613      	mov	r3, r2
 80013f4:	717b      	strb	r3, [r7, #5]
	uint8_t reg;

	// Enable the specified pipe (EN_RXADDR register)
	reg = (nRF24_ReadReg(nRF24_REG_EN_RXADDR) | (1 << pipe)) & nRF24_MASK_EN_RX;
 80013f6:	2002      	movs	r0, #2
 80013f8:	f7ff fda6 	bl	8000f48 <nRF24_ReadReg>
 80013fc:	4603      	mov	r3, r0
 80013fe:	b25a      	sxtb	r2, r3
 8001400:	79fb      	ldrb	r3, [r7, #7]
 8001402:	2101      	movs	r1, #1
 8001404:	fa01 f303 	lsl.w	r3, r1, r3
 8001408:	b25b      	sxtb	r3, r3
 800140a:	4313      	orrs	r3, r2
 800140c:	b25b      	sxtb	r3, r3
 800140e:	b2db      	uxtb	r3, r3
 8001410:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001414:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, reg);
 8001416:	7bfb      	ldrb	r3, [r7, #15]
 8001418:	4619      	mov	r1, r3
 800141a:	2002      	movs	r0, #2
 800141c:	f7ff fdb8 	bl	8000f90 <nRF24_WriteReg>

	// Set RX payload length (RX_PW_Px register)
	nRF24_WriteReg(nRF24_RX_PW_PIPE[pipe], payload_len & nRF24_MASK_RX_PW);
 8001420:	79fb      	ldrb	r3, [r7, #7]
 8001422:	4a19      	ldr	r2, [pc, #100]	; (8001488 <nRF24_SetRXPipe+0xa4>)
 8001424:	5cd2      	ldrb	r2, [r2, r3]
 8001426:	797b      	ldrb	r3, [r7, #5]
 8001428:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800142c:	b2db      	uxtb	r3, r3
 800142e:	4619      	mov	r1, r3
 8001430:	4610      	mov	r0, r2
 8001432:	f7ff fdad 	bl	8000f90 <nRF24_WriteReg>

	// Set auto acknowledgment for a specified pipe (EN_AA register)
	reg = nRF24_ReadReg(nRF24_REG_EN_AA);
 8001436:	2001      	movs	r0, #1
 8001438:	f7ff fd86 	bl	8000f48 <nRF24_ReadReg>
 800143c:	4603      	mov	r3, r0
 800143e:	73fb      	strb	r3, [r7, #15]
	if (aa_state == nRF24_AA_ON) {
 8001440:	79bb      	ldrb	r3, [r7, #6]
 8001442:	2b01      	cmp	r3, #1
 8001444:	d10a      	bne.n	800145c <nRF24_SetRXPipe+0x78>
		reg |=  (1 << pipe);
 8001446:	79fb      	ldrb	r3, [r7, #7]
 8001448:	2201      	movs	r2, #1
 800144a:	fa02 f303 	lsl.w	r3, r2, r3
 800144e:	b25a      	sxtb	r2, r3
 8001450:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001454:	4313      	orrs	r3, r2
 8001456:	b25b      	sxtb	r3, r3
 8001458:	73fb      	strb	r3, [r7, #15]
 800145a:	e00b      	b.n	8001474 <nRF24_SetRXPipe+0x90>
	} else {
		reg &= ~(1 << pipe);
 800145c:	79fb      	ldrb	r3, [r7, #7]
 800145e:	2201      	movs	r2, #1
 8001460:	fa02 f303 	lsl.w	r3, r2, r3
 8001464:	b25b      	sxtb	r3, r3
 8001466:	43db      	mvns	r3, r3
 8001468:	b25a      	sxtb	r2, r3
 800146a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800146e:	4013      	ands	r3, r2
 8001470:	b25b      	sxtb	r3, r3
 8001472:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 8001474:	7bfb      	ldrb	r3, [r7, #15]
 8001476:	4619      	mov	r1, r3
 8001478:	2001      	movs	r0, #1
 800147a:	f7ff fd89 	bl	8000f90 <nRF24_WriteReg>
}
 800147e:	bf00      	nop
 8001480:	3710      	adds	r7, #16
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	080051dc 	.word	0x080051dc

0800148c <nRF24_DisableAA>:
}

// Disable the auto retransmit (a.k.a. enhanced ShockBurst) for one or all RX pipes
// input:
//   pipe - number of the RX pipe, value from 0 to 5, any other value will disable AA for all RX pipes
void nRF24_DisableAA(uint8_t pipe) {
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	4603      	mov	r3, r0
 8001494:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	if (pipe > 5) {
 8001496:	79fb      	ldrb	r3, [r7, #7]
 8001498:	2b05      	cmp	r3, #5
 800149a:	d904      	bls.n	80014a6 <nRF24_DisableAA+0x1a>
		// Disable Auto-ACK for ALL pipes
		nRF24_WriteReg(nRF24_REG_EN_AA, 0x00);
 800149c:	2100      	movs	r1, #0
 800149e:	2001      	movs	r0, #1
 80014a0:	f7ff fd76 	bl	8000f90 <nRF24_WriteReg>
		// Clear bit in the EN_AA register
		reg  = nRF24_ReadReg(nRF24_REG_EN_AA);
		reg &= ~(1 << pipe);
		nRF24_WriteReg(nRF24_REG_EN_AA, reg);
	}
}
 80014a4:	e015      	b.n	80014d2 <nRF24_DisableAA+0x46>
		reg  = nRF24_ReadReg(nRF24_REG_EN_AA);
 80014a6:	2001      	movs	r0, #1
 80014a8:	f7ff fd4e 	bl	8000f48 <nRF24_ReadReg>
 80014ac:	4603      	mov	r3, r0
 80014ae:	73fb      	strb	r3, [r7, #15]
		reg &= ~(1 << pipe);
 80014b0:	79fb      	ldrb	r3, [r7, #7]
 80014b2:	2201      	movs	r2, #1
 80014b4:	fa02 f303 	lsl.w	r3, r2, r3
 80014b8:	b25b      	sxtb	r3, r3
 80014ba:	43db      	mvns	r3, r3
 80014bc:	b25a      	sxtb	r2, r3
 80014be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014c2:	4013      	ands	r3, r2
 80014c4:	b25b      	sxtb	r3, r3
 80014c6:	73fb      	strb	r3, [r7, #15]
		nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 80014c8:	7bfb      	ldrb	r3, [r7, #15]
 80014ca:	4619      	mov	r1, r3
 80014cc:	2001      	movs	r0, #1
 80014ce:	f7ff fd5f 	bl	8000f90 <nRF24_WriteReg>
}
 80014d2:	bf00      	nop
 80014d4:	3710      	adds	r7, #16
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}

080014da <nRF24_GetStatus_RXFIFO>:
	return (nRF24_ReadReg(nRF24_REG_STATUS) & nRF24_MASK_STATUS_IRQ);
}

// Get status of the RX FIFO
// return: one of the nRF24_STATUS_RXFIFO_xx values
uint8_t nRF24_GetStatus_RXFIFO(void) {
 80014da:	b580      	push	{r7, lr}
 80014dc:	af00      	add	r7, sp, #0
	return (nRF24_ReadReg(nRF24_REG_FIFO_STATUS) & nRF24_MASK_RXFIFO);
 80014de:	2017      	movs	r0, #23
 80014e0:	f7ff fd32 	bl	8000f48 <nRF24_ReadReg>
 80014e4:	4603      	mov	r3, r0
 80014e6:	f003 0303 	and.w	r3, r3, #3
 80014ea:	b2db      	uxtb	r3, r3
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <nRF24_FlushTX>:
	reg = nRF24_ReadReg(nRF24_REG_RF_CH);
	nRF24_WriteReg(nRF24_REG_RF_CH, reg);
}

// Flush the TX FIFO
void nRF24_FlushTX(void) {
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_TX, nRF24_CMD_NOP);
 80014f4:	21ff      	movs	r1, #255	; 0xff
 80014f6:	20e1      	movs	r0, #225	; 0xe1
 80014f8:	f7ff fd4a 	bl	8000f90 <nRF24_WriteReg>
}
 80014fc:	bf00      	nop
 80014fe:	bd80      	pop	{r7, pc}

08001500 <nRF24_FlushRX>:

// Flush the RX FIFO
void nRF24_FlushRX(void) {
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_RX, nRF24_CMD_NOP);
 8001504:	21ff      	movs	r1, #255	; 0xff
 8001506:	20e2      	movs	r0, #226	; 0xe2
 8001508:	f7ff fd42 	bl	8000f90 <nRF24_WriteReg>
}
 800150c:	bf00      	nop
 800150e:	bd80      	pop	{r7, pc}

08001510 <nRF24_ClearIRQFlags>:

// Clear any pending IRQ flags
void nRF24_ClearIRQFlags(void) {
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
	uint8_t reg;

	// Clear RX_DR, TX_DS and MAX_RT bits of the STATUS register
	reg  = nRF24_ReadReg(nRF24_REG_STATUS);
 8001516:	2007      	movs	r0, #7
 8001518:	f7ff fd16 	bl	8000f48 <nRF24_ReadReg>
 800151c:	4603      	mov	r3, r0
 800151e:	71fb      	strb	r3, [r7, #7]
	reg |= nRF24_MASK_STATUS_IRQ;
 8001520:	79fb      	ldrb	r3, [r7, #7]
 8001522:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8001526:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_STATUS, reg);
 8001528:	79fb      	ldrb	r3, [r7, #7]
 800152a:	4619      	mov	r1, r3
 800152c:	2007      	movs	r0, #7
 800152e:	f7ff fd2f 	bl	8000f90 <nRF24_WriteReg>
}
 8001532:	bf00      	nop
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
	...

0800153c <nRF24_ReadPayload>:
//   pBuf - pointer to the buffer to store a payload data
//   length - pointer to variable to store a payload length
// return: one of nRF24_RX_xx values
//   nRF24_RX_PIPEX - packet has been received from the pipe number X
//   nRF24_RX_EMPTY - the RX FIFO is empty
nRF24_RXResult nRF24_ReadPayload(uint8_t *pBuf, uint8_t *length) {
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	6039      	str	r1, [r7, #0]
	uint8_t pipe;

	// Extract a payload pipe number from the STATUS register
	pipe = (nRF24_ReadReg(nRF24_REG_STATUS) & nRF24_MASK_RX_P_NO) >> 1;
 8001546:	2007      	movs	r0, #7
 8001548:	f7ff fcfe 	bl	8000f48 <nRF24_ReadReg>
 800154c:	4603      	mov	r3, r0
 800154e:	105b      	asrs	r3, r3, #1
 8001550:	b2db      	uxtb	r3, r3
 8001552:	f003 0307 	and.w	r3, r3, #7
 8001556:	73fb      	strb	r3, [r7, #15]

	// RX FIFO empty?
	if (pipe < 6) {
 8001558:	7bfb      	ldrb	r3, [r7, #15]
 800155a:	2b05      	cmp	r3, #5
 800155c:	d816      	bhi.n	800158c <nRF24_ReadPayload+0x50>
		// Get payload length
		*length = nRF24_ReadReg(nRF24_RX_PW_PIPE[pipe]);
 800155e:	7bfb      	ldrb	r3, [r7, #15]
 8001560:	4a0e      	ldr	r2, [pc, #56]	; (800159c <nRF24_ReadPayload+0x60>)
 8001562:	5cd3      	ldrb	r3, [r2, r3]
 8001564:	4618      	mov	r0, r3
 8001566:	f7ff fcef 	bl	8000f48 <nRF24_ReadReg>
 800156a:	4603      	mov	r3, r0
 800156c:	461a      	mov	r2, r3
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	701a      	strb	r2, [r3, #0]

		// Read a payload from the RX FIFO
		if (*length) {
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d006      	beq.n	8001588 <nRF24_ReadPayload+0x4c>
			nRF24_ReadMBReg(nRF24_CMD_R_RX_PAYLOAD, pBuf, *length);
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	461a      	mov	r2, r3
 8001580:	6879      	ldr	r1, [r7, #4]
 8001582:	2061      	movs	r0, #97	; 0x61
 8001584:	f7ff fd46 	bl	8001014 <nRF24_ReadMBReg>
		}

		return ((nRF24_RXResult)pipe);
 8001588:	7bfb      	ldrb	r3, [r7, #15]
 800158a:	e003      	b.n	8001594 <nRF24_ReadPayload+0x58>
	}

	// The RX FIFO is empty
	*length = 0;
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	2200      	movs	r2, #0
 8001590:	701a      	strb	r2, [r3, #0]

	return nRF24_RX_EMPTY;
 8001592:	23ff      	movs	r3, #255	; 0xff
}
 8001594:	4618      	mov	r0, r3
 8001596:	3710      	adds	r7, #16
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	080051dc 	.word	0x080051dc

080015a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b085      	sub	sp, #20
 80015a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80015a6:	4b15      	ldr	r3, [pc, #84]	; (80015fc <HAL_MspInit+0x5c>)
 80015a8:	699b      	ldr	r3, [r3, #24]
 80015aa:	4a14      	ldr	r2, [pc, #80]	; (80015fc <HAL_MspInit+0x5c>)
 80015ac:	f043 0301 	orr.w	r3, r3, #1
 80015b0:	6193      	str	r3, [r2, #24]
 80015b2:	4b12      	ldr	r3, [pc, #72]	; (80015fc <HAL_MspInit+0x5c>)
 80015b4:	699b      	ldr	r3, [r3, #24]
 80015b6:	f003 0301 	and.w	r3, r3, #1
 80015ba:	60bb      	str	r3, [r7, #8]
 80015bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015be:	4b0f      	ldr	r3, [pc, #60]	; (80015fc <HAL_MspInit+0x5c>)
 80015c0:	69db      	ldr	r3, [r3, #28]
 80015c2:	4a0e      	ldr	r2, [pc, #56]	; (80015fc <HAL_MspInit+0x5c>)
 80015c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015c8:	61d3      	str	r3, [r2, #28]
 80015ca:	4b0c      	ldr	r3, [pc, #48]	; (80015fc <HAL_MspInit+0x5c>)
 80015cc:	69db      	ldr	r3, [r3, #28]
 80015ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015d2:	607b      	str	r3, [r7, #4]
 80015d4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80015d6:	4b0a      	ldr	r3, [pc, #40]	; (8001600 <HAL_MspInit+0x60>)
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	60fb      	str	r3, [r7, #12]
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80015e2:	60fb      	str	r3, [r7, #12]
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80015ea:	60fb      	str	r3, [r7, #12]
 80015ec:	4a04      	ldr	r2, [pc, #16]	; (8001600 <HAL_MspInit+0x60>)
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015f2:	bf00      	nop
 80015f4:	3714      	adds	r7, #20
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bc80      	pop	{r7}
 80015fa:	4770      	bx	lr
 80015fc:	40021000 	.word	0x40021000
 8001600:	40010000 	.word	0x40010000

08001604 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b088      	sub	sp, #32
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800160c:	f107 0310 	add.w	r3, r7, #16
 8001610:	2200      	movs	r2, #0
 8001612:	601a      	str	r2, [r3, #0]
 8001614:	605a      	str	r2, [r3, #4]
 8001616:	609a      	str	r2, [r3, #8]
 8001618:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4a14      	ldr	r2, [pc, #80]	; (8001670 <HAL_ADC_MspInit+0x6c>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d121      	bne.n	8001668 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001624:	4b13      	ldr	r3, [pc, #76]	; (8001674 <HAL_ADC_MspInit+0x70>)
 8001626:	699b      	ldr	r3, [r3, #24]
 8001628:	4a12      	ldr	r2, [pc, #72]	; (8001674 <HAL_ADC_MspInit+0x70>)
 800162a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800162e:	6193      	str	r3, [r2, #24]
 8001630:	4b10      	ldr	r3, [pc, #64]	; (8001674 <HAL_ADC_MspInit+0x70>)
 8001632:	699b      	ldr	r3, [r3, #24]
 8001634:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001638:	60fb      	str	r3, [r7, #12]
 800163a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800163c:	4b0d      	ldr	r3, [pc, #52]	; (8001674 <HAL_ADC_MspInit+0x70>)
 800163e:	699b      	ldr	r3, [r3, #24]
 8001640:	4a0c      	ldr	r2, [pc, #48]	; (8001674 <HAL_ADC_MspInit+0x70>)
 8001642:	f043 0304 	orr.w	r3, r3, #4
 8001646:	6193      	str	r3, [r2, #24]
 8001648:	4b0a      	ldr	r3, [pc, #40]	; (8001674 <HAL_ADC_MspInit+0x70>)
 800164a:	699b      	ldr	r3, [r3, #24]
 800164c:	f003 0304 	and.w	r3, r3, #4
 8001650:	60bb      	str	r3, [r7, #8]
 8001652:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001654:	2301      	movs	r3, #1
 8001656:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001658:	2303      	movs	r3, #3
 800165a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800165c:	f107 0310 	add.w	r3, r7, #16
 8001660:	4619      	mov	r1, r3
 8001662:	4805      	ldr	r0, [pc, #20]	; (8001678 <HAL_ADC_MspInit+0x74>)
 8001664:	f001 f90a 	bl	800287c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001668:	bf00      	nop
 800166a:	3720      	adds	r7, #32
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	40012400 	.word	0x40012400
 8001674:	40021000 	.word	0x40021000
 8001678:	40010800 	.word	0x40010800

0800167c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b088      	sub	sp, #32
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001684:	f107 0310 	add.w	r3, r7, #16
 8001688:	2200      	movs	r2, #0
 800168a:	601a      	str	r2, [r3, #0]
 800168c:	605a      	str	r2, [r3, #4]
 800168e:	609a      	str	r2, [r3, #8]
 8001690:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a16      	ldr	r2, [pc, #88]	; (80016f0 <HAL_I2C_MspInit+0x74>)
 8001698:	4293      	cmp	r3, r2
 800169a:	d124      	bne.n	80016e6 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800169c:	4b15      	ldr	r3, [pc, #84]	; (80016f4 <HAL_I2C_MspInit+0x78>)
 800169e:	699b      	ldr	r3, [r3, #24]
 80016a0:	4a14      	ldr	r2, [pc, #80]	; (80016f4 <HAL_I2C_MspInit+0x78>)
 80016a2:	f043 0308 	orr.w	r3, r3, #8
 80016a6:	6193      	str	r3, [r2, #24]
 80016a8:	4b12      	ldr	r3, [pc, #72]	; (80016f4 <HAL_I2C_MspInit+0x78>)
 80016aa:	699b      	ldr	r3, [r3, #24]
 80016ac:	f003 0308 	and.w	r3, r3, #8
 80016b0:	60fb      	str	r3, [r7, #12]
 80016b2:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80016b4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80016b8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016ba:	2312      	movs	r3, #18
 80016bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016be:	2303      	movs	r3, #3
 80016c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016c2:	f107 0310 	add.w	r3, r7, #16
 80016c6:	4619      	mov	r1, r3
 80016c8:	480b      	ldr	r0, [pc, #44]	; (80016f8 <HAL_I2C_MspInit+0x7c>)
 80016ca:	f001 f8d7 	bl	800287c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80016ce:	4b09      	ldr	r3, [pc, #36]	; (80016f4 <HAL_I2C_MspInit+0x78>)
 80016d0:	69db      	ldr	r3, [r3, #28]
 80016d2:	4a08      	ldr	r2, [pc, #32]	; (80016f4 <HAL_I2C_MspInit+0x78>)
 80016d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80016d8:	61d3      	str	r3, [r2, #28]
 80016da:	4b06      	ldr	r3, [pc, #24]	; (80016f4 <HAL_I2C_MspInit+0x78>)
 80016dc:	69db      	ldr	r3, [r3, #28]
 80016de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016e2:	60bb      	str	r3, [r7, #8]
 80016e4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80016e6:	bf00      	nop
 80016e8:	3720      	adds	r7, #32
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	40005800 	.word	0x40005800
 80016f4:	40021000 	.word	0x40021000
 80016f8:	40010c00 	.word	0x40010c00

080016fc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b088      	sub	sp, #32
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001704:	f107 0310 	add.w	r3, r7, #16
 8001708:	2200      	movs	r2, #0
 800170a:	601a      	str	r2, [r3, #0]
 800170c:	605a      	str	r2, [r3, #4]
 800170e:	609a      	str	r2, [r3, #8]
 8001710:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a1c      	ldr	r2, [pc, #112]	; (8001788 <HAL_SPI_MspInit+0x8c>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d131      	bne.n	8001780 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800171c:	4b1b      	ldr	r3, [pc, #108]	; (800178c <HAL_SPI_MspInit+0x90>)
 800171e:	69db      	ldr	r3, [r3, #28]
 8001720:	4a1a      	ldr	r2, [pc, #104]	; (800178c <HAL_SPI_MspInit+0x90>)
 8001722:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001726:	61d3      	str	r3, [r2, #28]
 8001728:	4b18      	ldr	r3, [pc, #96]	; (800178c <HAL_SPI_MspInit+0x90>)
 800172a:	69db      	ldr	r3, [r3, #28]
 800172c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001734:	4b15      	ldr	r3, [pc, #84]	; (800178c <HAL_SPI_MspInit+0x90>)
 8001736:	699b      	ldr	r3, [r3, #24]
 8001738:	4a14      	ldr	r2, [pc, #80]	; (800178c <HAL_SPI_MspInit+0x90>)
 800173a:	f043 0308 	orr.w	r3, r3, #8
 800173e:	6193      	str	r3, [r2, #24]
 8001740:	4b12      	ldr	r3, [pc, #72]	; (800178c <HAL_SPI_MspInit+0x90>)
 8001742:	699b      	ldr	r3, [r3, #24]
 8001744:	f003 0308 	and.w	r3, r3, #8
 8001748:	60bb      	str	r3, [r7, #8]
 800174a:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800174c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001750:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001752:	2302      	movs	r3, #2
 8001754:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001756:	2303      	movs	r3, #3
 8001758:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800175a:	f107 0310 	add.w	r3, r7, #16
 800175e:	4619      	mov	r1, r3
 8001760:	480b      	ldr	r0, [pc, #44]	; (8001790 <HAL_SPI_MspInit+0x94>)
 8001762:	f001 f88b 	bl	800287c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001766:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800176a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800176c:	2300      	movs	r3, #0
 800176e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001770:	2300      	movs	r3, #0
 8001772:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001774:	f107 0310 	add.w	r3, r7, #16
 8001778:	4619      	mov	r1, r3
 800177a:	4805      	ldr	r0, [pc, #20]	; (8001790 <HAL_SPI_MspInit+0x94>)
 800177c:	f001 f87e 	bl	800287c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001780:	bf00      	nop
 8001782:	3720      	adds	r7, #32
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	40003800 	.word	0x40003800
 800178c:	40021000 	.word	0x40021000
 8001790:	40010c00 	.word	0x40010c00

08001794 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001794:	b480      	push	{r7}
 8001796:	b085      	sub	sp, #20
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a09      	ldr	r2, [pc, #36]	; (80017c8 <HAL_TIM_Base_MspInit+0x34>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d10b      	bne.n	80017be <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80017a6:	4b09      	ldr	r3, [pc, #36]	; (80017cc <HAL_TIM_Base_MspInit+0x38>)
 80017a8:	699b      	ldr	r3, [r3, #24]
 80017aa:	4a08      	ldr	r2, [pc, #32]	; (80017cc <HAL_TIM_Base_MspInit+0x38>)
 80017ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80017b0:	6193      	str	r3, [r2, #24]
 80017b2:	4b06      	ldr	r3, [pc, #24]	; (80017cc <HAL_TIM_Base_MspInit+0x38>)
 80017b4:	699b      	ldr	r3, [r3, #24]
 80017b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80017ba:	60fb      	str	r3, [r7, #12]
 80017bc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80017be:	bf00      	nop
 80017c0:	3714      	adds	r7, #20
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bc80      	pop	{r7}
 80017c6:	4770      	bx	lr
 80017c8:	40012c00 	.word	0x40012c00
 80017cc:	40021000 	.word	0x40021000

080017d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b088      	sub	sp, #32
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d8:	f107 0310 	add.w	r3, r7, #16
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]
 80017e0:	605a      	str	r2, [r3, #4]
 80017e2:	609a      	str	r2, [r3, #8]
 80017e4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4a10      	ldr	r2, [pc, #64]	; (800182c <HAL_TIM_MspPostInit+0x5c>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d118      	bne.n	8001822 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f0:	4b0f      	ldr	r3, [pc, #60]	; (8001830 <HAL_TIM_MspPostInit+0x60>)
 80017f2:	699b      	ldr	r3, [r3, #24]
 80017f4:	4a0e      	ldr	r2, [pc, #56]	; (8001830 <HAL_TIM_MspPostInit+0x60>)
 80017f6:	f043 0304 	orr.w	r3, r3, #4
 80017fa:	6193      	str	r3, [r2, #24]
 80017fc:	4b0c      	ldr	r3, [pc, #48]	; (8001830 <HAL_TIM_MspPostInit+0x60>)
 80017fe:	699b      	ldr	r3, [r3, #24]
 8001800:	f003 0304 	and.w	r3, r3, #4
 8001804:	60fb      	str	r3, [r7, #12]
 8001806:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001808:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800180c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800180e:	2302      	movs	r3, #2
 8001810:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001812:	2302      	movs	r3, #2
 8001814:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001816:	f107 0310 	add.w	r3, r7, #16
 800181a:	4619      	mov	r1, r3
 800181c:	4805      	ldr	r0, [pc, #20]	; (8001834 <HAL_TIM_MspPostInit+0x64>)
 800181e:	f001 f82d 	bl	800287c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001822:	bf00      	nop
 8001824:	3720      	adds	r7, #32
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	40012c00 	.word	0x40012c00
 8001830:	40021000 	.word	0x40021000
 8001834:	40010800 	.word	0x40010800

08001838 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b08a      	sub	sp, #40	; 0x28
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001840:	f107 0314 	add.w	r3, r7, #20
 8001844:	2200      	movs	r2, #0
 8001846:	601a      	str	r2, [r3, #0]
 8001848:	605a      	str	r2, [r3, #4]
 800184a:	609a      	str	r2, [r3, #8]
 800184c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4a22      	ldr	r2, [pc, #136]	; (80018dc <HAL_UART_MspInit+0xa4>)
 8001854:	4293      	cmp	r3, r2
 8001856:	d13d      	bne.n	80018d4 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001858:	4b21      	ldr	r3, [pc, #132]	; (80018e0 <HAL_UART_MspInit+0xa8>)
 800185a:	699b      	ldr	r3, [r3, #24]
 800185c:	4a20      	ldr	r2, [pc, #128]	; (80018e0 <HAL_UART_MspInit+0xa8>)
 800185e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001862:	6193      	str	r3, [r2, #24]
 8001864:	4b1e      	ldr	r3, [pc, #120]	; (80018e0 <HAL_UART_MspInit+0xa8>)
 8001866:	699b      	ldr	r3, [r3, #24]
 8001868:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800186c:	613b      	str	r3, [r7, #16]
 800186e:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001870:	4b1b      	ldr	r3, [pc, #108]	; (80018e0 <HAL_UART_MspInit+0xa8>)
 8001872:	699b      	ldr	r3, [r3, #24]
 8001874:	4a1a      	ldr	r2, [pc, #104]	; (80018e0 <HAL_UART_MspInit+0xa8>)
 8001876:	f043 0308 	orr.w	r3, r3, #8
 800187a:	6193      	str	r3, [r2, #24]
 800187c:	4b18      	ldr	r3, [pc, #96]	; (80018e0 <HAL_UART_MspInit+0xa8>)
 800187e:	699b      	ldr	r3, [r3, #24]
 8001880:	f003 0308 	and.w	r3, r3, #8
 8001884:	60fb      	str	r3, [r7, #12]
 8001886:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001888:	2340      	movs	r3, #64	; 0x40
 800188a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800188c:	2302      	movs	r3, #2
 800188e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001890:	2303      	movs	r3, #3
 8001892:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001894:	f107 0314 	add.w	r3, r7, #20
 8001898:	4619      	mov	r1, r3
 800189a:	4812      	ldr	r0, [pc, #72]	; (80018e4 <HAL_UART_MspInit+0xac>)
 800189c:	f000 ffee 	bl	800287c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80018a0:	2380      	movs	r3, #128	; 0x80
 80018a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018a4:	2300      	movs	r3, #0
 80018a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a8:	2300      	movs	r3, #0
 80018aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ac:	f107 0314 	add.w	r3, r7, #20
 80018b0:	4619      	mov	r1, r3
 80018b2:	480c      	ldr	r0, [pc, #48]	; (80018e4 <HAL_UART_MspInit+0xac>)
 80018b4:	f000 ffe2 	bl	800287c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 80018b8:	4b0b      	ldr	r3, [pc, #44]	; (80018e8 <HAL_UART_MspInit+0xb0>)
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	627b      	str	r3, [r7, #36]	; 0x24
 80018be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80018c4:	627b      	str	r3, [r7, #36]	; 0x24
 80018c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c8:	f043 0304 	orr.w	r3, r3, #4
 80018cc:	627b      	str	r3, [r7, #36]	; 0x24
 80018ce:	4a06      	ldr	r2, [pc, #24]	; (80018e8 <HAL_UART_MspInit+0xb0>)
 80018d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d2:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80018d4:	bf00      	nop
 80018d6:	3728      	adds	r7, #40	; 0x28
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	40013800 	.word	0x40013800
 80018e0:	40021000 	.word	0x40021000
 80018e4:	40010c00 	.word	0x40010c00
 80018e8:	40010000 	.word	0x40010000

080018ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80018f0:	bf00      	nop
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bc80      	pop	{r7}
 80018f6:	4770      	bx	lr

080018f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018fc:	e7fe      	b.n	80018fc <HardFault_Handler+0x4>

080018fe <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018fe:	b480      	push	{r7}
 8001900:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001902:	e7fe      	b.n	8001902 <MemManage_Handler+0x4>

08001904 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001908:	e7fe      	b.n	8001908 <BusFault_Handler+0x4>

0800190a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800190a:	b480      	push	{r7}
 800190c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800190e:	e7fe      	b.n	800190e <UsageFault_Handler+0x4>

08001910 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001914:	bf00      	nop
 8001916:	46bd      	mov	sp, r7
 8001918:	bc80      	pop	{r7}
 800191a:	4770      	bx	lr

0800191c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001920:	bf00      	nop
 8001922:	46bd      	mov	sp, r7
 8001924:	bc80      	pop	{r7}
 8001926:	4770      	bx	lr

08001928 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800192c:	bf00      	nop
 800192e:	46bd      	mov	sp, r7
 8001930:	bc80      	pop	{r7}
 8001932:	4770      	bx	lr

08001934 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001938:	f000 f9d2 	bl	8001ce0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  //Read Battery Voltage-----------------------------------------------
  HAL_ADC_PollForConversion(&hadc1,10);
 800193c:	210a      	movs	r1, #10
 800193e:	4863      	ldr	r0, [pc, #396]	; (8001acc <SysTick_Handler+0x198>)
 8001940:	f000 fb92 	bl	8002068 <HAL_ADC_PollForConversion>
  BattmV=HAL_ADC_GetValue(&hadc1)*BATTADCTOMV;
 8001944:	4861      	ldr	r0, [pc, #388]	; (8001acc <SysTick_Handler+0x198>)
 8001946:	f000 fc89 	bl	800225c <HAL_ADC_GetValue>
 800194a:	4603      	mov	r3, r0
 800194c:	4618      	mov	r0, r3
 800194e:	f7fe fcbb 	bl	80002c8 <__aeabi_ui2f>
 8001952:	4603      	mov	r3, r0
 8001954:	495e      	ldr	r1, [pc, #376]	; (8001ad0 <SysTick_Handler+0x19c>)
 8001956:	4618      	mov	r0, r3
 8001958:	f7fe fd0e 	bl	8000378 <__aeabi_fmul>
 800195c:	4603      	mov	r3, r0
 800195e:	4618      	mov	r0, r3
 8001960:	f7fe fe5a 	bl	8000618 <__aeabi_f2uiz>
 8001964:	4602      	mov	r2, r0
 8001966:	4b5b      	ldr	r3, [pc, #364]	; (8001ad4 <SysTick_Handler+0x1a0>)
 8001968:	601a      	str	r2, [r3, #0]

  //Battery average value-----------------------------------------------
   BAttmVhist[batthistindx]=BattmV;
 800196a:	4b5b      	ldr	r3, [pc, #364]	; (8001ad8 <SysTick_Handler+0x1a4>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4a59      	ldr	r2, [pc, #356]	; (8001ad4 <SysTick_Handler+0x1a0>)
 8001970:	6812      	ldr	r2, [r2, #0]
 8001972:	495a      	ldr	r1, [pc, #360]	; (8001adc <SysTick_Handler+0x1a8>)
 8001974:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   batthistindx++;
 8001978:	4b57      	ldr	r3, [pc, #348]	; (8001ad8 <SysTick_Handler+0x1a4>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	3301      	adds	r3, #1
 800197e:	4a56      	ldr	r2, [pc, #344]	; (8001ad8 <SysTick_Handler+0x1a4>)
 8001980:	6013      	str	r3, [r2, #0]

   if(batthistindx>=BATTAVERAGETIME)batthistindx=0;
 8001982:	4b55      	ldr	r3, [pc, #340]	; (8001ad8 <SysTick_Handler+0x1a4>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	2b31      	cmp	r3, #49	; 0x31
 8001988:	d902      	bls.n	8001990 <SysTick_Handler+0x5c>
 800198a:	4b53      	ldr	r3, [pc, #332]	; (8001ad8 <SysTick_Handler+0x1a4>)
 800198c:	2200      	movs	r2, #0
 800198e:	601a      	str	r2, [r3, #0]

   BattmVSUM=0;
 8001990:	4b53      	ldr	r3, [pc, #332]	; (8001ae0 <SysTick_Handler+0x1ac>)
 8001992:	2200      	movs	r2, #0
 8001994:	601a      	str	r2, [r3, #0]

   for(i=0;i<BATTAVERAGETIME;i++)
 8001996:	4b53      	ldr	r3, [pc, #332]	; (8001ae4 <SysTick_Handler+0x1b0>)
 8001998:	2200      	movs	r2, #0
 800199a:	601a      	str	r2, [r3, #0]
 800199c:	e00e      	b.n	80019bc <SysTick_Handler+0x88>
   {
     BattmVSUM+=BAttmVhist[i];
 800199e:	4b51      	ldr	r3, [pc, #324]	; (8001ae4 <SysTick_Handler+0x1b0>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4a4e      	ldr	r2, [pc, #312]	; (8001adc <SysTick_Handler+0x1a8>)
 80019a4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80019a8:	4b4d      	ldr	r3, [pc, #308]	; (8001ae0 <SysTick_Handler+0x1ac>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4413      	add	r3, r2
 80019ae:	4a4c      	ldr	r2, [pc, #304]	; (8001ae0 <SysTick_Handler+0x1ac>)
 80019b0:	6013      	str	r3, [r2, #0]
   for(i=0;i<BATTAVERAGETIME;i++)
 80019b2:	4b4c      	ldr	r3, [pc, #304]	; (8001ae4 <SysTick_Handler+0x1b0>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	3301      	adds	r3, #1
 80019b8:	4a4a      	ldr	r2, [pc, #296]	; (8001ae4 <SysTick_Handler+0x1b0>)
 80019ba:	6013      	str	r3, [r2, #0]
 80019bc:	4b49      	ldr	r3, [pc, #292]	; (8001ae4 <SysTick_Handler+0x1b0>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	2b31      	cmp	r3, #49	; 0x31
 80019c2:	d9ec      	bls.n	800199e <SysTick_Handler+0x6a>
   }

   BattmVAVG=BattmVSUM/(BATTAVERAGETIME);//------------------------------
 80019c4:	4b46      	ldr	r3, [pc, #280]	; (8001ae0 <SysTick_Handler+0x1ac>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a47      	ldr	r2, [pc, #284]	; (8001ae8 <SysTick_Handler+0x1b4>)
 80019ca:	fba2 2303 	umull	r2, r3, r2, r3
 80019ce:	091b      	lsrs	r3, r3, #4
 80019d0:	4a46      	ldr	r2, [pc, #280]	; (8001aec <SysTick_Handler+0x1b8>)
 80019d2:	6013      	str	r3, [r2, #0]


  //SET PWM CHANNELS-----------------------------------------------------
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, PWM_Mot1);
 80019d4:	4b46      	ldr	r3, [pc, #280]	; (8001af0 <SysTick_Handler+0x1bc>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a46      	ldr	r2, [pc, #280]	; (8001af4 <SysTick_Handler+0x1c0>)
 80019da:	6812      	ldr	r2, [r2, #0]
 80019dc:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, PWM_Mot2);
 80019de:	4b44      	ldr	r3, [pc, #272]	; (8001af0 <SysTick_Handler+0x1bc>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a45      	ldr	r2, [pc, #276]	; (8001af8 <SysTick_Handler+0x1c4>)
 80019e4:	6812      	ldr	r2, [r2, #0]
 80019e6:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, PWM_Mot3);
 80019e8:	4b41      	ldr	r3, [pc, #260]	; (8001af0 <SysTick_Handler+0x1bc>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a43      	ldr	r2, [pc, #268]	; (8001afc <SysTick_Handler+0x1c8>)
 80019ee:	6812      	ldr	r2, [r2, #0]
 80019f0:	63da      	str	r2, [r3, #60]	; 0x3c
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, PWM_Mot4);
 80019f2:	4b3f      	ldr	r3, [pc, #252]	; (8001af0 <SysTick_Handler+0x1bc>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4a42      	ldr	r2, [pc, #264]	; (8001b00 <SysTick_Handler+0x1cc>)
 80019f8:	6812      	ldr	r2, [r2, #0]
 80019fa:	641a      	str	r2, [r3, #64]	; 0x40


  //NRF24--------------------------------------------------------------------

  if ((nRF24_GetStatus_RXFIFO() != nRF24_STATUS_RXFIFO_EMPTY) )
 80019fc:	f7ff fd6d 	bl	80014da <nRF24_GetStatus_RXFIFO>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b01      	cmp	r3, #1
 8001a04:	d05f      	beq.n	8001ac6 <SysTick_Handler+0x192>
  {
    // Get a payload from the transceiver
    nRF24_ReadPayload(nRF24_payloadRX, &RXstpaketov);
 8001a06:	493f      	ldr	r1, [pc, #252]	; (8001b04 <SysTick_Handler+0x1d0>)
 8001a08:	483f      	ldr	r0, [pc, #252]	; (8001b08 <SysTick_Handler+0x1d4>)
 8001a0a:	f7ff fd97 	bl	800153c <nRF24_ReadPayload>
    // Clear all pending IRQ flags
    nRF24_ClearIRQFlags();
 8001a0e:	f7ff fd7f 	bl	8001510 <nRF24_ClearIRQFlags>

    Ljoyupdown=nRF24_payloadRX[0];
 8001a12:	4b3d      	ldr	r3, [pc, #244]	; (8001b08 <SysTick_Handler+0x1d4>)
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	461a      	mov	r2, r3
 8001a18:	4b3c      	ldr	r3, [pc, #240]	; (8001b0c <SysTick_Handler+0x1d8>)
 8001a1a:	601a      	str	r2, [r3, #0]
    Ljoyleftright=nRF24_payloadRX[1];
 8001a1c:	4b3a      	ldr	r3, [pc, #232]	; (8001b08 <SysTick_Handler+0x1d4>)
 8001a1e:	785b      	ldrb	r3, [r3, #1]
 8001a20:	461a      	mov	r2, r3
 8001a22:	4b3b      	ldr	r3, [pc, #236]	; (8001b10 <SysTick_Handler+0x1dc>)
 8001a24:	601a      	str	r2, [r3, #0]
    Djoyupdown=nRF24_payloadRX[2];
 8001a26:	4b38      	ldr	r3, [pc, #224]	; (8001b08 <SysTick_Handler+0x1d4>)
 8001a28:	789b      	ldrb	r3, [r3, #2]
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	4b39      	ldr	r3, [pc, #228]	; (8001b14 <SysTick_Handler+0x1e0>)
 8001a2e:	601a      	str	r2, [r3, #0]
    Djoyleftright=nRF24_payloadRX[3];
 8001a30:	4b35      	ldr	r3, [pc, #212]	; (8001b08 <SysTick_Handler+0x1d4>)
 8001a32:	78db      	ldrb	r3, [r3, #3]
 8001a34:	461a      	mov	r2, r3
 8001a36:	4b38      	ldr	r3, [pc, #224]	; (8001b18 <SysTick_Handler+0x1e4>)
 8001a38:	601a      	str	r2, [r3, #0]
    potenc1=nRF24_payloadRX[4];
 8001a3a:	4b33      	ldr	r3, [pc, #204]	; (8001b08 <SysTick_Handler+0x1d4>)
 8001a3c:	791b      	ldrb	r3, [r3, #4]
 8001a3e:	461a      	mov	r2, r3
 8001a40:	4b36      	ldr	r3, [pc, #216]	; (8001b1c <SysTick_Handler+0x1e8>)
 8001a42:	601a      	str	r2, [r3, #0]
    potenc2=nRF24_payloadRX[5];
 8001a44:	4b30      	ldr	r3, [pc, #192]	; (8001b08 <SysTick_Handler+0x1d4>)
 8001a46:	795b      	ldrb	r3, [r3, #5]
 8001a48:	461a      	mov	r2, r3
 8001a4a:	4b35      	ldr	r3, [pc, #212]	; (8001b20 <SysTick_Handler+0x1ec>)
 8001a4c:	601a      	str	r2, [r3, #0]

    togg1=nRF24_payloadRX[6]>>7;
 8001a4e:	4b2e      	ldr	r3, [pc, #184]	; (8001b08 <SysTick_Handler+0x1d4>)
 8001a50:	799b      	ldrb	r3, [r3, #6]
 8001a52:	09db      	lsrs	r3, r3, #7
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	461a      	mov	r2, r3
 8001a58:	4b32      	ldr	r3, [pc, #200]	; (8001b24 <SysTick_Handler+0x1f0>)
 8001a5a:	601a      	str	r2, [r3, #0]
    togg2=(nRF24_payloadRX[6] & 64 )>>6;
 8001a5c:	4b2a      	ldr	r3, [pc, #168]	; (8001b08 <SysTick_Handler+0x1d4>)
 8001a5e:	799b      	ldrb	r3, [r3, #6]
 8001a60:	119b      	asrs	r3, r3, #6
 8001a62:	f003 0301 	and.w	r3, r3, #1
 8001a66:	4a30      	ldr	r2, [pc, #192]	; (8001b28 <SysTick_Handler+0x1f4>)
 8001a68:	6013      	str	r3, [r2, #0]
    butt1=(nRF24_payloadRX[6] & 32 )>>5;
 8001a6a:	4b27      	ldr	r3, [pc, #156]	; (8001b08 <SysTick_Handler+0x1d4>)
 8001a6c:	799b      	ldrb	r3, [r3, #6]
 8001a6e:	115b      	asrs	r3, r3, #5
 8001a70:	f003 0301 	and.w	r3, r3, #1
 8001a74:	4a2d      	ldr	r2, [pc, #180]	; (8001b2c <SysTick_Handler+0x1f8>)
 8001a76:	6013      	str	r3, [r2, #0]
	butt2=(nRF24_payloadRX[6] & 16 )>>4;
 8001a78:	4b23      	ldr	r3, [pc, #140]	; (8001b08 <SysTick_Handler+0x1d4>)
 8001a7a:	799b      	ldrb	r3, [r3, #6]
 8001a7c:	111b      	asrs	r3, r3, #4
 8001a7e:	f003 0301 	and.w	r3, r3, #1
 8001a82:	4a2b      	ldr	r2, [pc, #172]	; (8001b30 <SysTick_Handler+0x1fc>)
 8001a84:	6013      	str	r3, [r2, #0]
	butt3=(nRF24_payloadRX[6] & 8 )>>3;
 8001a86:	4b20      	ldr	r3, [pc, #128]	; (8001b08 <SysTick_Handler+0x1d4>)
 8001a88:	799b      	ldrb	r3, [r3, #6]
 8001a8a:	10db      	asrs	r3, r3, #3
 8001a8c:	f003 0301 	and.w	r3, r3, #1
 8001a90:	4a28      	ldr	r2, [pc, #160]	; (8001b34 <SysTick_Handler+0x200>)
 8001a92:	6013      	str	r3, [r2, #0]
	butt4=(nRF24_payloadRX[6] & 4 )>>2;
 8001a94:	4b1c      	ldr	r3, [pc, #112]	; (8001b08 <SysTick_Handler+0x1d4>)
 8001a96:	799b      	ldrb	r3, [r3, #6]
 8001a98:	109b      	asrs	r3, r3, #2
 8001a9a:	f003 0301 	and.w	r3, r3, #1
 8001a9e:	4a26      	ldr	r2, [pc, #152]	; (8001b38 <SysTick_Handler+0x204>)
 8001aa0:	6013      	str	r3, [r2, #0]
	buttL=(nRF24_payloadRX[6] & 2 )>>1;
 8001aa2:	4b19      	ldr	r3, [pc, #100]	; (8001b08 <SysTick_Handler+0x1d4>)
 8001aa4:	799b      	ldrb	r3, [r3, #6]
 8001aa6:	105b      	asrs	r3, r3, #1
 8001aa8:	f003 0301 	and.w	r3, r3, #1
 8001aac:	4a23      	ldr	r2, [pc, #140]	; (8001b3c <SysTick_Handler+0x208>)
 8001aae:	6013      	str	r3, [r2, #0]
	buttD=(nRF24_payloadRX[6] & 1 );
 8001ab0:	4b15      	ldr	r3, [pc, #84]	; (8001b08 <SysTick_Handler+0x1d4>)
 8001ab2:	799b      	ldrb	r3, [r3, #6]
 8001ab4:	f003 0301 	and.w	r3, r3, #1
 8001ab8:	4a21      	ldr	r2, [pc, #132]	; (8001b40 <SysTick_Handler+0x20c>)
 8001aba:	6013      	str	r3, [r2, #0]


    watch1++;
 8001abc:	4b21      	ldr	r3, [pc, #132]	; (8001b44 <SysTick_Handler+0x210>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	3301      	adds	r3, #1
 8001ac2:	4a20      	ldr	r2, [pc, #128]	; (8001b44 <SysTick_Handler+0x210>)
 8001ac4:	6013      	str	r3, [r2, #0]

  //-----------------------------------------------------


  /* USER CODE END SysTick_IRQn 1 */
}
 8001ac6:	bf00      	nop
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	200003a4 	.word	0x200003a4
 8001ad0:	4090ac29 	.word	0x4090ac29
 8001ad4:	20000758 	.word	0x20000758
 8001ad8:	20000098 	.word	0x20000098
 8001adc:	20000684 	.word	0x20000684
 8001ae0:	20000090 	.word	0x20000090
 8001ae4:	20000750 	.word	0x20000750
 8001ae8:	51eb851f 	.word	0x51eb851f
 8001aec:	20000094 	.word	0x20000094
 8001af0:	20000484 	.word	0x20000484
 8001af4:	20000754 	.word	0x20000754
 8001af8:	20000680 	.word	0x20000680
 8001afc:	2000067c 	.word	0x2000067c
 8001b00:	2000074c 	.word	0x2000074c
 8001b04:	2000008c 	.word	0x2000008c
 8001b08:	200001c4 	.word	0x200001c4
 8001b0c:	200004c4 	.word	0x200004c4
 8001b10:	200003d4 	.word	0x200003d4
 8001b14:	200005a0 	.word	0x200005a0
 8001b18:	200000a8 	.word	0x200000a8
 8001b1c:	2000059c 	.word	0x2000059c
 8001b20:	20000608 	.word	0x20000608
 8001b24:	20000480 	.word	0x20000480
 8001b28:	20000610 	.word	0x20000610
 8001b2c:	20000530 	.word	0x20000530
 8001b30:	2000060c 	.word	0x2000060c
 8001b34:	20000418 	.word	0x20000418
 8001b38:	200000ac 	.word	0x200000ac
 8001b3c:	2000016c 	.word	0x2000016c
 8001b40:	20000598 	.word	0x20000598
 8001b44:	2000031c 	.word	0x2000031c

08001b48 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001b50:	4b11      	ldr	r3, [pc, #68]	; (8001b98 <_sbrk+0x50>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d102      	bne.n	8001b5e <_sbrk+0x16>
		heap_end = &end;
 8001b58:	4b0f      	ldr	r3, [pc, #60]	; (8001b98 <_sbrk+0x50>)
 8001b5a:	4a10      	ldr	r2, [pc, #64]	; (8001b9c <_sbrk+0x54>)
 8001b5c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001b5e:	4b0e      	ldr	r3, [pc, #56]	; (8001b98 <_sbrk+0x50>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001b64:	4b0c      	ldr	r3, [pc, #48]	; (8001b98 <_sbrk+0x50>)
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	4413      	add	r3, r2
 8001b6c:	466a      	mov	r2, sp
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d907      	bls.n	8001b82 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001b72:	f002 fe5f 	bl	8004834 <__errno>
 8001b76:	4602      	mov	r2, r0
 8001b78:	230c      	movs	r3, #12
 8001b7a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001b7c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b80:	e006      	b.n	8001b90 <_sbrk+0x48>
	}

	heap_end += incr;
 8001b82:	4b05      	ldr	r3, [pc, #20]	; (8001b98 <_sbrk+0x50>)
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4413      	add	r3, r2
 8001b8a:	4a03      	ldr	r2, [pc, #12]	; (8001b98 <_sbrk+0x50>)
 8001b8c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3710      	adds	r7, #16
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	2000009c 	.word	0x2000009c
 8001b9c:	20000768 	.word	0x20000768

08001ba0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001ba4:	4b15      	ldr	r3, [pc, #84]	; (8001bfc <SystemInit+0x5c>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a14      	ldr	r2, [pc, #80]	; (8001bfc <SystemInit+0x5c>)
 8001baa:	f043 0301 	orr.w	r3, r3, #1
 8001bae:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001bb0:	4b12      	ldr	r3, [pc, #72]	; (8001bfc <SystemInit+0x5c>)
 8001bb2:	685a      	ldr	r2, [r3, #4]
 8001bb4:	4911      	ldr	r1, [pc, #68]	; (8001bfc <SystemInit+0x5c>)
 8001bb6:	4b12      	ldr	r3, [pc, #72]	; (8001c00 <SystemInit+0x60>)
 8001bb8:	4013      	ands	r3, r2
 8001bba:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001bbc:	4b0f      	ldr	r3, [pc, #60]	; (8001bfc <SystemInit+0x5c>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a0e      	ldr	r2, [pc, #56]	; (8001bfc <SystemInit+0x5c>)
 8001bc2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001bc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bca:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001bcc:	4b0b      	ldr	r3, [pc, #44]	; (8001bfc <SystemInit+0x5c>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a0a      	ldr	r2, [pc, #40]	; (8001bfc <SystemInit+0x5c>)
 8001bd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bd6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001bd8:	4b08      	ldr	r3, [pc, #32]	; (8001bfc <SystemInit+0x5c>)
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	4a07      	ldr	r2, [pc, #28]	; (8001bfc <SystemInit+0x5c>)
 8001bde:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001be2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001be4:	4b05      	ldr	r3, [pc, #20]	; (8001bfc <SystemInit+0x5c>)
 8001be6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001bea:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001bec:	4b05      	ldr	r3, [pc, #20]	; (8001c04 <SystemInit+0x64>)
 8001bee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001bf2:	609a      	str	r2, [r3, #8]
#endif 
}
 8001bf4:	bf00      	nop
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bc80      	pop	{r7}
 8001bfa:	4770      	bx	lr
 8001bfc:	40021000 	.word	0x40021000
 8001c00:	f8ff0000 	.word	0xf8ff0000
 8001c04:	e000ed00 	.word	0xe000ed00

08001c08 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001c08:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001c0a:	e003      	b.n	8001c14 <LoopCopyDataInit>

08001c0c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001c0c:	4b0b      	ldr	r3, [pc, #44]	; (8001c3c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001c0e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001c10:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001c12:	3104      	adds	r1, #4

08001c14 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001c14:	480a      	ldr	r0, [pc, #40]	; (8001c40 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001c16:	4b0b      	ldr	r3, [pc, #44]	; (8001c44 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001c18:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001c1a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001c1c:	d3f6      	bcc.n	8001c0c <CopyDataInit>
  ldr r2, =_sbss
 8001c1e:	4a0a      	ldr	r2, [pc, #40]	; (8001c48 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001c20:	e002      	b.n	8001c28 <LoopFillZerobss>

08001c22 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001c22:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001c24:	f842 3b04 	str.w	r3, [r2], #4

08001c28 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001c28:	4b08      	ldr	r3, [pc, #32]	; (8001c4c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001c2a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001c2c:	d3f9      	bcc.n	8001c22 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001c2e:	f7ff ffb7 	bl	8001ba0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c32:	f002 fe05 	bl	8004840 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c36:	f7fe fd43 	bl	80006c0 <main>
  bx lr
 8001c3a:	4770      	bx	lr
  ldr r3, =_sidata
 8001c3c:	08005240 	.word	0x08005240
  ldr r0, =_sdata
 8001c40:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001c44:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8001c48:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8001c4c:	20000764 	.word	0x20000764

08001c50 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c50:	e7fe      	b.n	8001c50 <ADC1_2_IRQHandler>
	...

08001c54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c58:	4b08      	ldr	r3, [pc, #32]	; (8001c7c <HAL_Init+0x28>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a07      	ldr	r2, [pc, #28]	; (8001c7c <HAL_Init+0x28>)
 8001c5e:	f043 0310 	orr.w	r3, r3, #16
 8001c62:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c64:	2003      	movs	r0, #3
 8001c66:	f000 fdd5 	bl	8002814 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c6a:	2000      	movs	r0, #0
 8001c6c:	f000 f808 	bl	8001c80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c70:	f7ff fc96 	bl	80015a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c74:	2300      	movs	r3, #0
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	40022000 	.word	0x40022000

08001c80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c88:	4b12      	ldr	r3, [pc, #72]	; (8001cd4 <HAL_InitTick+0x54>)
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	4b12      	ldr	r3, [pc, #72]	; (8001cd8 <HAL_InitTick+0x58>)
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	4619      	mov	r1, r3
 8001c92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c96:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f000 fddf 	bl	8002862 <HAL_SYSTICK_Config>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e00e      	b.n	8001ccc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2b0f      	cmp	r3, #15
 8001cb2:	d80a      	bhi.n	8001cca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	6879      	ldr	r1, [r7, #4]
 8001cb8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001cbc:	f000 fdb5 	bl	800282a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cc0:	4a06      	ldr	r2, [pc, #24]	; (8001cdc <HAL_InitTick+0x5c>)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	e000      	b.n	8001ccc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	3708      	adds	r7, #8
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	20000000 	.word	0x20000000
 8001cd8:	20000008 	.word	0x20000008
 8001cdc:	20000004 	.word	0x20000004

08001ce0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ce4:	4b05      	ldr	r3, [pc, #20]	; (8001cfc <HAL_IncTick+0x1c>)
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	461a      	mov	r2, r3
 8001cea:	4b05      	ldr	r3, [pc, #20]	; (8001d00 <HAL_IncTick+0x20>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4413      	add	r3, r2
 8001cf0:	4a03      	ldr	r2, [pc, #12]	; (8001d00 <HAL_IncTick+0x20>)
 8001cf2:	6013      	str	r3, [r2, #0]
}
 8001cf4:	bf00      	nop
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bc80      	pop	{r7}
 8001cfa:	4770      	bx	lr
 8001cfc:	20000008 	.word	0x20000008
 8001d00:	2000075c 	.word	0x2000075c

08001d04 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  return uwTick;
 8001d08:	4b02      	ldr	r3, [pc, #8]	; (8001d14 <HAL_GetTick+0x10>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bc80      	pop	{r7}
 8001d12:	4770      	bx	lr
 8001d14:	2000075c 	.word	0x2000075c

08001d18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d20:	f7ff fff0 	bl	8001d04 <HAL_GetTick>
 8001d24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001d30:	d005      	beq.n	8001d3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d32:	4b09      	ldr	r3, [pc, #36]	; (8001d58 <HAL_Delay+0x40>)
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	461a      	mov	r2, r3
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	4413      	add	r3, r2
 8001d3c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d3e:	bf00      	nop
 8001d40:	f7ff ffe0 	bl	8001d04 <HAL_GetTick>
 8001d44:	4602      	mov	r2, r0
 8001d46:	68bb      	ldr	r3, [r7, #8]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	68fa      	ldr	r2, [r7, #12]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d8f7      	bhi.n	8001d40 <HAL_Delay+0x28>
  {
  }
}
 8001d50:	bf00      	nop
 8001d52:	3710      	adds	r7, #16
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	20000008 	.word	0x20000008

08001d5c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b086      	sub	sp, #24
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d64:	2300      	movs	r3, #0
 8001d66:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001d70:	2300      	movs	r3, #0
 8001d72:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d101      	bne.n	8001d7e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e0be      	b.n	8001efc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d109      	bne.n	8001da0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2200      	movs	r2, #0
 8001d96:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d9a:	6878      	ldr	r0, [r7, #4]
 8001d9c:	f7ff fc32 	bl	8001604 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001da0:	6878      	ldr	r0, [r7, #4]
 8001da2:	f000 fbb1 	bl	8002508 <ADC_ConversionStop_Disable>
 8001da6:	4603      	mov	r3, r0
 8001da8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dae:	f003 0310 	and.w	r3, r3, #16
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	f040 8099 	bne.w	8001eea <HAL_ADC_Init+0x18e>
 8001db8:	7dfb      	ldrb	r3, [r7, #23]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	f040 8095 	bne.w	8001eea <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dc4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001dc8:	f023 0302 	bic.w	r3, r3, #2
 8001dcc:	f043 0202 	orr.w	r2, r3, #2
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ddc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	7b1b      	ldrb	r3, [r3, #12]
 8001de2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001de4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001de6:	68ba      	ldr	r2, [r7, #8]
 8001de8:	4313      	orrs	r3, r2
 8001dea:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001df4:	d003      	beq.n	8001dfe <HAL_ADC_Init+0xa2>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	689b      	ldr	r3, [r3, #8]
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d102      	bne.n	8001e04 <HAL_ADC_Init+0xa8>
 8001dfe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e02:	e000      	b.n	8001e06 <HAL_ADC_Init+0xaa>
 8001e04:	2300      	movs	r3, #0
 8001e06:	693a      	ldr	r2, [r7, #16]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	7d1b      	ldrb	r3, [r3, #20]
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d119      	bne.n	8001e48 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	7b1b      	ldrb	r3, [r3, #12]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d109      	bne.n	8001e30 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	699b      	ldr	r3, [r3, #24]
 8001e20:	3b01      	subs	r3, #1
 8001e22:	035a      	lsls	r2, r3, #13
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	4313      	orrs	r3, r2
 8001e28:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e2c:	613b      	str	r3, [r7, #16]
 8001e2e:	e00b      	b.n	8001e48 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e34:	f043 0220 	orr.w	r2, r3, #32
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e40:	f043 0201 	orr.w	r2, r3, #1
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	693a      	ldr	r2, [r7, #16]
 8001e58:	430a      	orrs	r2, r1
 8001e5a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	689a      	ldr	r2, [r3, #8]
 8001e62:	4b28      	ldr	r3, [pc, #160]	; (8001f04 <HAL_ADC_Init+0x1a8>)
 8001e64:	4013      	ands	r3, r2
 8001e66:	687a      	ldr	r2, [r7, #4]
 8001e68:	6812      	ldr	r2, [r2, #0]
 8001e6a:	68b9      	ldr	r1, [r7, #8]
 8001e6c:	430b      	orrs	r3, r1
 8001e6e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e78:	d003      	beq.n	8001e82 <HAL_ADC_Init+0x126>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d104      	bne.n	8001e8c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	691b      	ldr	r3, [r3, #16]
 8001e86:	3b01      	subs	r3, #1
 8001e88:	051b      	lsls	r3, r3, #20
 8001e8a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e92:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	68fa      	ldr	r2, [r7, #12]
 8001e9c:	430a      	orrs	r2, r1
 8001e9e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	689a      	ldr	r2, [r3, #8]
 8001ea6:	4b18      	ldr	r3, [pc, #96]	; (8001f08 <HAL_ADC_Init+0x1ac>)
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	68ba      	ldr	r2, [r7, #8]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d10b      	bne.n	8001ec8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eba:	f023 0303 	bic.w	r3, r3, #3
 8001ebe:	f043 0201 	orr.w	r2, r3, #1
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ec6:	e018      	b.n	8001efa <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ecc:	f023 0312 	bic.w	r3, r3, #18
 8001ed0:	f043 0210 	orr.w	r2, r3, #16
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001edc:	f043 0201 	orr.w	r2, r3, #1
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ee8:	e007      	b.n	8001efa <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eee:	f043 0210 	orr.w	r2, r3, #16
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001efa:	7dfb      	ldrb	r3, [r7, #23]
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3718      	adds	r7, #24
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	ffe1f7fd 	.word	0xffe1f7fd
 8001f08:	ff1f0efe 	.word	0xff1f0efe

08001f0c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b084      	sub	sp, #16
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f14:	2300      	movs	r3, #0
 8001f16:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d101      	bne.n	8001f26 <HAL_ADC_Start+0x1a>
 8001f22:	2302      	movs	r3, #2
 8001f24:	e098      	b.n	8002058 <HAL_ADC_Start+0x14c>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2201      	movs	r2, #1
 8001f2a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001f2e:	6878      	ldr	r0, [r7, #4]
 8001f30:	f000 fa98 	bl	8002464 <ADC_Enable>
 8001f34:	4603      	mov	r3, r0
 8001f36:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001f38:	7bfb      	ldrb	r3, [r7, #15]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	f040 8087 	bne.w	800204e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f48:	f023 0301 	bic.w	r3, r3, #1
 8001f4c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a41      	ldr	r2, [pc, #260]	; (8002060 <HAL_ADC_Start+0x154>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d105      	bne.n	8001f6a <HAL_ADC_Start+0x5e>
 8001f5e:	4b41      	ldr	r3, [pc, #260]	; (8002064 <HAL_ADC_Start+0x158>)
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d115      	bne.n	8001f96 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f6e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d026      	beq.n	8001fd2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f88:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001f8c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f94:	e01d      	b.n	8001fd2 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f9a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a2f      	ldr	r2, [pc, #188]	; (8002064 <HAL_ADC_Start+0x158>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d004      	beq.n	8001fb6 <HAL_ADC_Start+0xaa>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a2b      	ldr	r2, [pc, #172]	; (8002060 <HAL_ADC_Start+0x154>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d10d      	bne.n	8001fd2 <HAL_ADC_Start+0xc6>
 8001fb6:	4b2b      	ldr	r3, [pc, #172]	; (8002064 <HAL_ADC_Start+0x158>)
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d007      	beq.n	8001fd2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fc6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001fca:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fd6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d006      	beq.n	8001fec <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fe2:	f023 0206 	bic.w	r2, r3, #6
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	62da      	str	r2, [r3, #44]	; 0x2c
 8001fea:	e002      	b.n	8001ff2 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f06f 0202 	mvn.w	r2, #2
 8002002:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800200e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002012:	d113      	bne.n	800203c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002018:	4a11      	ldr	r2, [pc, #68]	; (8002060 <HAL_ADC_Start+0x154>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d105      	bne.n	800202a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800201e:	4b11      	ldr	r3, [pc, #68]	; (8002064 <HAL_ADC_Start+0x158>)
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002026:	2b00      	cmp	r3, #0
 8002028:	d108      	bne.n	800203c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	689a      	ldr	r2, [r3, #8]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002038:	609a      	str	r2, [r3, #8]
 800203a:	e00c      	b.n	8002056 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	689a      	ldr	r2, [r3, #8]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800204a:	609a      	str	r2, [r3, #8]
 800204c:	e003      	b.n	8002056 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2200      	movs	r2, #0
 8002052:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002056:	7bfb      	ldrb	r3, [r7, #15]
}
 8002058:	4618      	mov	r0, r3
 800205a:	3710      	adds	r7, #16
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	40012800 	.word	0x40012800
 8002064:	40012400 	.word	0x40012400

08002068 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002068:	b590      	push	{r4, r7, lr}
 800206a:	b087      	sub	sp, #28
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002072:	2300      	movs	r3, #0
 8002074:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002076:	2300      	movs	r3, #0
 8002078:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800207a:	2300      	movs	r3, #0
 800207c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800207e:	f7ff fe41 	bl	8001d04 <HAL_GetTick>
 8002082:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800208e:	2b00      	cmp	r3, #0
 8002090:	d00b      	beq.n	80020aa <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002096:	f043 0220 	orr.w	r2, r3, #32
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2200      	movs	r2, #0
 80020a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e0c8      	b.n	800223c <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d12a      	bne.n	800210e <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020be:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d123      	bne.n	800210e <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80020c6:	e01a      	b.n	80020fe <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80020ce:	d016      	beq.n	80020fe <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d007      	beq.n	80020e6 <HAL_ADC_PollForConversion+0x7e>
 80020d6:	f7ff fe15 	bl	8001d04 <HAL_GetTick>
 80020da:	4602      	mov	r2, r0
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	1ad3      	subs	r3, r2, r3
 80020e0:	683a      	ldr	r2, [r7, #0]
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d20b      	bcs.n	80020fe <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ea:	f043 0204 	orr.w	r2, r3, #4
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2200      	movs	r2, #0
 80020f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80020fa:	2303      	movs	r3, #3
 80020fc:	e09e      	b.n	800223c <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f003 0302 	and.w	r3, r3, #2
 8002108:	2b00      	cmp	r3, #0
 800210a:	d0dd      	beq.n	80020c8 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800210c:	e06c      	b.n	80021e8 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800210e:	4b4d      	ldr	r3, [pc, #308]	; (8002244 <HAL_ADC_PollForConversion+0x1dc>)
 8002110:	681c      	ldr	r4, [r3, #0]
 8002112:	2002      	movs	r0, #2
 8002114:	f001 fb1e 	bl	8003754 <HAL_RCCEx_GetPeriphCLKFreq>
 8002118:	4603      	mov	r3, r0
 800211a:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	6919      	ldr	r1, [r3, #16]
 8002124:	4b48      	ldr	r3, [pc, #288]	; (8002248 <HAL_ADC_PollForConversion+0x1e0>)
 8002126:	400b      	ands	r3, r1
 8002128:	2b00      	cmp	r3, #0
 800212a:	d118      	bne.n	800215e <HAL_ADC_PollForConversion+0xf6>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	68d9      	ldr	r1, [r3, #12]
 8002132:	4b46      	ldr	r3, [pc, #280]	; (800224c <HAL_ADC_PollForConversion+0x1e4>)
 8002134:	400b      	ands	r3, r1
 8002136:	2b00      	cmp	r3, #0
 8002138:	d111      	bne.n	800215e <HAL_ADC_PollForConversion+0xf6>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	6919      	ldr	r1, [r3, #16]
 8002140:	4b43      	ldr	r3, [pc, #268]	; (8002250 <HAL_ADC_PollForConversion+0x1e8>)
 8002142:	400b      	ands	r3, r1
 8002144:	2b00      	cmp	r3, #0
 8002146:	d108      	bne.n	800215a <HAL_ADC_PollForConversion+0xf2>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	68d9      	ldr	r1, [r3, #12]
 800214e:	4b41      	ldr	r3, [pc, #260]	; (8002254 <HAL_ADC_PollForConversion+0x1ec>)
 8002150:	400b      	ands	r3, r1
 8002152:	2b00      	cmp	r3, #0
 8002154:	d101      	bne.n	800215a <HAL_ADC_PollForConversion+0xf2>
 8002156:	2314      	movs	r3, #20
 8002158:	e020      	b.n	800219c <HAL_ADC_PollForConversion+0x134>
 800215a:	2329      	movs	r3, #41	; 0x29
 800215c:	e01e      	b.n	800219c <HAL_ADC_PollForConversion+0x134>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	6919      	ldr	r1, [r3, #16]
 8002164:	4b3a      	ldr	r3, [pc, #232]	; (8002250 <HAL_ADC_PollForConversion+0x1e8>)
 8002166:	400b      	ands	r3, r1
 8002168:	2b00      	cmp	r3, #0
 800216a:	d106      	bne.n	800217a <HAL_ADC_PollForConversion+0x112>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	68d9      	ldr	r1, [r3, #12]
 8002172:	4b38      	ldr	r3, [pc, #224]	; (8002254 <HAL_ADC_PollForConversion+0x1ec>)
 8002174:	400b      	ands	r3, r1
 8002176:	2b00      	cmp	r3, #0
 8002178:	d00d      	beq.n	8002196 <HAL_ADC_PollForConversion+0x12e>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	6919      	ldr	r1, [r3, #16]
 8002180:	4b35      	ldr	r3, [pc, #212]	; (8002258 <HAL_ADC_PollForConversion+0x1f0>)
 8002182:	400b      	ands	r3, r1
 8002184:	2b00      	cmp	r3, #0
 8002186:	d108      	bne.n	800219a <HAL_ADC_PollForConversion+0x132>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	68d9      	ldr	r1, [r3, #12]
 800218e:	4b32      	ldr	r3, [pc, #200]	; (8002258 <HAL_ADC_PollForConversion+0x1f0>)
 8002190:	400b      	ands	r3, r1
 8002192:	2b00      	cmp	r3, #0
 8002194:	d101      	bne.n	800219a <HAL_ADC_PollForConversion+0x132>
 8002196:	2354      	movs	r3, #84	; 0x54
 8002198:	e000      	b.n	800219c <HAL_ADC_PollForConversion+0x134>
 800219a:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800219c:	fb02 f303 	mul.w	r3, r2, r3
 80021a0:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80021a2:	e01d      	b.n	80021e0 <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80021aa:	d016      	beq.n	80021da <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d007      	beq.n	80021c2 <HAL_ADC_PollForConversion+0x15a>
 80021b2:	f7ff fda7 	bl	8001d04 <HAL_GetTick>
 80021b6:	4602      	mov	r2, r0
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	1ad3      	subs	r3, r2, r3
 80021bc:	683a      	ldr	r2, [r7, #0]
 80021be:	429a      	cmp	r2, r3
 80021c0:	d20b      	bcs.n	80021da <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021c6:	f043 0204 	orr.w	r2, r3, #4
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2200      	movs	r2, #0
 80021d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e030      	b.n	800223c <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	3301      	adds	r3, #1
 80021de:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	693a      	ldr	r2, [r7, #16]
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d8dd      	bhi.n	80021a4 <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f06f 0212 	mvn.w	r2, #18
 80021f0:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021f6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002208:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800220c:	d115      	bne.n	800223a <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002212:	2b00      	cmp	r3, #0
 8002214:	d111      	bne.n	800223a <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800221a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002226:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d105      	bne.n	800223a <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002232:	f043 0201 	orr.w	r2, r3, #1
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800223a:	2300      	movs	r3, #0
}
 800223c:	4618      	mov	r0, r3
 800223e:	371c      	adds	r7, #28
 8002240:	46bd      	mov	sp, r7
 8002242:	bd90      	pop	{r4, r7, pc}
 8002244:	20000000 	.word	0x20000000
 8002248:	24924924 	.word	0x24924924
 800224c:	00924924 	.word	0x00924924
 8002250:	12492492 	.word	0x12492492
 8002254:	00492492 	.word	0x00492492
 8002258:	00249249 	.word	0x00249249

0800225c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800226a:	4618      	mov	r0, r3
 800226c:	370c      	adds	r7, #12
 800226e:	46bd      	mov	sp, r7
 8002270:	bc80      	pop	{r7}
 8002272:	4770      	bx	lr

08002274 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002274:	b480      	push	{r7}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800227e:	2300      	movs	r3, #0
 8002280:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002282:	2300      	movs	r3, #0
 8002284:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800228c:	2b01      	cmp	r3, #1
 800228e:	d101      	bne.n	8002294 <HAL_ADC_ConfigChannel+0x20>
 8002290:	2302      	movs	r3, #2
 8002292:	e0dc      	b.n	800244e <HAL_ADC_ConfigChannel+0x1da>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2201      	movs	r2, #1
 8002298:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	2b06      	cmp	r3, #6
 80022a2:	d81c      	bhi.n	80022de <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	685a      	ldr	r2, [r3, #4]
 80022ae:	4613      	mov	r3, r2
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	4413      	add	r3, r2
 80022b4:	3b05      	subs	r3, #5
 80022b6:	221f      	movs	r2, #31
 80022b8:	fa02 f303 	lsl.w	r3, r2, r3
 80022bc:	43db      	mvns	r3, r3
 80022be:	4019      	ands	r1, r3
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	6818      	ldr	r0, [r3, #0]
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685a      	ldr	r2, [r3, #4]
 80022c8:	4613      	mov	r3, r2
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	4413      	add	r3, r2
 80022ce:	3b05      	subs	r3, #5
 80022d0:	fa00 f203 	lsl.w	r2, r0, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	430a      	orrs	r2, r1
 80022da:	635a      	str	r2, [r3, #52]	; 0x34
 80022dc:	e03c      	b.n	8002358 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	2b0c      	cmp	r3, #12
 80022e4:	d81c      	bhi.n	8002320 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	685a      	ldr	r2, [r3, #4]
 80022f0:	4613      	mov	r3, r2
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	4413      	add	r3, r2
 80022f6:	3b23      	subs	r3, #35	; 0x23
 80022f8:	221f      	movs	r2, #31
 80022fa:	fa02 f303 	lsl.w	r3, r2, r3
 80022fe:	43db      	mvns	r3, r3
 8002300:	4019      	ands	r1, r3
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	6818      	ldr	r0, [r3, #0]
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	685a      	ldr	r2, [r3, #4]
 800230a:	4613      	mov	r3, r2
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	4413      	add	r3, r2
 8002310:	3b23      	subs	r3, #35	; 0x23
 8002312:	fa00 f203 	lsl.w	r2, r0, r3
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	430a      	orrs	r2, r1
 800231c:	631a      	str	r2, [r3, #48]	; 0x30
 800231e:	e01b      	b.n	8002358 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	685a      	ldr	r2, [r3, #4]
 800232a:	4613      	mov	r3, r2
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	4413      	add	r3, r2
 8002330:	3b41      	subs	r3, #65	; 0x41
 8002332:	221f      	movs	r2, #31
 8002334:	fa02 f303 	lsl.w	r3, r2, r3
 8002338:	43db      	mvns	r3, r3
 800233a:	4019      	ands	r1, r3
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	6818      	ldr	r0, [r3, #0]
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685a      	ldr	r2, [r3, #4]
 8002344:	4613      	mov	r3, r2
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	4413      	add	r3, r2
 800234a:	3b41      	subs	r3, #65	; 0x41
 800234c:	fa00 f203 	lsl.w	r2, r0, r3
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	430a      	orrs	r2, r1
 8002356:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2b09      	cmp	r3, #9
 800235e:	d91c      	bls.n	800239a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	68d9      	ldr	r1, [r3, #12]
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	4613      	mov	r3, r2
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	4413      	add	r3, r2
 8002370:	3b1e      	subs	r3, #30
 8002372:	2207      	movs	r2, #7
 8002374:	fa02 f303 	lsl.w	r3, r2, r3
 8002378:	43db      	mvns	r3, r3
 800237a:	4019      	ands	r1, r3
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	6898      	ldr	r0, [r3, #8]
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	4613      	mov	r3, r2
 8002386:	005b      	lsls	r3, r3, #1
 8002388:	4413      	add	r3, r2
 800238a:	3b1e      	subs	r3, #30
 800238c:	fa00 f203 	lsl.w	r2, r0, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	430a      	orrs	r2, r1
 8002396:	60da      	str	r2, [r3, #12]
 8002398:	e019      	b.n	80023ce <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	6919      	ldr	r1, [r3, #16]
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	4613      	mov	r3, r2
 80023a6:	005b      	lsls	r3, r3, #1
 80023a8:	4413      	add	r3, r2
 80023aa:	2207      	movs	r2, #7
 80023ac:	fa02 f303 	lsl.w	r3, r2, r3
 80023b0:	43db      	mvns	r3, r3
 80023b2:	4019      	ands	r1, r3
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	6898      	ldr	r0, [r3, #8]
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	4613      	mov	r3, r2
 80023be:	005b      	lsls	r3, r3, #1
 80023c0:	4413      	add	r3, r2
 80023c2:	fa00 f203 	lsl.w	r2, r0, r3
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	430a      	orrs	r2, r1
 80023cc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	2b10      	cmp	r3, #16
 80023d4:	d003      	beq.n	80023de <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80023da:	2b11      	cmp	r3, #17
 80023dc:	d132      	bne.n	8002444 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a1d      	ldr	r2, [pc, #116]	; (8002458 <HAL_ADC_ConfigChannel+0x1e4>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d125      	bne.n	8002434 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d126      	bne.n	8002444 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	689a      	ldr	r2, [r3, #8]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002404:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	2b10      	cmp	r3, #16
 800240c:	d11a      	bne.n	8002444 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800240e:	4b13      	ldr	r3, [pc, #76]	; (800245c <HAL_ADC_ConfigChannel+0x1e8>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a13      	ldr	r2, [pc, #76]	; (8002460 <HAL_ADC_ConfigChannel+0x1ec>)
 8002414:	fba2 2303 	umull	r2, r3, r2, r3
 8002418:	0c9a      	lsrs	r2, r3, #18
 800241a:	4613      	mov	r3, r2
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	4413      	add	r3, r2
 8002420:	005b      	lsls	r3, r3, #1
 8002422:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002424:	e002      	b.n	800242c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	3b01      	subs	r3, #1
 800242a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d1f9      	bne.n	8002426 <HAL_ADC_ConfigChannel+0x1b2>
 8002432:	e007      	b.n	8002444 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002438:	f043 0220 	orr.w	r2, r3, #32
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2200      	movs	r2, #0
 8002448:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800244c:	7bfb      	ldrb	r3, [r7, #15]
}
 800244e:	4618      	mov	r0, r3
 8002450:	3714      	adds	r7, #20
 8002452:	46bd      	mov	sp, r7
 8002454:	bc80      	pop	{r7}
 8002456:	4770      	bx	lr
 8002458:	40012400 	.word	0x40012400
 800245c:	20000000 	.word	0x20000000
 8002460:	431bde83 	.word	0x431bde83

08002464 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800246c:	2300      	movs	r3, #0
 800246e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002470:	2300      	movs	r3, #0
 8002472:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	689b      	ldr	r3, [r3, #8]
 800247a:	f003 0301 	and.w	r3, r3, #1
 800247e:	2b01      	cmp	r3, #1
 8002480:	d039      	beq.n	80024f6 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	689a      	ldr	r2, [r3, #8]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f042 0201 	orr.w	r2, r2, #1
 8002490:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002492:	4b1b      	ldr	r3, [pc, #108]	; (8002500 <ADC_Enable+0x9c>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a1b      	ldr	r2, [pc, #108]	; (8002504 <ADC_Enable+0xa0>)
 8002498:	fba2 2303 	umull	r2, r3, r2, r3
 800249c:	0c9b      	lsrs	r3, r3, #18
 800249e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80024a0:	e002      	b.n	80024a8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	3b01      	subs	r3, #1
 80024a6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d1f9      	bne.n	80024a2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80024ae:	f7ff fc29 	bl	8001d04 <HAL_GetTick>
 80024b2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80024b4:	e018      	b.n	80024e8 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80024b6:	f7ff fc25 	bl	8001d04 <HAL_GetTick>
 80024ba:	4602      	mov	r2, r0
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	d911      	bls.n	80024e8 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024c8:	f043 0210 	orr.w	r2, r3, #16
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024d4:	f043 0201 	orr.w	r2, r3, #1
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2200      	movs	r2, #0
 80024e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	e007      	b.n	80024f8 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	f003 0301 	and.w	r3, r3, #1
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d1df      	bne.n	80024b6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80024f6:	2300      	movs	r3, #0
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3710      	adds	r7, #16
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	20000000 	.word	0x20000000
 8002504:	431bde83 	.word	0x431bde83

08002508 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002510:	2300      	movs	r3, #0
 8002512:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	f003 0301 	and.w	r3, r3, #1
 800251e:	2b01      	cmp	r3, #1
 8002520:	d127      	bne.n	8002572 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	689a      	ldr	r2, [r3, #8]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f022 0201 	bic.w	r2, r2, #1
 8002530:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002532:	f7ff fbe7 	bl	8001d04 <HAL_GetTick>
 8002536:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002538:	e014      	b.n	8002564 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800253a:	f7ff fbe3 	bl	8001d04 <HAL_GetTick>
 800253e:	4602      	mov	r2, r0
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	1ad3      	subs	r3, r2, r3
 8002544:	2b02      	cmp	r3, #2
 8002546:	d90d      	bls.n	8002564 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800254c:	f043 0210 	orr.w	r2, r3, #16
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002558:	f043 0201 	orr.w	r2, r3, #1
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002560:	2301      	movs	r3, #1
 8002562:	e007      	b.n	8002574 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	f003 0301 	and.w	r3, r3, #1
 800256e:	2b01      	cmp	r3, #1
 8002570:	d0e3      	beq.n	800253a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002572:	2300      	movs	r3, #0
}
 8002574:	4618      	mov	r0, r3
 8002576:	3710      	adds	r7, #16
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}

0800257c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 800257c:	b590      	push	{r4, r7, lr}
 800257e:	b087      	sub	sp, #28
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002584:	2300      	movs	r3, #0
 8002586:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002588:	2300      	movs	r3, #0
 800258a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002592:	2b01      	cmp	r3, #1
 8002594:	d101      	bne.n	800259a <HAL_ADCEx_Calibration_Start+0x1e>
 8002596:	2302      	movs	r3, #2
 8002598:	e086      	b.n	80026a8 <HAL_ADCEx_Calibration_Start+0x12c>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2201      	movs	r2, #1
 800259e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f7ff ffb0 	bl	8002508 <ADC_ConversionStop_Disable>
 80025a8:	4603      	mov	r3, r0
 80025aa:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80025ac:	7dfb      	ldrb	r3, [r7, #23]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d175      	bne.n	800269e <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025b6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80025ba:	f023 0302 	bic.w	r3, r3, #2
 80025be:	f043 0202 	orr.w	r2, r3, #2
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80025c6:	4b3a      	ldr	r3, [pc, #232]	; (80026b0 <HAL_ADCEx_Calibration_Start+0x134>)
 80025c8:	681c      	ldr	r4, [r3, #0]
 80025ca:	2002      	movs	r0, #2
 80025cc:	f001 f8c2 	bl	8003754 <HAL_RCCEx_GetPeriphCLKFreq>
 80025d0:	4603      	mov	r3, r0
 80025d2:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80025d6:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80025d8:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80025da:	e002      	b.n	80025e2 <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	3b01      	subs	r3, #1
 80025e0:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d1f9      	bne.n	80025dc <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f7ff ff3b 	bl	8002464 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	689a      	ldr	r2, [r3, #8]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f042 0208 	orr.w	r2, r2, #8
 80025fc:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80025fe:	f7ff fb81 	bl	8001d04 <HAL_GetTick>
 8002602:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002604:	e014      	b.n	8002630 <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002606:	f7ff fb7d 	bl	8001d04 <HAL_GetTick>
 800260a:	4602      	mov	r2, r0
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	1ad3      	subs	r3, r2, r3
 8002610:	2b0a      	cmp	r3, #10
 8002612:	d90d      	bls.n	8002630 <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002618:	f023 0312 	bic.w	r3, r3, #18
 800261c:	f043 0210 	orr.w	r2, r3, #16
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2200      	movs	r2, #0
 8002628:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	e03b      	b.n	80026a8 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	f003 0308 	and.w	r3, r3, #8
 800263a:	2b00      	cmp	r3, #0
 800263c:	d1e3      	bne.n	8002606 <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	689a      	ldr	r2, [r3, #8]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f042 0204 	orr.w	r2, r2, #4
 800264c:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800264e:	f7ff fb59 	bl	8001d04 <HAL_GetTick>
 8002652:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002654:	e014      	b.n	8002680 <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002656:	f7ff fb55 	bl	8001d04 <HAL_GetTick>
 800265a:	4602      	mov	r2, r0
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	2b0a      	cmp	r3, #10
 8002662:	d90d      	bls.n	8002680 <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002668:	f023 0312 	bic.w	r3, r3, #18
 800266c:	f043 0210 	orr.w	r2, r3, #16
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2200      	movs	r2, #0
 8002678:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	e013      	b.n	80026a8 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	f003 0304 	and.w	r3, r3, #4
 800268a:	2b00      	cmp	r3, #0
 800268c:	d1e3      	bne.n	8002656 <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002692:	f023 0303 	bic.w	r3, r3, #3
 8002696:	f043 0201 	orr.w	r2, r3, #1
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2200      	movs	r2, #0
 80026a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80026a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	371c      	adds	r7, #28
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd90      	pop	{r4, r7, pc}
 80026b0:	20000000 	.word	0x20000000

080026b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b085      	sub	sp, #20
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	f003 0307 	and.w	r3, r3, #7
 80026c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026c4:	4b0c      	ldr	r3, [pc, #48]	; (80026f8 <__NVIC_SetPriorityGrouping+0x44>)
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026ca:	68ba      	ldr	r2, [r7, #8]
 80026cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80026d0:	4013      	ands	r3, r2
 80026d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026e6:	4a04      	ldr	r2, [pc, #16]	; (80026f8 <__NVIC_SetPriorityGrouping+0x44>)
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	60d3      	str	r3, [r2, #12]
}
 80026ec:	bf00      	nop
 80026ee:	3714      	adds	r7, #20
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bc80      	pop	{r7}
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	e000ed00 	.word	0xe000ed00

080026fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002700:	4b04      	ldr	r3, [pc, #16]	; (8002714 <__NVIC_GetPriorityGrouping+0x18>)
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	0a1b      	lsrs	r3, r3, #8
 8002706:	f003 0307 	and.w	r3, r3, #7
}
 800270a:	4618      	mov	r0, r3
 800270c:	46bd      	mov	sp, r7
 800270e:	bc80      	pop	{r7}
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	e000ed00 	.word	0xe000ed00

08002718 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	4603      	mov	r3, r0
 8002720:	6039      	str	r1, [r7, #0]
 8002722:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002724:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002728:	2b00      	cmp	r3, #0
 800272a:	db0a      	blt.n	8002742 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	b2da      	uxtb	r2, r3
 8002730:	490c      	ldr	r1, [pc, #48]	; (8002764 <__NVIC_SetPriority+0x4c>)
 8002732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002736:	0112      	lsls	r2, r2, #4
 8002738:	b2d2      	uxtb	r2, r2
 800273a:	440b      	add	r3, r1
 800273c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002740:	e00a      	b.n	8002758 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	b2da      	uxtb	r2, r3
 8002746:	4908      	ldr	r1, [pc, #32]	; (8002768 <__NVIC_SetPriority+0x50>)
 8002748:	79fb      	ldrb	r3, [r7, #7]
 800274a:	f003 030f 	and.w	r3, r3, #15
 800274e:	3b04      	subs	r3, #4
 8002750:	0112      	lsls	r2, r2, #4
 8002752:	b2d2      	uxtb	r2, r2
 8002754:	440b      	add	r3, r1
 8002756:	761a      	strb	r2, [r3, #24]
}
 8002758:	bf00      	nop
 800275a:	370c      	adds	r7, #12
 800275c:	46bd      	mov	sp, r7
 800275e:	bc80      	pop	{r7}
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	e000e100 	.word	0xe000e100
 8002768:	e000ed00 	.word	0xe000ed00

0800276c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800276c:	b480      	push	{r7}
 800276e:	b089      	sub	sp, #36	; 0x24
 8002770:	af00      	add	r7, sp, #0
 8002772:	60f8      	str	r0, [r7, #12]
 8002774:	60b9      	str	r1, [r7, #8]
 8002776:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	f003 0307 	and.w	r3, r3, #7
 800277e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	f1c3 0307 	rsb	r3, r3, #7
 8002786:	2b04      	cmp	r3, #4
 8002788:	bf28      	it	cs
 800278a:	2304      	movcs	r3, #4
 800278c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	3304      	adds	r3, #4
 8002792:	2b06      	cmp	r3, #6
 8002794:	d902      	bls.n	800279c <NVIC_EncodePriority+0x30>
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	3b03      	subs	r3, #3
 800279a:	e000      	b.n	800279e <NVIC_EncodePriority+0x32>
 800279c:	2300      	movs	r3, #0
 800279e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80027a4:	69bb      	ldr	r3, [r7, #24]
 80027a6:	fa02 f303 	lsl.w	r3, r2, r3
 80027aa:	43da      	mvns	r2, r3
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	401a      	ands	r2, r3
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027b4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	fa01 f303 	lsl.w	r3, r1, r3
 80027be:	43d9      	mvns	r1, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027c4:	4313      	orrs	r3, r2
         );
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3724      	adds	r7, #36	; 0x24
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bc80      	pop	{r7}
 80027ce:	4770      	bx	lr

080027d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	3b01      	subs	r3, #1
 80027dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027e0:	d301      	bcc.n	80027e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027e2:	2301      	movs	r3, #1
 80027e4:	e00f      	b.n	8002806 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027e6:	4a0a      	ldr	r2, [pc, #40]	; (8002810 <SysTick_Config+0x40>)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	3b01      	subs	r3, #1
 80027ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027ee:	210f      	movs	r1, #15
 80027f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80027f4:	f7ff ff90 	bl	8002718 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027f8:	4b05      	ldr	r3, [pc, #20]	; (8002810 <SysTick_Config+0x40>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027fe:	4b04      	ldr	r3, [pc, #16]	; (8002810 <SysTick_Config+0x40>)
 8002800:	2207      	movs	r2, #7
 8002802:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002804:	2300      	movs	r3, #0
}
 8002806:	4618      	mov	r0, r3
 8002808:	3708      	adds	r7, #8
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	e000e010 	.word	0xe000e010

08002814 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	f7ff ff49 	bl	80026b4 <__NVIC_SetPriorityGrouping>
}
 8002822:	bf00      	nop
 8002824:	3708      	adds	r7, #8
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}

0800282a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800282a:	b580      	push	{r7, lr}
 800282c:	b086      	sub	sp, #24
 800282e:	af00      	add	r7, sp, #0
 8002830:	4603      	mov	r3, r0
 8002832:	60b9      	str	r1, [r7, #8]
 8002834:	607a      	str	r2, [r7, #4]
 8002836:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002838:	2300      	movs	r3, #0
 800283a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800283c:	f7ff ff5e 	bl	80026fc <__NVIC_GetPriorityGrouping>
 8002840:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002842:	687a      	ldr	r2, [r7, #4]
 8002844:	68b9      	ldr	r1, [r7, #8]
 8002846:	6978      	ldr	r0, [r7, #20]
 8002848:	f7ff ff90 	bl	800276c <NVIC_EncodePriority>
 800284c:	4602      	mov	r2, r0
 800284e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002852:	4611      	mov	r1, r2
 8002854:	4618      	mov	r0, r3
 8002856:	f7ff ff5f 	bl	8002718 <__NVIC_SetPriority>
}
 800285a:	bf00      	nop
 800285c:	3718      	adds	r7, #24
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}

08002862 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002862:	b580      	push	{r7, lr}
 8002864:	b082      	sub	sp, #8
 8002866:	af00      	add	r7, sp, #0
 8002868:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f7ff ffb0 	bl	80027d0 <SysTick_Config>
 8002870:	4603      	mov	r3, r0
}
 8002872:	4618      	mov	r0, r3
 8002874:	3708      	adds	r7, #8
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
	...

0800287c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800287c:	b480      	push	{r7}
 800287e:	b08b      	sub	sp, #44	; 0x2c
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
 8002884:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002886:	2300      	movs	r3, #0
 8002888:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800288a:	2300      	movs	r3, #0
 800288c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800288e:	e127      	b.n	8002ae0 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002890:	2201      	movs	r2, #1
 8002892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002894:	fa02 f303 	lsl.w	r3, r2, r3
 8002898:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	69fa      	ldr	r2, [r7, #28]
 80028a0:	4013      	ands	r3, r2
 80028a2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80028a4:	69ba      	ldr	r2, [r7, #24]
 80028a6:	69fb      	ldr	r3, [r7, #28]
 80028a8:	429a      	cmp	r2, r3
 80028aa:	f040 8116 	bne.w	8002ada <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	2b12      	cmp	r3, #18
 80028b4:	d034      	beq.n	8002920 <HAL_GPIO_Init+0xa4>
 80028b6:	2b12      	cmp	r3, #18
 80028b8:	d80d      	bhi.n	80028d6 <HAL_GPIO_Init+0x5a>
 80028ba:	2b02      	cmp	r3, #2
 80028bc:	d02b      	beq.n	8002916 <HAL_GPIO_Init+0x9a>
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d804      	bhi.n	80028cc <HAL_GPIO_Init+0x50>
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d031      	beq.n	800292a <HAL_GPIO_Init+0xae>
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d01c      	beq.n	8002904 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80028ca:	e048      	b.n	800295e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80028cc:	2b03      	cmp	r3, #3
 80028ce:	d043      	beq.n	8002958 <HAL_GPIO_Init+0xdc>
 80028d0:	2b11      	cmp	r3, #17
 80028d2:	d01b      	beq.n	800290c <HAL_GPIO_Init+0x90>
          break;
 80028d4:	e043      	b.n	800295e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80028d6:	4a89      	ldr	r2, [pc, #548]	; (8002afc <HAL_GPIO_Init+0x280>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d026      	beq.n	800292a <HAL_GPIO_Init+0xae>
 80028dc:	4a87      	ldr	r2, [pc, #540]	; (8002afc <HAL_GPIO_Init+0x280>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d806      	bhi.n	80028f0 <HAL_GPIO_Init+0x74>
 80028e2:	4a87      	ldr	r2, [pc, #540]	; (8002b00 <HAL_GPIO_Init+0x284>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d020      	beq.n	800292a <HAL_GPIO_Init+0xae>
 80028e8:	4a86      	ldr	r2, [pc, #536]	; (8002b04 <HAL_GPIO_Init+0x288>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d01d      	beq.n	800292a <HAL_GPIO_Init+0xae>
          break;
 80028ee:	e036      	b.n	800295e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80028f0:	4a85      	ldr	r2, [pc, #532]	; (8002b08 <HAL_GPIO_Init+0x28c>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d019      	beq.n	800292a <HAL_GPIO_Init+0xae>
 80028f6:	4a85      	ldr	r2, [pc, #532]	; (8002b0c <HAL_GPIO_Init+0x290>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d016      	beq.n	800292a <HAL_GPIO_Init+0xae>
 80028fc:	4a84      	ldr	r2, [pc, #528]	; (8002b10 <HAL_GPIO_Init+0x294>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d013      	beq.n	800292a <HAL_GPIO_Init+0xae>
          break;
 8002902:	e02c      	b.n	800295e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	623b      	str	r3, [r7, #32]
          break;
 800290a:	e028      	b.n	800295e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	68db      	ldr	r3, [r3, #12]
 8002910:	3304      	adds	r3, #4
 8002912:	623b      	str	r3, [r7, #32]
          break;
 8002914:	e023      	b.n	800295e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	68db      	ldr	r3, [r3, #12]
 800291a:	3308      	adds	r3, #8
 800291c:	623b      	str	r3, [r7, #32]
          break;
 800291e:	e01e      	b.n	800295e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	330c      	adds	r3, #12
 8002926:	623b      	str	r3, [r7, #32]
          break;
 8002928:	e019      	b.n	800295e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d102      	bne.n	8002938 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002932:	2304      	movs	r3, #4
 8002934:	623b      	str	r3, [r7, #32]
          break;
 8002936:	e012      	b.n	800295e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	2b01      	cmp	r3, #1
 800293e:	d105      	bne.n	800294c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002940:	2308      	movs	r3, #8
 8002942:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	69fa      	ldr	r2, [r7, #28]
 8002948:	611a      	str	r2, [r3, #16]
          break;
 800294a:	e008      	b.n	800295e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800294c:	2308      	movs	r3, #8
 800294e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	69fa      	ldr	r2, [r7, #28]
 8002954:	615a      	str	r2, [r3, #20]
          break;
 8002956:	e002      	b.n	800295e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002958:	2300      	movs	r3, #0
 800295a:	623b      	str	r3, [r7, #32]
          break;
 800295c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800295e:	69bb      	ldr	r3, [r7, #24]
 8002960:	2bff      	cmp	r3, #255	; 0xff
 8002962:	d801      	bhi.n	8002968 <HAL_GPIO_Init+0xec>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	e001      	b.n	800296c <HAL_GPIO_Init+0xf0>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	3304      	adds	r3, #4
 800296c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800296e:	69bb      	ldr	r3, [r7, #24]
 8002970:	2bff      	cmp	r3, #255	; 0xff
 8002972:	d802      	bhi.n	800297a <HAL_GPIO_Init+0xfe>
 8002974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002976:	009b      	lsls	r3, r3, #2
 8002978:	e002      	b.n	8002980 <HAL_GPIO_Init+0x104>
 800297a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800297c:	3b08      	subs	r3, #8
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	210f      	movs	r1, #15
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	fa01 f303 	lsl.w	r3, r1, r3
 800298e:	43db      	mvns	r3, r3
 8002990:	401a      	ands	r2, r3
 8002992:	6a39      	ldr	r1, [r7, #32]
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	fa01 f303 	lsl.w	r3, r1, r3
 800299a:	431a      	orrs	r2, r3
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	f000 8096 	beq.w	8002ada <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80029ae:	4b59      	ldr	r3, [pc, #356]	; (8002b14 <HAL_GPIO_Init+0x298>)
 80029b0:	699b      	ldr	r3, [r3, #24]
 80029b2:	4a58      	ldr	r2, [pc, #352]	; (8002b14 <HAL_GPIO_Init+0x298>)
 80029b4:	f043 0301 	orr.w	r3, r3, #1
 80029b8:	6193      	str	r3, [r2, #24]
 80029ba:	4b56      	ldr	r3, [pc, #344]	; (8002b14 <HAL_GPIO_Init+0x298>)
 80029bc:	699b      	ldr	r3, [r3, #24]
 80029be:	f003 0301 	and.w	r3, r3, #1
 80029c2:	60bb      	str	r3, [r7, #8]
 80029c4:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80029c6:	4a54      	ldr	r2, [pc, #336]	; (8002b18 <HAL_GPIO_Init+0x29c>)
 80029c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ca:	089b      	lsrs	r3, r3, #2
 80029cc:	3302      	adds	r3, #2
 80029ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029d2:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80029d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d6:	f003 0303 	and.w	r3, r3, #3
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	220f      	movs	r2, #15
 80029de:	fa02 f303 	lsl.w	r3, r2, r3
 80029e2:	43db      	mvns	r3, r3
 80029e4:	68fa      	ldr	r2, [r7, #12]
 80029e6:	4013      	ands	r3, r2
 80029e8:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	4a4b      	ldr	r2, [pc, #300]	; (8002b1c <HAL_GPIO_Init+0x2a0>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d013      	beq.n	8002a1a <HAL_GPIO_Init+0x19e>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4a4a      	ldr	r2, [pc, #296]	; (8002b20 <HAL_GPIO_Init+0x2a4>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d00d      	beq.n	8002a16 <HAL_GPIO_Init+0x19a>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	4a49      	ldr	r2, [pc, #292]	; (8002b24 <HAL_GPIO_Init+0x2a8>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d007      	beq.n	8002a12 <HAL_GPIO_Init+0x196>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	4a48      	ldr	r2, [pc, #288]	; (8002b28 <HAL_GPIO_Init+0x2ac>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d101      	bne.n	8002a0e <HAL_GPIO_Init+0x192>
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e006      	b.n	8002a1c <HAL_GPIO_Init+0x1a0>
 8002a0e:	2304      	movs	r3, #4
 8002a10:	e004      	b.n	8002a1c <HAL_GPIO_Init+0x1a0>
 8002a12:	2302      	movs	r3, #2
 8002a14:	e002      	b.n	8002a1c <HAL_GPIO_Init+0x1a0>
 8002a16:	2301      	movs	r3, #1
 8002a18:	e000      	b.n	8002a1c <HAL_GPIO_Init+0x1a0>
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a1e:	f002 0203 	and.w	r2, r2, #3
 8002a22:	0092      	lsls	r2, r2, #2
 8002a24:	4093      	lsls	r3, r2
 8002a26:	68fa      	ldr	r2, [r7, #12]
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002a2c:	493a      	ldr	r1, [pc, #232]	; (8002b18 <HAL_GPIO_Init+0x29c>)
 8002a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a30:	089b      	lsrs	r3, r3, #2
 8002a32:	3302      	adds	r3, #2
 8002a34:	68fa      	ldr	r2, [r7, #12]
 8002a36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d006      	beq.n	8002a54 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002a46:	4b39      	ldr	r3, [pc, #228]	; (8002b2c <HAL_GPIO_Init+0x2b0>)
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	4938      	ldr	r1, [pc, #224]	; (8002b2c <HAL_GPIO_Init+0x2b0>)
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	600b      	str	r3, [r1, #0]
 8002a52:	e006      	b.n	8002a62 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002a54:	4b35      	ldr	r3, [pc, #212]	; (8002b2c <HAL_GPIO_Init+0x2b0>)
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	69bb      	ldr	r3, [r7, #24]
 8002a5a:	43db      	mvns	r3, r3
 8002a5c:	4933      	ldr	r1, [pc, #204]	; (8002b2c <HAL_GPIO_Init+0x2b0>)
 8002a5e:	4013      	ands	r3, r2
 8002a60:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d006      	beq.n	8002a7c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002a6e:	4b2f      	ldr	r3, [pc, #188]	; (8002b2c <HAL_GPIO_Init+0x2b0>)
 8002a70:	685a      	ldr	r2, [r3, #4]
 8002a72:	492e      	ldr	r1, [pc, #184]	; (8002b2c <HAL_GPIO_Init+0x2b0>)
 8002a74:	69bb      	ldr	r3, [r7, #24]
 8002a76:	4313      	orrs	r3, r2
 8002a78:	604b      	str	r3, [r1, #4]
 8002a7a:	e006      	b.n	8002a8a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002a7c:	4b2b      	ldr	r3, [pc, #172]	; (8002b2c <HAL_GPIO_Init+0x2b0>)
 8002a7e:	685a      	ldr	r2, [r3, #4]
 8002a80:	69bb      	ldr	r3, [r7, #24]
 8002a82:	43db      	mvns	r3, r3
 8002a84:	4929      	ldr	r1, [pc, #164]	; (8002b2c <HAL_GPIO_Init+0x2b0>)
 8002a86:	4013      	ands	r3, r2
 8002a88:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d006      	beq.n	8002aa4 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002a96:	4b25      	ldr	r3, [pc, #148]	; (8002b2c <HAL_GPIO_Init+0x2b0>)
 8002a98:	689a      	ldr	r2, [r3, #8]
 8002a9a:	4924      	ldr	r1, [pc, #144]	; (8002b2c <HAL_GPIO_Init+0x2b0>)
 8002a9c:	69bb      	ldr	r3, [r7, #24]
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	608b      	str	r3, [r1, #8]
 8002aa2:	e006      	b.n	8002ab2 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002aa4:	4b21      	ldr	r3, [pc, #132]	; (8002b2c <HAL_GPIO_Init+0x2b0>)
 8002aa6:	689a      	ldr	r2, [r3, #8]
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	43db      	mvns	r3, r3
 8002aac:	491f      	ldr	r1, [pc, #124]	; (8002b2c <HAL_GPIO_Init+0x2b0>)
 8002aae:	4013      	ands	r3, r2
 8002ab0:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d006      	beq.n	8002acc <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002abe:	4b1b      	ldr	r3, [pc, #108]	; (8002b2c <HAL_GPIO_Init+0x2b0>)
 8002ac0:	68da      	ldr	r2, [r3, #12]
 8002ac2:	491a      	ldr	r1, [pc, #104]	; (8002b2c <HAL_GPIO_Init+0x2b0>)
 8002ac4:	69bb      	ldr	r3, [r7, #24]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	60cb      	str	r3, [r1, #12]
 8002aca:	e006      	b.n	8002ada <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002acc:	4b17      	ldr	r3, [pc, #92]	; (8002b2c <HAL_GPIO_Init+0x2b0>)
 8002ace:	68da      	ldr	r2, [r3, #12]
 8002ad0:	69bb      	ldr	r3, [r7, #24]
 8002ad2:	43db      	mvns	r3, r3
 8002ad4:	4915      	ldr	r1, [pc, #84]	; (8002b2c <HAL_GPIO_Init+0x2b0>)
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002adc:	3301      	adds	r3, #1
 8002ade:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ae6:	fa22 f303 	lsr.w	r3, r2, r3
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	f47f aed0 	bne.w	8002890 <HAL_GPIO_Init+0x14>
  }
}
 8002af0:	bf00      	nop
 8002af2:	372c      	adds	r7, #44	; 0x2c
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bc80      	pop	{r7}
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	10210000 	.word	0x10210000
 8002b00:	10110000 	.word	0x10110000
 8002b04:	10120000 	.word	0x10120000
 8002b08:	10310000 	.word	0x10310000
 8002b0c:	10320000 	.word	0x10320000
 8002b10:	10220000 	.word	0x10220000
 8002b14:	40021000 	.word	0x40021000
 8002b18:	40010000 	.word	0x40010000
 8002b1c:	40010800 	.word	0x40010800
 8002b20:	40010c00 	.word	0x40010c00
 8002b24:	40011000 	.word	0x40011000
 8002b28:	40011400 	.word	0x40011400
 8002b2c:	40010400 	.word	0x40010400

08002b30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b083      	sub	sp, #12
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	460b      	mov	r3, r1
 8002b3a:	807b      	strh	r3, [r7, #2]
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002b40:	787b      	ldrb	r3, [r7, #1]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d003      	beq.n	8002b4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b46:	887a      	ldrh	r2, [r7, #2]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002b4c:	e003      	b.n	8002b56 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002b4e:	887b      	ldrh	r3, [r7, #2]
 8002b50:	041a      	lsls	r2, r3, #16
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	611a      	str	r2, [r3, #16]
}
 8002b56:	bf00      	nop
 8002b58:	370c      	adds	r7, #12
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bc80      	pop	{r7}
 8002b5e:	4770      	bx	lr

08002b60 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d101      	bne.n	8002b72 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e10f      	b.n	8002d92 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d106      	bne.n	8002b8c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2200      	movs	r2, #0
 8002b82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f7fe fd78 	bl	800167c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2224      	movs	r2, #36	; 0x24
 8002b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f022 0201 	bic.w	r2, r2, #1
 8002ba2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ba4:	f000 fcda 	bl	800355c <HAL_RCC_GetPCLK1Freq>
 8002ba8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	4a7b      	ldr	r2, [pc, #492]	; (8002d9c <HAL_I2C_Init+0x23c>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d807      	bhi.n	8002bc4 <HAL_I2C_Init+0x64>
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	4a7a      	ldr	r2, [pc, #488]	; (8002da0 <HAL_I2C_Init+0x240>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	bf94      	ite	ls
 8002bbc:	2301      	movls	r3, #1
 8002bbe:	2300      	movhi	r3, #0
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	e006      	b.n	8002bd2 <HAL_I2C_Init+0x72>
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	4a77      	ldr	r2, [pc, #476]	; (8002da4 <HAL_I2C_Init+0x244>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	bf94      	ite	ls
 8002bcc:	2301      	movls	r3, #1
 8002bce:	2300      	movhi	r3, #0
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d001      	beq.n	8002bda <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e0db      	b.n	8002d92 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	4a72      	ldr	r2, [pc, #456]	; (8002da8 <HAL_I2C_Init+0x248>)
 8002bde:	fba2 2303 	umull	r2, r3, r2, r3
 8002be2:	0c9b      	lsrs	r3, r3, #18
 8002be4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	68ba      	ldr	r2, [r7, #8]
 8002bf6:	430a      	orrs	r2, r1
 8002bf8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	6a1b      	ldr	r3, [r3, #32]
 8002c00:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	4a64      	ldr	r2, [pc, #400]	; (8002d9c <HAL_I2C_Init+0x23c>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d802      	bhi.n	8002c14 <HAL_I2C_Init+0xb4>
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	3301      	adds	r3, #1
 8002c12:	e009      	b.n	8002c28 <HAL_I2C_Init+0xc8>
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002c1a:	fb02 f303 	mul.w	r3, r2, r3
 8002c1e:	4a63      	ldr	r2, [pc, #396]	; (8002dac <HAL_I2C_Init+0x24c>)
 8002c20:	fba2 2303 	umull	r2, r3, r2, r3
 8002c24:	099b      	lsrs	r3, r3, #6
 8002c26:	3301      	adds	r3, #1
 8002c28:	687a      	ldr	r2, [r7, #4]
 8002c2a:	6812      	ldr	r2, [r2, #0]
 8002c2c:	430b      	orrs	r3, r1
 8002c2e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	69db      	ldr	r3, [r3, #28]
 8002c36:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002c3a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	4956      	ldr	r1, [pc, #344]	; (8002d9c <HAL_I2C_Init+0x23c>)
 8002c44:	428b      	cmp	r3, r1
 8002c46:	d80d      	bhi.n	8002c64 <HAL_I2C_Init+0x104>
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	1e59      	subs	r1, r3, #1
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	005b      	lsls	r3, r3, #1
 8002c52:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c56:	3301      	adds	r3, #1
 8002c58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c5c:	2b04      	cmp	r3, #4
 8002c5e:	bf38      	it	cc
 8002c60:	2304      	movcc	r3, #4
 8002c62:	e04f      	b.n	8002d04 <HAL_I2C_Init+0x1a4>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d111      	bne.n	8002c90 <HAL_I2C_Init+0x130>
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	1e58      	subs	r0, r3, #1
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6859      	ldr	r1, [r3, #4]
 8002c74:	460b      	mov	r3, r1
 8002c76:	005b      	lsls	r3, r3, #1
 8002c78:	440b      	add	r3, r1
 8002c7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c7e:	3301      	adds	r3, #1
 8002c80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	bf0c      	ite	eq
 8002c88:	2301      	moveq	r3, #1
 8002c8a:	2300      	movne	r3, #0
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	e012      	b.n	8002cb6 <HAL_I2C_Init+0x156>
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	1e58      	subs	r0, r3, #1
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6859      	ldr	r1, [r3, #4]
 8002c98:	460b      	mov	r3, r1
 8002c9a:	009b      	lsls	r3, r3, #2
 8002c9c:	440b      	add	r3, r1
 8002c9e:	0099      	lsls	r1, r3, #2
 8002ca0:	440b      	add	r3, r1
 8002ca2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	bf0c      	ite	eq
 8002cb0:	2301      	moveq	r3, #1
 8002cb2:	2300      	movne	r3, #0
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d001      	beq.n	8002cbe <HAL_I2C_Init+0x15e>
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e022      	b.n	8002d04 <HAL_I2C_Init+0x1a4>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d10e      	bne.n	8002ce4 <HAL_I2C_Init+0x184>
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	1e58      	subs	r0, r3, #1
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6859      	ldr	r1, [r3, #4]
 8002cce:	460b      	mov	r3, r1
 8002cd0:	005b      	lsls	r3, r3, #1
 8002cd2:	440b      	add	r3, r1
 8002cd4:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cd8:	3301      	adds	r3, #1
 8002cda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cde:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ce2:	e00f      	b.n	8002d04 <HAL_I2C_Init+0x1a4>
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	1e58      	subs	r0, r3, #1
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6859      	ldr	r1, [r3, #4]
 8002cec:	460b      	mov	r3, r1
 8002cee:	009b      	lsls	r3, r3, #2
 8002cf0:	440b      	add	r3, r1
 8002cf2:	0099      	lsls	r1, r3, #2
 8002cf4:	440b      	add	r3, r1
 8002cf6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cfa:	3301      	adds	r3, #1
 8002cfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d00:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002d04:	6879      	ldr	r1, [r7, #4]
 8002d06:	6809      	ldr	r1, [r1, #0]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	69da      	ldr	r2, [r3, #28]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6a1b      	ldr	r3, [r3, #32]
 8002d1e:	431a      	orrs	r2, r3
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	430a      	orrs	r2, r1
 8002d26:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002d32:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002d36:	687a      	ldr	r2, [r7, #4]
 8002d38:	6911      	ldr	r1, [r2, #16]
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	68d2      	ldr	r2, [r2, #12]
 8002d3e:	4311      	orrs	r1, r2
 8002d40:	687a      	ldr	r2, [r7, #4]
 8002d42:	6812      	ldr	r2, [r2, #0]
 8002d44:	430b      	orrs	r3, r1
 8002d46:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	695a      	ldr	r2, [r3, #20]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	699b      	ldr	r3, [r3, #24]
 8002d5a:	431a      	orrs	r2, r3
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	430a      	orrs	r2, r1
 8002d62:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f042 0201 	orr.w	r2, r2, #1
 8002d72:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2200      	movs	r2, #0
 8002d78:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2220      	movs	r2, #32
 8002d7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2200      	movs	r2, #0
 8002d86:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002d90:	2300      	movs	r3, #0
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3710      	adds	r7, #16
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	000186a0 	.word	0x000186a0
 8002da0:	001e847f 	.word	0x001e847f
 8002da4:	003d08ff 	.word	0x003d08ff
 8002da8:	431bde83 	.word	0x431bde83
 8002dac:	10624dd3 	.word	0x10624dd3

08002db0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b086      	sub	sp, #24
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d101      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e26c      	b.n	800329c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 0301 	and.w	r3, r3, #1
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	f000 8087 	beq.w	8002ede <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002dd0:	4b92      	ldr	r3, [pc, #584]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	f003 030c 	and.w	r3, r3, #12
 8002dd8:	2b04      	cmp	r3, #4
 8002dda:	d00c      	beq.n	8002df6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ddc:	4b8f      	ldr	r3, [pc, #572]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	f003 030c 	and.w	r3, r3, #12
 8002de4:	2b08      	cmp	r3, #8
 8002de6:	d112      	bne.n	8002e0e <HAL_RCC_OscConfig+0x5e>
 8002de8:	4b8c      	ldr	r3, [pc, #560]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002df0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002df4:	d10b      	bne.n	8002e0e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002df6:	4b89      	ldr	r3, [pc, #548]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d06c      	beq.n	8002edc <HAL_RCC_OscConfig+0x12c>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d168      	bne.n	8002edc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e246      	b.n	800329c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e16:	d106      	bne.n	8002e26 <HAL_RCC_OscConfig+0x76>
 8002e18:	4b80      	ldr	r3, [pc, #512]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a7f      	ldr	r2, [pc, #508]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002e1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e22:	6013      	str	r3, [r2, #0]
 8002e24:	e02e      	b.n	8002e84 <HAL_RCC_OscConfig+0xd4>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d10c      	bne.n	8002e48 <HAL_RCC_OscConfig+0x98>
 8002e2e:	4b7b      	ldr	r3, [pc, #492]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a7a      	ldr	r2, [pc, #488]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002e34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e38:	6013      	str	r3, [r2, #0]
 8002e3a:	4b78      	ldr	r3, [pc, #480]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4a77      	ldr	r2, [pc, #476]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002e40:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e44:	6013      	str	r3, [r2, #0]
 8002e46:	e01d      	b.n	8002e84 <HAL_RCC_OscConfig+0xd4>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e50:	d10c      	bne.n	8002e6c <HAL_RCC_OscConfig+0xbc>
 8002e52:	4b72      	ldr	r3, [pc, #456]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a71      	ldr	r2, [pc, #452]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002e58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e5c:	6013      	str	r3, [r2, #0]
 8002e5e:	4b6f      	ldr	r3, [pc, #444]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a6e      	ldr	r2, [pc, #440]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002e64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e68:	6013      	str	r3, [r2, #0]
 8002e6a:	e00b      	b.n	8002e84 <HAL_RCC_OscConfig+0xd4>
 8002e6c:	4b6b      	ldr	r3, [pc, #428]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a6a      	ldr	r2, [pc, #424]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002e72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e76:	6013      	str	r3, [r2, #0]
 8002e78:	4b68      	ldr	r3, [pc, #416]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a67      	ldr	r2, [pc, #412]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002e7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e82:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d013      	beq.n	8002eb4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e8c:	f7fe ff3a 	bl	8001d04 <HAL_GetTick>
 8002e90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e92:	e008      	b.n	8002ea6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e94:	f7fe ff36 	bl	8001d04 <HAL_GetTick>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	1ad3      	subs	r3, r2, r3
 8002e9e:	2b64      	cmp	r3, #100	; 0x64
 8002ea0:	d901      	bls.n	8002ea6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002ea2:	2303      	movs	r3, #3
 8002ea4:	e1fa      	b.n	800329c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ea6:	4b5d      	ldr	r3, [pc, #372]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d0f0      	beq.n	8002e94 <HAL_RCC_OscConfig+0xe4>
 8002eb2:	e014      	b.n	8002ede <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eb4:	f7fe ff26 	bl	8001d04 <HAL_GetTick>
 8002eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002eba:	e008      	b.n	8002ece <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ebc:	f7fe ff22 	bl	8001d04 <HAL_GetTick>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	1ad3      	subs	r3, r2, r3
 8002ec6:	2b64      	cmp	r3, #100	; 0x64
 8002ec8:	d901      	bls.n	8002ece <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002eca:	2303      	movs	r3, #3
 8002ecc:	e1e6      	b.n	800329c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ece:	4b53      	ldr	r3, [pc, #332]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d1f0      	bne.n	8002ebc <HAL_RCC_OscConfig+0x10c>
 8002eda:	e000      	b.n	8002ede <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002edc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f003 0302 	and.w	r3, r3, #2
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d063      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002eea:	4b4c      	ldr	r3, [pc, #304]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	f003 030c 	and.w	r3, r3, #12
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d00b      	beq.n	8002f0e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002ef6:	4b49      	ldr	r3, [pc, #292]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	f003 030c 	and.w	r3, r3, #12
 8002efe:	2b08      	cmp	r3, #8
 8002f00:	d11c      	bne.n	8002f3c <HAL_RCC_OscConfig+0x18c>
 8002f02:	4b46      	ldr	r3, [pc, #280]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d116      	bne.n	8002f3c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f0e:	4b43      	ldr	r3, [pc, #268]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0302 	and.w	r3, r3, #2
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d005      	beq.n	8002f26 <HAL_RCC_OscConfig+0x176>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	691b      	ldr	r3, [r3, #16]
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	d001      	beq.n	8002f26 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e1ba      	b.n	800329c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f26:	4b3d      	ldr	r3, [pc, #244]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	695b      	ldr	r3, [r3, #20]
 8002f32:	00db      	lsls	r3, r3, #3
 8002f34:	4939      	ldr	r1, [pc, #228]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002f36:	4313      	orrs	r3, r2
 8002f38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f3a:	e03a      	b.n	8002fb2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	691b      	ldr	r3, [r3, #16]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d020      	beq.n	8002f86 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f44:	4b36      	ldr	r3, [pc, #216]	; (8003020 <HAL_RCC_OscConfig+0x270>)
 8002f46:	2201      	movs	r2, #1
 8002f48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f4a:	f7fe fedb 	bl	8001d04 <HAL_GetTick>
 8002f4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f50:	e008      	b.n	8002f64 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f52:	f7fe fed7 	bl	8001d04 <HAL_GetTick>
 8002f56:	4602      	mov	r2, r0
 8002f58:	693b      	ldr	r3, [r7, #16]
 8002f5a:	1ad3      	subs	r3, r2, r3
 8002f5c:	2b02      	cmp	r3, #2
 8002f5e:	d901      	bls.n	8002f64 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002f60:	2303      	movs	r3, #3
 8002f62:	e19b      	b.n	800329c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f64:	4b2d      	ldr	r3, [pc, #180]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f003 0302 	and.w	r3, r3, #2
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d0f0      	beq.n	8002f52 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f70:	4b2a      	ldr	r3, [pc, #168]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	695b      	ldr	r3, [r3, #20]
 8002f7c:	00db      	lsls	r3, r3, #3
 8002f7e:	4927      	ldr	r1, [pc, #156]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002f80:	4313      	orrs	r3, r2
 8002f82:	600b      	str	r3, [r1, #0]
 8002f84:	e015      	b.n	8002fb2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f86:	4b26      	ldr	r3, [pc, #152]	; (8003020 <HAL_RCC_OscConfig+0x270>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f8c:	f7fe feba 	bl	8001d04 <HAL_GetTick>
 8002f90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f92:	e008      	b.n	8002fa6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f94:	f7fe feb6 	bl	8001d04 <HAL_GetTick>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	1ad3      	subs	r3, r2, r3
 8002f9e:	2b02      	cmp	r3, #2
 8002fa0:	d901      	bls.n	8002fa6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002fa2:	2303      	movs	r3, #3
 8002fa4:	e17a      	b.n	800329c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fa6:	4b1d      	ldr	r3, [pc, #116]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f003 0302 	and.w	r3, r3, #2
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d1f0      	bne.n	8002f94 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 0308 	and.w	r3, r3, #8
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d03a      	beq.n	8003034 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	699b      	ldr	r3, [r3, #24]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d019      	beq.n	8002ffa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fc6:	4b17      	ldr	r3, [pc, #92]	; (8003024 <HAL_RCC_OscConfig+0x274>)
 8002fc8:	2201      	movs	r2, #1
 8002fca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fcc:	f7fe fe9a 	bl	8001d04 <HAL_GetTick>
 8002fd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fd2:	e008      	b.n	8002fe6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fd4:	f7fe fe96 	bl	8001d04 <HAL_GetTick>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	1ad3      	subs	r3, r2, r3
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	d901      	bls.n	8002fe6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	e15a      	b.n	800329c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fe6:	4b0d      	ldr	r3, [pc, #52]	; (800301c <HAL_RCC_OscConfig+0x26c>)
 8002fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fea:	f003 0302 	and.w	r3, r3, #2
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d0f0      	beq.n	8002fd4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002ff2:	2001      	movs	r0, #1
 8002ff4:	f000 fada 	bl	80035ac <RCC_Delay>
 8002ff8:	e01c      	b.n	8003034 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ffa:	4b0a      	ldr	r3, [pc, #40]	; (8003024 <HAL_RCC_OscConfig+0x274>)
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003000:	f7fe fe80 	bl	8001d04 <HAL_GetTick>
 8003004:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003006:	e00f      	b.n	8003028 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003008:	f7fe fe7c 	bl	8001d04 <HAL_GetTick>
 800300c:	4602      	mov	r2, r0
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	2b02      	cmp	r3, #2
 8003014:	d908      	bls.n	8003028 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003016:	2303      	movs	r3, #3
 8003018:	e140      	b.n	800329c <HAL_RCC_OscConfig+0x4ec>
 800301a:	bf00      	nop
 800301c:	40021000 	.word	0x40021000
 8003020:	42420000 	.word	0x42420000
 8003024:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003028:	4b9e      	ldr	r3, [pc, #632]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 800302a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800302c:	f003 0302 	and.w	r3, r3, #2
 8003030:	2b00      	cmp	r3, #0
 8003032:	d1e9      	bne.n	8003008 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 0304 	and.w	r3, r3, #4
 800303c:	2b00      	cmp	r3, #0
 800303e:	f000 80a6 	beq.w	800318e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003042:	2300      	movs	r3, #0
 8003044:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003046:	4b97      	ldr	r3, [pc, #604]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 8003048:	69db      	ldr	r3, [r3, #28]
 800304a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d10d      	bne.n	800306e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003052:	4b94      	ldr	r3, [pc, #592]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 8003054:	69db      	ldr	r3, [r3, #28]
 8003056:	4a93      	ldr	r2, [pc, #588]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 8003058:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800305c:	61d3      	str	r3, [r2, #28]
 800305e:	4b91      	ldr	r3, [pc, #580]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 8003060:	69db      	ldr	r3, [r3, #28]
 8003062:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003066:	60bb      	str	r3, [r7, #8]
 8003068:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800306a:	2301      	movs	r3, #1
 800306c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800306e:	4b8e      	ldr	r3, [pc, #568]	; (80032a8 <HAL_RCC_OscConfig+0x4f8>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003076:	2b00      	cmp	r3, #0
 8003078:	d118      	bne.n	80030ac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800307a:	4b8b      	ldr	r3, [pc, #556]	; (80032a8 <HAL_RCC_OscConfig+0x4f8>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a8a      	ldr	r2, [pc, #552]	; (80032a8 <HAL_RCC_OscConfig+0x4f8>)
 8003080:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003084:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003086:	f7fe fe3d 	bl	8001d04 <HAL_GetTick>
 800308a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800308c:	e008      	b.n	80030a0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800308e:	f7fe fe39 	bl	8001d04 <HAL_GetTick>
 8003092:	4602      	mov	r2, r0
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	2b64      	cmp	r3, #100	; 0x64
 800309a:	d901      	bls.n	80030a0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800309c:	2303      	movs	r3, #3
 800309e:	e0fd      	b.n	800329c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030a0:	4b81      	ldr	r3, [pc, #516]	; (80032a8 <HAL_RCC_OscConfig+0x4f8>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d0f0      	beq.n	800308e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	2b01      	cmp	r3, #1
 80030b2:	d106      	bne.n	80030c2 <HAL_RCC_OscConfig+0x312>
 80030b4:	4b7b      	ldr	r3, [pc, #492]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 80030b6:	6a1b      	ldr	r3, [r3, #32]
 80030b8:	4a7a      	ldr	r2, [pc, #488]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 80030ba:	f043 0301 	orr.w	r3, r3, #1
 80030be:	6213      	str	r3, [r2, #32]
 80030c0:	e02d      	b.n	800311e <HAL_RCC_OscConfig+0x36e>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d10c      	bne.n	80030e4 <HAL_RCC_OscConfig+0x334>
 80030ca:	4b76      	ldr	r3, [pc, #472]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 80030cc:	6a1b      	ldr	r3, [r3, #32]
 80030ce:	4a75      	ldr	r2, [pc, #468]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 80030d0:	f023 0301 	bic.w	r3, r3, #1
 80030d4:	6213      	str	r3, [r2, #32]
 80030d6:	4b73      	ldr	r3, [pc, #460]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 80030d8:	6a1b      	ldr	r3, [r3, #32]
 80030da:	4a72      	ldr	r2, [pc, #456]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 80030dc:	f023 0304 	bic.w	r3, r3, #4
 80030e0:	6213      	str	r3, [r2, #32]
 80030e2:	e01c      	b.n	800311e <HAL_RCC_OscConfig+0x36e>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	2b05      	cmp	r3, #5
 80030ea:	d10c      	bne.n	8003106 <HAL_RCC_OscConfig+0x356>
 80030ec:	4b6d      	ldr	r3, [pc, #436]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 80030ee:	6a1b      	ldr	r3, [r3, #32]
 80030f0:	4a6c      	ldr	r2, [pc, #432]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 80030f2:	f043 0304 	orr.w	r3, r3, #4
 80030f6:	6213      	str	r3, [r2, #32]
 80030f8:	4b6a      	ldr	r3, [pc, #424]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 80030fa:	6a1b      	ldr	r3, [r3, #32]
 80030fc:	4a69      	ldr	r2, [pc, #420]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 80030fe:	f043 0301 	orr.w	r3, r3, #1
 8003102:	6213      	str	r3, [r2, #32]
 8003104:	e00b      	b.n	800311e <HAL_RCC_OscConfig+0x36e>
 8003106:	4b67      	ldr	r3, [pc, #412]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 8003108:	6a1b      	ldr	r3, [r3, #32]
 800310a:	4a66      	ldr	r2, [pc, #408]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 800310c:	f023 0301 	bic.w	r3, r3, #1
 8003110:	6213      	str	r3, [r2, #32]
 8003112:	4b64      	ldr	r3, [pc, #400]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 8003114:	6a1b      	ldr	r3, [r3, #32]
 8003116:	4a63      	ldr	r2, [pc, #396]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 8003118:	f023 0304 	bic.w	r3, r3, #4
 800311c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d015      	beq.n	8003152 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003126:	f7fe fded 	bl	8001d04 <HAL_GetTick>
 800312a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800312c:	e00a      	b.n	8003144 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800312e:	f7fe fde9 	bl	8001d04 <HAL_GetTick>
 8003132:	4602      	mov	r2, r0
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	f241 3288 	movw	r2, #5000	; 0x1388
 800313c:	4293      	cmp	r3, r2
 800313e:	d901      	bls.n	8003144 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003140:	2303      	movs	r3, #3
 8003142:	e0ab      	b.n	800329c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003144:	4b57      	ldr	r3, [pc, #348]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 8003146:	6a1b      	ldr	r3, [r3, #32]
 8003148:	f003 0302 	and.w	r3, r3, #2
 800314c:	2b00      	cmp	r3, #0
 800314e:	d0ee      	beq.n	800312e <HAL_RCC_OscConfig+0x37e>
 8003150:	e014      	b.n	800317c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003152:	f7fe fdd7 	bl	8001d04 <HAL_GetTick>
 8003156:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003158:	e00a      	b.n	8003170 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800315a:	f7fe fdd3 	bl	8001d04 <HAL_GetTick>
 800315e:	4602      	mov	r2, r0
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	f241 3288 	movw	r2, #5000	; 0x1388
 8003168:	4293      	cmp	r3, r2
 800316a:	d901      	bls.n	8003170 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	e095      	b.n	800329c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003170:	4b4c      	ldr	r3, [pc, #304]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 8003172:	6a1b      	ldr	r3, [r3, #32]
 8003174:	f003 0302 	and.w	r3, r3, #2
 8003178:	2b00      	cmp	r3, #0
 800317a:	d1ee      	bne.n	800315a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800317c:	7dfb      	ldrb	r3, [r7, #23]
 800317e:	2b01      	cmp	r3, #1
 8003180:	d105      	bne.n	800318e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003182:	4b48      	ldr	r3, [pc, #288]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 8003184:	69db      	ldr	r3, [r3, #28]
 8003186:	4a47      	ldr	r2, [pc, #284]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 8003188:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800318c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	69db      	ldr	r3, [r3, #28]
 8003192:	2b00      	cmp	r3, #0
 8003194:	f000 8081 	beq.w	800329a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003198:	4b42      	ldr	r3, [pc, #264]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	f003 030c 	and.w	r3, r3, #12
 80031a0:	2b08      	cmp	r3, #8
 80031a2:	d061      	beq.n	8003268 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	69db      	ldr	r3, [r3, #28]
 80031a8:	2b02      	cmp	r3, #2
 80031aa:	d146      	bne.n	800323a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031ac:	4b3f      	ldr	r3, [pc, #252]	; (80032ac <HAL_RCC_OscConfig+0x4fc>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031b2:	f7fe fda7 	bl	8001d04 <HAL_GetTick>
 80031b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031b8:	e008      	b.n	80031cc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031ba:	f7fe fda3 	bl	8001d04 <HAL_GetTick>
 80031be:	4602      	mov	r2, r0
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	1ad3      	subs	r3, r2, r3
 80031c4:	2b02      	cmp	r3, #2
 80031c6:	d901      	bls.n	80031cc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80031c8:	2303      	movs	r3, #3
 80031ca:	e067      	b.n	800329c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031cc:	4b35      	ldr	r3, [pc, #212]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d1f0      	bne.n	80031ba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6a1b      	ldr	r3, [r3, #32]
 80031dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031e0:	d108      	bne.n	80031f4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80031e2:	4b30      	ldr	r3, [pc, #192]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	492d      	ldr	r1, [pc, #180]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 80031f0:	4313      	orrs	r3, r2
 80031f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031f4:	4b2b      	ldr	r3, [pc, #172]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6a19      	ldr	r1, [r3, #32]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003204:	430b      	orrs	r3, r1
 8003206:	4927      	ldr	r1, [pc, #156]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 8003208:	4313      	orrs	r3, r2
 800320a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800320c:	4b27      	ldr	r3, [pc, #156]	; (80032ac <HAL_RCC_OscConfig+0x4fc>)
 800320e:	2201      	movs	r2, #1
 8003210:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003212:	f7fe fd77 	bl	8001d04 <HAL_GetTick>
 8003216:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003218:	e008      	b.n	800322c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800321a:	f7fe fd73 	bl	8001d04 <HAL_GetTick>
 800321e:	4602      	mov	r2, r0
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	1ad3      	subs	r3, r2, r3
 8003224:	2b02      	cmp	r3, #2
 8003226:	d901      	bls.n	800322c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003228:	2303      	movs	r3, #3
 800322a:	e037      	b.n	800329c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800322c:	4b1d      	ldr	r3, [pc, #116]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d0f0      	beq.n	800321a <HAL_RCC_OscConfig+0x46a>
 8003238:	e02f      	b.n	800329a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800323a:	4b1c      	ldr	r3, [pc, #112]	; (80032ac <HAL_RCC_OscConfig+0x4fc>)
 800323c:	2200      	movs	r2, #0
 800323e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003240:	f7fe fd60 	bl	8001d04 <HAL_GetTick>
 8003244:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003246:	e008      	b.n	800325a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003248:	f7fe fd5c 	bl	8001d04 <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	2b02      	cmp	r3, #2
 8003254:	d901      	bls.n	800325a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e020      	b.n	800329c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800325a:	4b12      	ldr	r3, [pc, #72]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d1f0      	bne.n	8003248 <HAL_RCC_OscConfig+0x498>
 8003266:	e018      	b.n	800329a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	69db      	ldr	r3, [r3, #28]
 800326c:	2b01      	cmp	r3, #1
 800326e:	d101      	bne.n	8003274 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	e013      	b.n	800329c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003274:	4b0b      	ldr	r3, [pc, #44]	; (80032a4 <HAL_RCC_OscConfig+0x4f4>)
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6a1b      	ldr	r3, [r3, #32]
 8003284:	429a      	cmp	r2, r3
 8003286:	d106      	bne.n	8003296 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003292:	429a      	cmp	r2, r3
 8003294:	d001      	beq.n	800329a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e000      	b.n	800329c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800329a:	2300      	movs	r3, #0
}
 800329c:	4618      	mov	r0, r3
 800329e:	3718      	adds	r7, #24
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	40021000 	.word	0x40021000
 80032a8:	40007000 	.word	0x40007000
 80032ac:	42420060 	.word	0x42420060

080032b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b084      	sub	sp, #16
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
 80032b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d101      	bne.n	80032c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	e0d0      	b.n	8003466 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032c4:	4b6a      	ldr	r3, [pc, #424]	; (8003470 <HAL_RCC_ClockConfig+0x1c0>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 0307 	and.w	r3, r3, #7
 80032cc:	683a      	ldr	r2, [r7, #0]
 80032ce:	429a      	cmp	r2, r3
 80032d0:	d910      	bls.n	80032f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032d2:	4b67      	ldr	r3, [pc, #412]	; (8003470 <HAL_RCC_ClockConfig+0x1c0>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f023 0207 	bic.w	r2, r3, #7
 80032da:	4965      	ldr	r1, [pc, #404]	; (8003470 <HAL_RCC_ClockConfig+0x1c0>)
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	4313      	orrs	r3, r2
 80032e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032e2:	4b63      	ldr	r3, [pc, #396]	; (8003470 <HAL_RCC_ClockConfig+0x1c0>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 0307 	and.w	r3, r3, #7
 80032ea:	683a      	ldr	r2, [r7, #0]
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d001      	beq.n	80032f4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e0b8      	b.n	8003466 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 0302 	and.w	r3, r3, #2
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d020      	beq.n	8003342 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f003 0304 	and.w	r3, r3, #4
 8003308:	2b00      	cmp	r3, #0
 800330a:	d005      	beq.n	8003318 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800330c:	4b59      	ldr	r3, [pc, #356]	; (8003474 <HAL_RCC_ClockConfig+0x1c4>)
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	4a58      	ldr	r2, [pc, #352]	; (8003474 <HAL_RCC_ClockConfig+0x1c4>)
 8003312:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003316:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 0308 	and.w	r3, r3, #8
 8003320:	2b00      	cmp	r3, #0
 8003322:	d005      	beq.n	8003330 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003324:	4b53      	ldr	r3, [pc, #332]	; (8003474 <HAL_RCC_ClockConfig+0x1c4>)
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	4a52      	ldr	r2, [pc, #328]	; (8003474 <HAL_RCC_ClockConfig+0x1c4>)
 800332a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800332e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003330:	4b50      	ldr	r3, [pc, #320]	; (8003474 <HAL_RCC_ClockConfig+0x1c4>)
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	494d      	ldr	r1, [pc, #308]	; (8003474 <HAL_RCC_ClockConfig+0x1c4>)
 800333e:	4313      	orrs	r3, r2
 8003340:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f003 0301 	and.w	r3, r3, #1
 800334a:	2b00      	cmp	r3, #0
 800334c:	d040      	beq.n	80033d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	2b01      	cmp	r3, #1
 8003354:	d107      	bne.n	8003366 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003356:	4b47      	ldr	r3, [pc, #284]	; (8003474 <HAL_RCC_ClockConfig+0x1c4>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800335e:	2b00      	cmp	r3, #0
 8003360:	d115      	bne.n	800338e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e07f      	b.n	8003466 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	2b02      	cmp	r3, #2
 800336c:	d107      	bne.n	800337e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800336e:	4b41      	ldr	r3, [pc, #260]	; (8003474 <HAL_RCC_ClockConfig+0x1c4>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003376:	2b00      	cmp	r3, #0
 8003378:	d109      	bne.n	800338e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e073      	b.n	8003466 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800337e:	4b3d      	ldr	r3, [pc, #244]	; (8003474 <HAL_RCC_ClockConfig+0x1c4>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 0302 	and.w	r3, r3, #2
 8003386:	2b00      	cmp	r3, #0
 8003388:	d101      	bne.n	800338e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e06b      	b.n	8003466 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800338e:	4b39      	ldr	r3, [pc, #228]	; (8003474 <HAL_RCC_ClockConfig+0x1c4>)
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	f023 0203 	bic.w	r2, r3, #3
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	4936      	ldr	r1, [pc, #216]	; (8003474 <HAL_RCC_ClockConfig+0x1c4>)
 800339c:	4313      	orrs	r3, r2
 800339e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80033a0:	f7fe fcb0 	bl	8001d04 <HAL_GetTick>
 80033a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033a6:	e00a      	b.n	80033be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033a8:	f7fe fcac 	bl	8001d04 <HAL_GetTick>
 80033ac:	4602      	mov	r2, r0
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d901      	bls.n	80033be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80033ba:	2303      	movs	r3, #3
 80033bc:	e053      	b.n	8003466 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033be:	4b2d      	ldr	r3, [pc, #180]	; (8003474 <HAL_RCC_ClockConfig+0x1c4>)
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	f003 020c 	and.w	r2, r3, #12
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d1eb      	bne.n	80033a8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033d0:	4b27      	ldr	r3, [pc, #156]	; (8003470 <HAL_RCC_ClockConfig+0x1c0>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 0307 	and.w	r3, r3, #7
 80033d8:	683a      	ldr	r2, [r7, #0]
 80033da:	429a      	cmp	r2, r3
 80033dc:	d210      	bcs.n	8003400 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033de:	4b24      	ldr	r3, [pc, #144]	; (8003470 <HAL_RCC_ClockConfig+0x1c0>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f023 0207 	bic.w	r2, r3, #7
 80033e6:	4922      	ldr	r1, [pc, #136]	; (8003470 <HAL_RCC_ClockConfig+0x1c0>)
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	4313      	orrs	r3, r2
 80033ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033ee:	4b20      	ldr	r3, [pc, #128]	; (8003470 <HAL_RCC_ClockConfig+0x1c0>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0307 	and.w	r3, r3, #7
 80033f6:	683a      	ldr	r2, [r7, #0]
 80033f8:	429a      	cmp	r2, r3
 80033fa:	d001      	beq.n	8003400 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	e032      	b.n	8003466 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 0304 	and.w	r3, r3, #4
 8003408:	2b00      	cmp	r3, #0
 800340a:	d008      	beq.n	800341e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800340c:	4b19      	ldr	r3, [pc, #100]	; (8003474 <HAL_RCC_ClockConfig+0x1c4>)
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	4916      	ldr	r1, [pc, #88]	; (8003474 <HAL_RCC_ClockConfig+0x1c4>)
 800341a:	4313      	orrs	r3, r2
 800341c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 0308 	and.w	r3, r3, #8
 8003426:	2b00      	cmp	r3, #0
 8003428:	d009      	beq.n	800343e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800342a:	4b12      	ldr	r3, [pc, #72]	; (8003474 <HAL_RCC_ClockConfig+0x1c4>)
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	691b      	ldr	r3, [r3, #16]
 8003436:	00db      	lsls	r3, r3, #3
 8003438:	490e      	ldr	r1, [pc, #56]	; (8003474 <HAL_RCC_ClockConfig+0x1c4>)
 800343a:	4313      	orrs	r3, r2
 800343c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800343e:	f000 f821 	bl	8003484 <HAL_RCC_GetSysClockFreq>
 8003442:	4601      	mov	r1, r0
 8003444:	4b0b      	ldr	r3, [pc, #44]	; (8003474 <HAL_RCC_ClockConfig+0x1c4>)
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	091b      	lsrs	r3, r3, #4
 800344a:	f003 030f 	and.w	r3, r3, #15
 800344e:	4a0a      	ldr	r2, [pc, #40]	; (8003478 <HAL_RCC_ClockConfig+0x1c8>)
 8003450:	5cd3      	ldrb	r3, [r2, r3]
 8003452:	fa21 f303 	lsr.w	r3, r1, r3
 8003456:	4a09      	ldr	r2, [pc, #36]	; (800347c <HAL_RCC_ClockConfig+0x1cc>)
 8003458:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800345a:	4b09      	ldr	r3, [pc, #36]	; (8003480 <HAL_RCC_ClockConfig+0x1d0>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4618      	mov	r0, r3
 8003460:	f7fe fc0e 	bl	8001c80 <HAL_InitTick>

  return HAL_OK;
 8003464:	2300      	movs	r3, #0
}
 8003466:	4618      	mov	r0, r3
 8003468:	3710      	adds	r7, #16
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	40022000 	.word	0x40022000
 8003474:	40021000 	.word	0x40021000
 8003478:	080051ec 	.word	0x080051ec
 800347c:	20000000 	.word	0x20000000
 8003480:	20000004 	.word	0x20000004

08003484 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003484:	b490      	push	{r4, r7}
 8003486:	b08a      	sub	sp, #40	; 0x28
 8003488:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800348a:	4b2a      	ldr	r3, [pc, #168]	; (8003534 <HAL_RCC_GetSysClockFreq+0xb0>)
 800348c:	1d3c      	adds	r4, r7, #4
 800348e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003490:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003494:	4b28      	ldr	r3, [pc, #160]	; (8003538 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003496:	881b      	ldrh	r3, [r3, #0]
 8003498:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800349a:	2300      	movs	r3, #0
 800349c:	61fb      	str	r3, [r7, #28]
 800349e:	2300      	movs	r3, #0
 80034a0:	61bb      	str	r3, [r7, #24]
 80034a2:	2300      	movs	r3, #0
 80034a4:	627b      	str	r3, [r7, #36]	; 0x24
 80034a6:	2300      	movs	r3, #0
 80034a8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80034aa:	2300      	movs	r3, #0
 80034ac:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80034ae:	4b23      	ldr	r3, [pc, #140]	; (800353c <HAL_RCC_GetSysClockFreq+0xb8>)
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80034b4:	69fb      	ldr	r3, [r7, #28]
 80034b6:	f003 030c 	and.w	r3, r3, #12
 80034ba:	2b04      	cmp	r3, #4
 80034bc:	d002      	beq.n	80034c4 <HAL_RCC_GetSysClockFreq+0x40>
 80034be:	2b08      	cmp	r3, #8
 80034c0:	d003      	beq.n	80034ca <HAL_RCC_GetSysClockFreq+0x46>
 80034c2:	e02d      	b.n	8003520 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80034c4:	4b1e      	ldr	r3, [pc, #120]	; (8003540 <HAL_RCC_GetSysClockFreq+0xbc>)
 80034c6:	623b      	str	r3, [r7, #32]
      break;
 80034c8:	e02d      	b.n	8003526 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	0c9b      	lsrs	r3, r3, #18
 80034ce:	f003 030f 	and.w	r3, r3, #15
 80034d2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80034d6:	4413      	add	r3, r2
 80034d8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80034dc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d013      	beq.n	8003510 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80034e8:	4b14      	ldr	r3, [pc, #80]	; (800353c <HAL_RCC_GetSysClockFreq+0xb8>)
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	0c5b      	lsrs	r3, r3, #17
 80034ee:	f003 0301 	and.w	r3, r3, #1
 80034f2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80034f6:	4413      	add	r3, r2
 80034f8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80034fc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	4a0f      	ldr	r2, [pc, #60]	; (8003540 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003502:	fb02 f203 	mul.w	r2, r2, r3
 8003506:	69bb      	ldr	r3, [r7, #24]
 8003508:	fbb2 f3f3 	udiv	r3, r2, r3
 800350c:	627b      	str	r3, [r7, #36]	; 0x24
 800350e:	e004      	b.n	800351a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	4a0c      	ldr	r2, [pc, #48]	; (8003544 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003514:	fb02 f303 	mul.w	r3, r2, r3
 8003518:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800351a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800351c:	623b      	str	r3, [r7, #32]
      break;
 800351e:	e002      	b.n	8003526 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003520:	4b07      	ldr	r3, [pc, #28]	; (8003540 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003522:	623b      	str	r3, [r7, #32]
      break;
 8003524:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003526:	6a3b      	ldr	r3, [r7, #32]
}
 8003528:	4618      	mov	r0, r3
 800352a:	3728      	adds	r7, #40	; 0x28
 800352c:	46bd      	mov	sp, r7
 800352e:	bc90      	pop	{r4, r7}
 8003530:	4770      	bx	lr
 8003532:	bf00      	nop
 8003534:	080051b0 	.word	0x080051b0
 8003538:	080051c0 	.word	0x080051c0
 800353c:	40021000 	.word	0x40021000
 8003540:	007a1200 	.word	0x007a1200
 8003544:	003d0900 	.word	0x003d0900

08003548 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003548:	b480      	push	{r7}
 800354a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800354c:	4b02      	ldr	r3, [pc, #8]	; (8003558 <HAL_RCC_GetHCLKFreq+0x10>)
 800354e:	681b      	ldr	r3, [r3, #0]
}
 8003550:	4618      	mov	r0, r3
 8003552:	46bd      	mov	sp, r7
 8003554:	bc80      	pop	{r7}
 8003556:	4770      	bx	lr
 8003558:	20000000 	.word	0x20000000

0800355c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003560:	f7ff fff2 	bl	8003548 <HAL_RCC_GetHCLKFreq>
 8003564:	4601      	mov	r1, r0
 8003566:	4b05      	ldr	r3, [pc, #20]	; (800357c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	0a1b      	lsrs	r3, r3, #8
 800356c:	f003 0307 	and.w	r3, r3, #7
 8003570:	4a03      	ldr	r2, [pc, #12]	; (8003580 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003572:	5cd3      	ldrb	r3, [r2, r3]
 8003574:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003578:	4618      	mov	r0, r3
 800357a:	bd80      	pop	{r7, pc}
 800357c:	40021000 	.word	0x40021000
 8003580:	080051fc 	.word	0x080051fc

08003584 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003588:	f7ff ffde 	bl	8003548 <HAL_RCC_GetHCLKFreq>
 800358c:	4601      	mov	r1, r0
 800358e:	4b05      	ldr	r3, [pc, #20]	; (80035a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	0adb      	lsrs	r3, r3, #11
 8003594:	f003 0307 	and.w	r3, r3, #7
 8003598:	4a03      	ldr	r2, [pc, #12]	; (80035a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800359a:	5cd3      	ldrb	r3, [r2, r3]
 800359c:	fa21 f303 	lsr.w	r3, r1, r3
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	bd80      	pop	{r7, pc}
 80035a4:	40021000 	.word	0x40021000
 80035a8:	080051fc 	.word	0x080051fc

080035ac <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b085      	sub	sp, #20
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80035b4:	4b0a      	ldr	r3, [pc, #40]	; (80035e0 <RCC_Delay+0x34>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a0a      	ldr	r2, [pc, #40]	; (80035e4 <RCC_Delay+0x38>)
 80035ba:	fba2 2303 	umull	r2, r3, r2, r3
 80035be:	0a5b      	lsrs	r3, r3, #9
 80035c0:	687a      	ldr	r2, [r7, #4]
 80035c2:	fb02 f303 	mul.w	r3, r2, r3
 80035c6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80035c8:	bf00      	nop
  }
  while (Delay --);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	1e5a      	subs	r2, r3, #1
 80035ce:	60fa      	str	r2, [r7, #12]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d1f9      	bne.n	80035c8 <RCC_Delay+0x1c>
}
 80035d4:	bf00      	nop
 80035d6:	3714      	adds	r7, #20
 80035d8:	46bd      	mov	sp, r7
 80035da:	bc80      	pop	{r7}
 80035dc:	4770      	bx	lr
 80035de:	bf00      	nop
 80035e0:	20000000 	.word	0x20000000
 80035e4:	10624dd3 	.word	0x10624dd3

080035e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b086      	sub	sp, #24
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80035f0:	2300      	movs	r3, #0
 80035f2:	613b      	str	r3, [r7, #16]
 80035f4:	2300      	movs	r3, #0
 80035f6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0301 	and.w	r3, r3, #1
 8003600:	2b00      	cmp	r3, #0
 8003602:	d07d      	beq.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003604:	2300      	movs	r3, #0
 8003606:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003608:	4b4f      	ldr	r3, [pc, #316]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800360a:	69db      	ldr	r3, [r3, #28]
 800360c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d10d      	bne.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003614:	4b4c      	ldr	r3, [pc, #304]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003616:	69db      	ldr	r3, [r3, #28]
 8003618:	4a4b      	ldr	r2, [pc, #300]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800361a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800361e:	61d3      	str	r3, [r2, #28]
 8003620:	4b49      	ldr	r3, [pc, #292]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003622:	69db      	ldr	r3, [r3, #28]
 8003624:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003628:	60bb      	str	r3, [r7, #8]
 800362a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800362c:	2301      	movs	r3, #1
 800362e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003630:	4b46      	ldr	r3, [pc, #280]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003638:	2b00      	cmp	r3, #0
 800363a:	d118      	bne.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800363c:	4b43      	ldr	r3, [pc, #268]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a42      	ldr	r2, [pc, #264]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003642:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003646:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003648:	f7fe fb5c 	bl	8001d04 <HAL_GetTick>
 800364c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800364e:	e008      	b.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003650:	f7fe fb58 	bl	8001d04 <HAL_GetTick>
 8003654:	4602      	mov	r2, r0
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	1ad3      	subs	r3, r2, r3
 800365a:	2b64      	cmp	r3, #100	; 0x64
 800365c:	d901      	bls.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800365e:	2303      	movs	r3, #3
 8003660:	e06d      	b.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003662:	4b3a      	ldr	r3, [pc, #232]	; (800374c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800366a:	2b00      	cmp	r3, #0
 800366c:	d0f0      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800366e:	4b36      	ldr	r3, [pc, #216]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003670:	6a1b      	ldr	r3, [r3, #32]
 8003672:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003676:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d02e      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003686:	68fa      	ldr	r2, [r7, #12]
 8003688:	429a      	cmp	r2, r3
 800368a:	d027      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800368c:	4b2e      	ldr	r3, [pc, #184]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800368e:	6a1b      	ldr	r3, [r3, #32]
 8003690:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003694:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003696:	4b2e      	ldr	r3, [pc, #184]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003698:	2201      	movs	r2, #1
 800369a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800369c:	4b2c      	ldr	r3, [pc, #176]	; (8003750 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800369e:	2200      	movs	r2, #0
 80036a0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80036a2:	4a29      	ldr	r2, [pc, #164]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	f003 0301 	and.w	r3, r3, #1
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d014      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036b2:	f7fe fb27 	bl	8001d04 <HAL_GetTick>
 80036b6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036b8:	e00a      	b.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036ba:	f7fe fb23 	bl	8001d04 <HAL_GetTick>
 80036be:	4602      	mov	r2, r0
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	1ad3      	subs	r3, r2, r3
 80036c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d901      	bls.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80036cc:	2303      	movs	r3, #3
 80036ce:	e036      	b.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036d0:	4b1d      	ldr	r3, [pc, #116]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036d2:	6a1b      	ldr	r3, [r3, #32]
 80036d4:	f003 0302 	and.w	r3, r3, #2
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d0ee      	beq.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80036dc:	4b1a      	ldr	r3, [pc, #104]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036de:	6a1b      	ldr	r3, [r3, #32]
 80036e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	4917      	ldr	r1, [pc, #92]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036ea:	4313      	orrs	r3, r2
 80036ec:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80036ee:	7dfb      	ldrb	r3, [r7, #23]
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	d105      	bne.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036f4:	4b14      	ldr	r3, [pc, #80]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036f6:	69db      	ldr	r3, [r3, #28]
 80036f8:	4a13      	ldr	r2, [pc, #76]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036fe:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 0302 	and.w	r3, r3, #2
 8003708:	2b00      	cmp	r3, #0
 800370a:	d008      	beq.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800370c:	4b0e      	ldr	r3, [pc, #56]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	490b      	ldr	r1, [pc, #44]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800371a:	4313      	orrs	r3, r2
 800371c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0310 	and.w	r3, r3, #16
 8003726:	2b00      	cmp	r3, #0
 8003728:	d008      	beq.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800372a:	4b07      	ldr	r3, [pc, #28]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	4904      	ldr	r1, [pc, #16]	; (8003748 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003738:	4313      	orrs	r3, r2
 800373a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800373c:	2300      	movs	r3, #0
}
 800373e:	4618      	mov	r0, r3
 8003740:	3718      	adds	r7, #24
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}
 8003746:	bf00      	nop
 8003748:	40021000 	.word	0x40021000
 800374c:	40007000 	.word	0x40007000
 8003750:	42420440 	.word	0x42420440

08003754 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003754:	b590      	push	{r4, r7, lr}
 8003756:	b08d      	sub	sp, #52	; 0x34
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800375c:	4b55      	ldr	r3, [pc, #340]	; (80038b4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800375e:	f107 040c 	add.w	r4, r7, #12
 8003762:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003764:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003768:	4b53      	ldr	r3, [pc, #332]	; (80038b8 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800376a:	881b      	ldrh	r3, [r3, #0]
 800376c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800376e:	2300      	movs	r3, #0
 8003770:	627b      	str	r3, [r7, #36]	; 0x24
 8003772:	2300      	movs	r3, #0
 8003774:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003776:	2300      	movs	r3, #0
 8003778:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800377a:	2300      	movs	r3, #0
 800377c:	61fb      	str	r3, [r7, #28]
 800377e:	2300      	movs	r3, #0
 8003780:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2b02      	cmp	r3, #2
 8003786:	d07f      	beq.n	8003888 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8003788:	2b10      	cmp	r3, #16
 800378a:	d002      	beq.n	8003792 <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 800378c:	2b01      	cmp	r3, #1
 800378e:	d048      	beq.n	8003822 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003790:	e08b      	b.n	80038aa <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 8003792:	4b4a      	ldr	r3, [pc, #296]	; (80038bc <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003798:	4b48      	ldr	r3, [pc, #288]	; (80038bc <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d07f      	beq.n	80038a4 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	0c9b      	lsrs	r3, r3, #18
 80037a8:	f003 030f 	and.w	r3, r3, #15
 80037ac:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80037b0:	4413      	add	r3, r2
 80037b2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80037b6:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80037b8:	69fb      	ldr	r3, [r7, #28]
 80037ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d018      	beq.n	80037f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80037c2:	4b3e      	ldr	r3, [pc, #248]	; (80038bc <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	0c5b      	lsrs	r3, r3, #17
 80037c8:	f003 0301 	and.w	r3, r3, #1
 80037cc:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80037d0:	4413      	add	r3, r2
 80037d2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80037d6:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d00d      	beq.n	80037fe <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80037e2:	4a37      	ldr	r2, [pc, #220]	; (80038c0 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 80037e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e6:	fbb2 f2f3 	udiv	r2, r2, r3
 80037ea:	6a3b      	ldr	r3, [r7, #32]
 80037ec:	fb02 f303 	mul.w	r3, r2, r3
 80037f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037f2:	e004      	b.n	80037fe <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80037f4:	6a3b      	ldr	r3, [r7, #32]
 80037f6:	4a33      	ldr	r2, [pc, #204]	; (80038c4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80037f8:	fb02 f303 	mul.w	r3, r2, r3
 80037fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80037fe:	4b2f      	ldr	r3, [pc, #188]	; (80038bc <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003806:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800380a:	d102      	bne.n	8003812 <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 800380c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800380e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003810:	e048      	b.n	80038a4 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 8003812:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003814:	005b      	lsls	r3, r3, #1
 8003816:	4a2c      	ldr	r2, [pc, #176]	; (80038c8 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8003818:	fba2 2303 	umull	r2, r3, r2, r3
 800381c:	085b      	lsrs	r3, r3, #1
 800381e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003820:	e040      	b.n	80038a4 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 8003822:	4b26      	ldr	r3, [pc, #152]	; (80038bc <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003824:	6a1b      	ldr	r3, [r3, #32]
 8003826:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003828:	69fb      	ldr	r3, [r7, #28]
 800382a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800382e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003832:	d108      	bne.n	8003846 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	f003 0302 	and.w	r3, r3, #2
 800383a:	2b00      	cmp	r3, #0
 800383c:	d003      	beq.n	8003846 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 800383e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003842:	62bb      	str	r3, [r7, #40]	; 0x28
 8003844:	e01f      	b.n	8003886 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800384c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003850:	d109      	bne.n	8003866 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 8003852:	4b1a      	ldr	r3, [pc, #104]	; (80038bc <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003856:	f003 0302 	and.w	r3, r3, #2
 800385a:	2b00      	cmp	r3, #0
 800385c:	d003      	beq.n	8003866 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 800385e:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003862:	62bb      	str	r3, [r7, #40]	; 0x28
 8003864:	e00f      	b.n	8003886 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003866:	69fb      	ldr	r3, [r7, #28]
 8003868:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800386c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003870:	d11a      	bne.n	80038a8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8003872:	4b12      	ldr	r3, [pc, #72]	; (80038bc <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800387a:	2b00      	cmp	r3, #0
 800387c:	d014      	beq.n	80038a8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 800387e:	f24f 4324 	movw	r3, #62500	; 0xf424
 8003882:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003884:	e010      	b.n	80038a8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8003886:	e00f      	b.n	80038a8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003888:	f7ff fe7c 	bl	8003584 <HAL_RCC_GetPCLK2Freq>
 800388c:	4602      	mov	r2, r0
 800388e:	4b0b      	ldr	r3, [pc, #44]	; (80038bc <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	0b9b      	lsrs	r3, r3, #14
 8003894:	f003 0303 	and.w	r3, r3, #3
 8003898:	3301      	adds	r3, #1
 800389a:	005b      	lsls	r3, r3, #1
 800389c:	fbb2 f3f3 	udiv	r3, r2, r3
 80038a0:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80038a2:	e002      	b.n	80038aa <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 80038a4:	bf00      	nop
 80038a6:	e000      	b.n	80038aa <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 80038a8:	bf00      	nop
    }
  }
  return (frequency);
 80038aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3734      	adds	r7, #52	; 0x34
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd90      	pop	{r4, r7, pc}
 80038b4:	080051c4 	.word	0x080051c4
 80038b8:	080051d4 	.word	0x080051d4
 80038bc:	40021000 	.word	0x40021000
 80038c0:	007a1200 	.word	0x007a1200
 80038c4:	003d0900 	.word	0x003d0900
 80038c8:	aaaaaaab 	.word	0xaaaaaaab

080038cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b082      	sub	sp, #8
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d101      	bne.n	80038de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e053      	b.n	8003986 <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d106      	bne.n	80038fe <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80038f8:	6878      	ldr	r0, [r7, #4]
 80038fa:	f7fd feff 	bl	80016fc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2202      	movs	r2, #2
 8003902:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003914:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	685a      	ldr	r2, [r3, #4]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	431a      	orrs	r2, r3
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	68db      	ldr	r3, [r3, #12]
 8003924:	431a      	orrs	r2, r3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	691b      	ldr	r3, [r3, #16]
 800392a:	431a      	orrs	r2, r3
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	695b      	ldr	r3, [r3, #20]
 8003930:	431a      	orrs	r2, r3
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	699b      	ldr	r3, [r3, #24]
 8003936:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800393a:	431a      	orrs	r2, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	69db      	ldr	r3, [r3, #28]
 8003940:	431a      	orrs	r2, r3
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6a1b      	ldr	r3, [r3, #32]
 8003946:	ea42 0103 	orr.w	r1, r2, r3
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	430a      	orrs	r2, r1
 8003954:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	699b      	ldr	r3, [r3, #24]
 800395a:	0c1a      	lsrs	r2, r3, #16
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f002 0204 	and.w	r2, r2, #4
 8003964:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	69da      	ldr	r2, [r3, #28]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003974:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2200      	movs	r2, #0
 800397a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2201      	movs	r2, #1
 8003980:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003984:	2300      	movs	r3, #0
}
 8003986:	4618      	mov	r0, r3
 8003988:	3708      	adds	r7, #8
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}

0800398e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800398e:	b580      	push	{r7, lr}
 8003990:	b082      	sub	sp, #8
 8003992:	af00      	add	r7, sp, #0
 8003994:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d101      	bne.n	80039a0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	e01d      	b.n	80039dc <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d106      	bne.n	80039ba <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	f7fd feed 	bl	8001794 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2202      	movs	r2, #2
 80039be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	3304      	adds	r3, #4
 80039ca:	4619      	mov	r1, r3
 80039cc:	4610      	mov	r0, r2
 80039ce:	f000 f9ed 	bl	8003dac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2201      	movs	r2, #1
 80039d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80039da:	2300      	movs	r3, #0
}
 80039dc:	4618      	mov	r0, r3
 80039de:	3708      	adds	r7, #8
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}

080039e4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b082      	sub	sp, #8
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d101      	bne.n	80039f6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e01d      	b.n	8003a32 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d106      	bne.n	8003a10 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f000 f815 	bl	8003a3a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2202      	movs	r2, #2
 8003a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	3304      	adds	r3, #4
 8003a20:	4619      	mov	r1, r3
 8003a22:	4610      	mov	r0, r2
 8003a24:	f000 f9c2 	bl	8003dac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003a30:	2300      	movs	r3, #0
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3708      	adds	r7, #8
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}

08003a3a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003a3a:	b480      	push	{r7}
 8003a3c:	b083      	sub	sp, #12
 8003a3e:	af00      	add	r7, sp, #0
 8003a40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003a42:	bf00      	nop
 8003a44:	370c      	adds	r7, #12
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bc80      	pop	{r7}
 8003a4a:	4770      	bx	lr

08003a4c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
 8003a54:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	6839      	ldr	r1, [r7, #0]
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f000 fc24 	bl	80042ac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a10      	ldr	r2, [pc, #64]	; (8003aac <HAL_TIM_PWM_Start+0x60>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d107      	bne.n	8003a7e <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003a7c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	f003 0307 	and.w	r3, r3, #7
 8003a88:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2b06      	cmp	r3, #6
 8003a8e:	d007      	beq.n	8003aa0 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f042 0201 	orr.w	r2, r2, #1
 8003a9e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003aa0:	2300      	movs	r3, #0
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3710      	adds	r7, #16
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	bf00      	nop
 8003aac:	40012c00 	.word	0x40012c00

08003ab0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b084      	sub	sp, #16
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	60f8      	str	r0, [r7, #12]
 8003ab8:	60b9      	str	r1, [r7, #8]
 8003aba:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	d101      	bne.n	8003aca <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003ac6:	2302      	movs	r3, #2
 8003ac8:	e0b4      	b.n	8003c34 <HAL_TIM_PWM_ConfigChannel+0x184>
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2201      	movs	r2, #1
 8003ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	2202      	movs	r2, #2
 8003ad6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2b0c      	cmp	r3, #12
 8003ade:	f200 809f 	bhi.w	8003c20 <HAL_TIM_PWM_ConfigChannel+0x170>
 8003ae2:	a201      	add	r2, pc, #4	; (adr r2, 8003ae8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ae8:	08003b1d 	.word	0x08003b1d
 8003aec:	08003c21 	.word	0x08003c21
 8003af0:	08003c21 	.word	0x08003c21
 8003af4:	08003c21 	.word	0x08003c21
 8003af8:	08003b5d 	.word	0x08003b5d
 8003afc:	08003c21 	.word	0x08003c21
 8003b00:	08003c21 	.word	0x08003c21
 8003b04:	08003c21 	.word	0x08003c21
 8003b08:	08003b9f 	.word	0x08003b9f
 8003b0c:	08003c21 	.word	0x08003c21
 8003b10:	08003c21 	.word	0x08003c21
 8003b14:	08003c21 	.word	0x08003c21
 8003b18:	08003bdf 	.word	0x08003bdf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	68b9      	ldr	r1, [r7, #8]
 8003b22:	4618      	mov	r0, r3
 8003b24:	f000 f9a4 	bl	8003e70 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	699a      	ldr	r2, [r3, #24]
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f042 0208 	orr.w	r2, r2, #8
 8003b36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	699a      	ldr	r2, [r3, #24]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f022 0204 	bic.w	r2, r2, #4
 8003b46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	6999      	ldr	r1, [r3, #24]
 8003b4e:	68bb      	ldr	r3, [r7, #8]
 8003b50:	691a      	ldr	r2, [r3, #16]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	430a      	orrs	r2, r1
 8003b58:	619a      	str	r2, [r3, #24]
      break;
 8003b5a:	e062      	b.n	8003c22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	68b9      	ldr	r1, [r7, #8]
 8003b62:	4618      	mov	r0, r3
 8003b64:	f000 f9ea 	bl	8003f3c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	699a      	ldr	r2, [r3, #24]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	699a      	ldr	r2, [r3, #24]
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	6999      	ldr	r1, [r3, #24]
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	691b      	ldr	r3, [r3, #16]
 8003b92:	021a      	lsls	r2, r3, #8
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	430a      	orrs	r2, r1
 8003b9a:	619a      	str	r2, [r3, #24]
      break;
 8003b9c:	e041      	b.n	8003c22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	68b9      	ldr	r1, [r7, #8]
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	f000 fa33 	bl	8004010 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	69da      	ldr	r2, [r3, #28]
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f042 0208 	orr.w	r2, r2, #8
 8003bb8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	69da      	ldr	r2, [r3, #28]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f022 0204 	bic.w	r2, r2, #4
 8003bc8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	69d9      	ldr	r1, [r3, #28]
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	691a      	ldr	r2, [r3, #16]
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	430a      	orrs	r2, r1
 8003bda:	61da      	str	r2, [r3, #28]
      break;
 8003bdc:	e021      	b.n	8003c22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	68b9      	ldr	r1, [r7, #8]
 8003be4:	4618      	mov	r0, r3
 8003be6:	f000 fa7d 	bl	80040e4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	69da      	ldr	r2, [r3, #28]
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003bf8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	69da      	ldr	r2, [r3, #28]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	69d9      	ldr	r1, [r3, #28]
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	691b      	ldr	r3, [r3, #16]
 8003c14:	021a      	lsls	r2, r3, #8
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	430a      	orrs	r2, r1
 8003c1c:	61da      	str	r2, [r3, #28]
      break;
 8003c1e:	e000      	b.n	8003c22 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003c20:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2201      	movs	r2, #1
 8003c26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c32:	2300      	movs	r3, #0
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3710      	adds	r7, #16
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}

08003c3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d101      	bne.n	8003c54 <HAL_TIM_ConfigClockSource+0x18>
 8003c50:	2302      	movs	r3, #2
 8003c52:	e0a6      	b.n	8003da2 <HAL_TIM_ConfigClockSource+0x166>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2201      	movs	r2, #1
 8003c58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2202      	movs	r2, #2
 8003c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003c72:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003c7a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	68fa      	ldr	r2, [r7, #12]
 8003c82:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	2b40      	cmp	r3, #64	; 0x40
 8003c8a:	d067      	beq.n	8003d5c <HAL_TIM_ConfigClockSource+0x120>
 8003c8c:	2b40      	cmp	r3, #64	; 0x40
 8003c8e:	d80b      	bhi.n	8003ca8 <HAL_TIM_ConfigClockSource+0x6c>
 8003c90:	2b10      	cmp	r3, #16
 8003c92:	d073      	beq.n	8003d7c <HAL_TIM_ConfigClockSource+0x140>
 8003c94:	2b10      	cmp	r3, #16
 8003c96:	d802      	bhi.n	8003c9e <HAL_TIM_ConfigClockSource+0x62>
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d06f      	beq.n	8003d7c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003c9c:	e078      	b.n	8003d90 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003c9e:	2b20      	cmp	r3, #32
 8003ca0:	d06c      	beq.n	8003d7c <HAL_TIM_ConfigClockSource+0x140>
 8003ca2:	2b30      	cmp	r3, #48	; 0x30
 8003ca4:	d06a      	beq.n	8003d7c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003ca6:	e073      	b.n	8003d90 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003ca8:	2b70      	cmp	r3, #112	; 0x70
 8003caa:	d00d      	beq.n	8003cc8 <HAL_TIM_ConfigClockSource+0x8c>
 8003cac:	2b70      	cmp	r3, #112	; 0x70
 8003cae:	d804      	bhi.n	8003cba <HAL_TIM_ConfigClockSource+0x7e>
 8003cb0:	2b50      	cmp	r3, #80	; 0x50
 8003cb2:	d033      	beq.n	8003d1c <HAL_TIM_ConfigClockSource+0xe0>
 8003cb4:	2b60      	cmp	r3, #96	; 0x60
 8003cb6:	d041      	beq.n	8003d3c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003cb8:	e06a      	b.n	8003d90 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003cba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cbe:	d066      	beq.n	8003d8e <HAL_TIM_ConfigClockSource+0x152>
 8003cc0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cc4:	d017      	beq.n	8003cf6 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003cc6:	e063      	b.n	8003d90 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6818      	ldr	r0, [r3, #0]
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	6899      	ldr	r1, [r3, #8]
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	685a      	ldr	r2, [r3, #4]
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	68db      	ldr	r3, [r3, #12]
 8003cd8:	f000 fac9 	bl	800426e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	689b      	ldr	r3, [r3, #8]
 8003ce2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003cea:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	68fa      	ldr	r2, [r7, #12]
 8003cf2:	609a      	str	r2, [r3, #8]
      break;
 8003cf4:	e04c      	b.n	8003d90 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6818      	ldr	r0, [r3, #0]
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	6899      	ldr	r1, [r3, #8]
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	685a      	ldr	r2, [r3, #4]
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	68db      	ldr	r3, [r3, #12]
 8003d06:	f000 fab2 	bl	800426e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	689a      	ldr	r2, [r3, #8]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d18:	609a      	str	r2, [r3, #8]
      break;
 8003d1a:	e039      	b.n	8003d90 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6818      	ldr	r0, [r3, #0]
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	6859      	ldr	r1, [r3, #4]
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	461a      	mov	r2, r3
 8003d2a:	f000 fa29 	bl	8004180 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	2150      	movs	r1, #80	; 0x50
 8003d34:	4618      	mov	r0, r3
 8003d36:	f000 fa80 	bl	800423a <TIM_ITRx_SetConfig>
      break;
 8003d3a:	e029      	b.n	8003d90 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6818      	ldr	r0, [r3, #0]
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	6859      	ldr	r1, [r3, #4]
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	461a      	mov	r2, r3
 8003d4a:	f000 fa47 	bl	80041dc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	2160      	movs	r1, #96	; 0x60
 8003d54:	4618      	mov	r0, r3
 8003d56:	f000 fa70 	bl	800423a <TIM_ITRx_SetConfig>
      break;
 8003d5a:	e019      	b.n	8003d90 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6818      	ldr	r0, [r3, #0]
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	6859      	ldr	r1, [r3, #4]
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	461a      	mov	r2, r3
 8003d6a:	f000 fa09 	bl	8004180 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	2140      	movs	r1, #64	; 0x40
 8003d74:	4618      	mov	r0, r3
 8003d76:	f000 fa60 	bl	800423a <TIM_ITRx_SetConfig>
      break;
 8003d7a:	e009      	b.n	8003d90 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4619      	mov	r1, r3
 8003d86:	4610      	mov	r0, r2
 8003d88:	f000 fa57 	bl	800423a <TIM_ITRx_SetConfig>
      break;
 8003d8c:	e000      	b.n	8003d90 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003d8e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2201      	movs	r2, #1
 8003d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003da0:	2300      	movs	r3, #0
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3710      	adds	r7, #16
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
	...

08003dac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b085      	sub	sp, #20
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
 8003db4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	4a29      	ldr	r2, [pc, #164]	; (8003e64 <TIM_Base_SetConfig+0xb8>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d00b      	beq.n	8003ddc <TIM_Base_SetConfig+0x30>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dca:	d007      	beq.n	8003ddc <TIM_Base_SetConfig+0x30>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	4a26      	ldr	r2, [pc, #152]	; (8003e68 <TIM_Base_SetConfig+0xbc>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d003      	beq.n	8003ddc <TIM_Base_SetConfig+0x30>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	4a25      	ldr	r2, [pc, #148]	; (8003e6c <TIM_Base_SetConfig+0xc0>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d108      	bne.n	8003dee <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003de2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	68fa      	ldr	r2, [r7, #12]
 8003dea:	4313      	orrs	r3, r2
 8003dec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4a1c      	ldr	r2, [pc, #112]	; (8003e64 <TIM_Base_SetConfig+0xb8>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d00b      	beq.n	8003e0e <TIM_Base_SetConfig+0x62>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dfc:	d007      	beq.n	8003e0e <TIM_Base_SetConfig+0x62>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	4a19      	ldr	r2, [pc, #100]	; (8003e68 <TIM_Base_SetConfig+0xbc>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d003      	beq.n	8003e0e <TIM_Base_SetConfig+0x62>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	4a18      	ldr	r2, [pc, #96]	; (8003e6c <TIM_Base_SetConfig+0xc0>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d108      	bne.n	8003e20 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	68db      	ldr	r3, [r3, #12]
 8003e1a:	68fa      	ldr	r2, [r7, #12]
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	695b      	ldr	r3, [r3, #20]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	68fa      	ldr	r2, [r7, #12]
 8003e32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	689a      	ldr	r2, [r3, #8]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	681a      	ldr	r2, [r3, #0]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	4a07      	ldr	r2, [pc, #28]	; (8003e64 <TIM_Base_SetConfig+0xb8>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d103      	bne.n	8003e54 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	691a      	ldr	r2, [r3, #16]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2201      	movs	r2, #1
 8003e58:	615a      	str	r2, [r3, #20]
}
 8003e5a:	bf00      	nop
 8003e5c:	3714      	adds	r7, #20
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bc80      	pop	{r7}
 8003e62:	4770      	bx	lr
 8003e64:	40012c00 	.word	0x40012c00
 8003e68:	40000400 	.word	0x40000400
 8003e6c:	40000800 	.word	0x40000800

08003e70 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b087      	sub	sp, #28
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6a1b      	ldr	r3, [r3, #32]
 8003e7e:	f023 0201 	bic.w	r2, r3, #1
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6a1b      	ldr	r3, [r3, #32]
 8003e8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	699b      	ldr	r3, [r3, #24]
 8003e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f023 0303 	bic.w	r3, r3, #3
 8003ea6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	68fa      	ldr	r2, [r7, #12]
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	f023 0302 	bic.w	r3, r3, #2
 8003eb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	697a      	ldr	r2, [r7, #20]
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	4a1c      	ldr	r2, [pc, #112]	; (8003f38 <TIM_OC1_SetConfig+0xc8>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d10c      	bne.n	8003ee6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	f023 0308 	bic.w	r3, r3, #8
 8003ed2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	697a      	ldr	r2, [r7, #20]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	f023 0304 	bic.w	r3, r3, #4
 8003ee4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4a13      	ldr	r2, [pc, #76]	; (8003f38 <TIM_OC1_SetConfig+0xc8>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d111      	bne.n	8003f12 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ef4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003efc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	695b      	ldr	r3, [r3, #20]
 8003f02:	693a      	ldr	r2, [r7, #16]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	699b      	ldr	r3, [r3, #24]
 8003f0c:	693a      	ldr	r2, [r7, #16]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	693a      	ldr	r2, [r7, #16]
 8003f16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	68fa      	ldr	r2, [r7, #12]
 8003f1c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	685a      	ldr	r2, [r3, #4]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	697a      	ldr	r2, [r7, #20]
 8003f2a:	621a      	str	r2, [r3, #32]
}
 8003f2c:	bf00      	nop
 8003f2e:	371c      	adds	r7, #28
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bc80      	pop	{r7}
 8003f34:	4770      	bx	lr
 8003f36:	bf00      	nop
 8003f38:	40012c00 	.word	0x40012c00

08003f3c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b087      	sub	sp, #28
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6a1b      	ldr	r3, [r3, #32]
 8003f4a:	f023 0210 	bic.w	r2, r3, #16
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a1b      	ldr	r3, [r3, #32]
 8003f56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	699b      	ldr	r3, [r3, #24]
 8003f62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	021b      	lsls	r3, r3, #8
 8003f7a:	68fa      	ldr	r2, [r7, #12]
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	f023 0320 	bic.w	r3, r3, #32
 8003f86:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	011b      	lsls	r3, r3, #4
 8003f8e:	697a      	ldr	r2, [r7, #20]
 8003f90:	4313      	orrs	r3, r2
 8003f92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	4a1d      	ldr	r2, [pc, #116]	; (800400c <TIM_OC2_SetConfig+0xd0>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d10d      	bne.n	8003fb8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003fa2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	68db      	ldr	r3, [r3, #12]
 8003fa8:	011b      	lsls	r3, r3, #4
 8003faa:	697a      	ldr	r2, [r7, #20]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003fb6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	4a14      	ldr	r2, [pc, #80]	; (800400c <TIM_OC2_SetConfig+0xd0>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d113      	bne.n	8003fe8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003fc6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003fce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	695b      	ldr	r3, [r3, #20]
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	693a      	ldr	r2, [r7, #16]
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	699b      	ldr	r3, [r3, #24]
 8003fe0:	009b      	lsls	r3, r3, #2
 8003fe2:	693a      	ldr	r2, [r7, #16]
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	693a      	ldr	r2, [r7, #16]
 8003fec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	68fa      	ldr	r2, [r7, #12]
 8003ff2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	685a      	ldr	r2, [r3, #4]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	697a      	ldr	r2, [r7, #20]
 8004000:	621a      	str	r2, [r3, #32]
}
 8004002:	bf00      	nop
 8004004:	371c      	adds	r7, #28
 8004006:	46bd      	mov	sp, r7
 8004008:	bc80      	pop	{r7}
 800400a:	4770      	bx	lr
 800400c:	40012c00 	.word	0x40012c00

08004010 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004010:	b480      	push	{r7}
 8004012:	b087      	sub	sp, #28
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6a1b      	ldr	r3, [r3, #32]
 800401e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6a1b      	ldr	r3, [r3, #32]
 800402a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	69db      	ldr	r3, [r3, #28]
 8004036:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800403e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f023 0303 	bic.w	r3, r3, #3
 8004046:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	68fa      	ldr	r2, [r7, #12]
 800404e:	4313      	orrs	r3, r2
 8004050:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004058:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	021b      	lsls	r3, r3, #8
 8004060:	697a      	ldr	r2, [r7, #20]
 8004062:	4313      	orrs	r3, r2
 8004064:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	4a1d      	ldr	r2, [pc, #116]	; (80040e0 <TIM_OC3_SetConfig+0xd0>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d10d      	bne.n	800408a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004074:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	68db      	ldr	r3, [r3, #12]
 800407a:	021b      	lsls	r3, r3, #8
 800407c:	697a      	ldr	r2, [r7, #20]
 800407e:	4313      	orrs	r3, r2
 8004080:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004088:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	4a14      	ldr	r2, [pc, #80]	; (80040e0 <TIM_OC3_SetConfig+0xd0>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d113      	bne.n	80040ba <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004098:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80040a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	695b      	ldr	r3, [r3, #20]
 80040a6:	011b      	lsls	r3, r3, #4
 80040a8:	693a      	ldr	r2, [r7, #16]
 80040aa:	4313      	orrs	r3, r2
 80040ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	699b      	ldr	r3, [r3, #24]
 80040b2:	011b      	lsls	r3, r3, #4
 80040b4:	693a      	ldr	r2, [r7, #16]
 80040b6:	4313      	orrs	r3, r2
 80040b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	693a      	ldr	r2, [r7, #16]
 80040be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	68fa      	ldr	r2, [r7, #12]
 80040c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	685a      	ldr	r2, [r3, #4]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	697a      	ldr	r2, [r7, #20]
 80040d2:	621a      	str	r2, [r3, #32]
}
 80040d4:	bf00      	nop
 80040d6:	371c      	adds	r7, #28
 80040d8:	46bd      	mov	sp, r7
 80040da:	bc80      	pop	{r7}
 80040dc:	4770      	bx	lr
 80040de:	bf00      	nop
 80040e0:	40012c00 	.word	0x40012c00

080040e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b087      	sub	sp, #28
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
 80040ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6a1b      	ldr	r3, [r3, #32]
 80040f2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6a1b      	ldr	r3, [r3, #32]
 80040fe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	69db      	ldr	r3, [r3, #28]
 800410a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004112:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800411a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	021b      	lsls	r3, r3, #8
 8004122:	68fa      	ldr	r2, [r7, #12]
 8004124:	4313      	orrs	r3, r2
 8004126:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800412e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	031b      	lsls	r3, r3, #12
 8004136:	693a      	ldr	r2, [r7, #16]
 8004138:	4313      	orrs	r3, r2
 800413a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	4a0f      	ldr	r2, [pc, #60]	; (800417c <TIM_OC4_SetConfig+0x98>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d109      	bne.n	8004158 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800414a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	695b      	ldr	r3, [r3, #20]
 8004150:	019b      	lsls	r3, r3, #6
 8004152:	697a      	ldr	r2, [r7, #20]
 8004154:	4313      	orrs	r3, r2
 8004156:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	697a      	ldr	r2, [r7, #20]
 800415c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	68fa      	ldr	r2, [r7, #12]
 8004162:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	685a      	ldr	r2, [r3, #4]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	693a      	ldr	r2, [r7, #16]
 8004170:	621a      	str	r2, [r3, #32]
}
 8004172:	bf00      	nop
 8004174:	371c      	adds	r7, #28
 8004176:	46bd      	mov	sp, r7
 8004178:	bc80      	pop	{r7}
 800417a:	4770      	bx	lr
 800417c:	40012c00 	.word	0x40012c00

08004180 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004180:	b480      	push	{r7}
 8004182:	b087      	sub	sp, #28
 8004184:	af00      	add	r7, sp, #0
 8004186:	60f8      	str	r0, [r7, #12]
 8004188:	60b9      	str	r1, [r7, #8]
 800418a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	6a1b      	ldr	r3, [r3, #32]
 8004190:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	6a1b      	ldr	r3, [r3, #32]
 8004196:	f023 0201 	bic.w	r2, r3, #1
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	699b      	ldr	r3, [r3, #24]
 80041a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80041aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	011b      	lsls	r3, r3, #4
 80041b0:	693a      	ldr	r2, [r7, #16]
 80041b2:	4313      	orrs	r3, r2
 80041b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	f023 030a 	bic.w	r3, r3, #10
 80041bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80041be:	697a      	ldr	r2, [r7, #20]
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	4313      	orrs	r3, r2
 80041c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	693a      	ldr	r2, [r7, #16]
 80041ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	697a      	ldr	r2, [r7, #20]
 80041d0:	621a      	str	r2, [r3, #32]
}
 80041d2:	bf00      	nop
 80041d4:	371c      	adds	r7, #28
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bc80      	pop	{r7}
 80041da:	4770      	bx	lr

080041dc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041dc:	b480      	push	{r7}
 80041de:	b087      	sub	sp, #28
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	60f8      	str	r0, [r7, #12]
 80041e4:	60b9      	str	r1, [r7, #8]
 80041e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	6a1b      	ldr	r3, [r3, #32]
 80041ec:	f023 0210 	bic.w	r2, r3, #16
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	699b      	ldr	r3, [r3, #24]
 80041f8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6a1b      	ldr	r3, [r3, #32]
 80041fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004206:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	031b      	lsls	r3, r3, #12
 800420c:	697a      	ldr	r2, [r7, #20]
 800420e:	4313      	orrs	r3, r2
 8004210:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004218:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	011b      	lsls	r3, r3, #4
 800421e:	693a      	ldr	r2, [r7, #16]
 8004220:	4313      	orrs	r3, r2
 8004222:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	697a      	ldr	r2, [r7, #20]
 8004228:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	693a      	ldr	r2, [r7, #16]
 800422e:	621a      	str	r2, [r3, #32]
}
 8004230:	bf00      	nop
 8004232:	371c      	adds	r7, #28
 8004234:	46bd      	mov	sp, r7
 8004236:	bc80      	pop	{r7}
 8004238:	4770      	bx	lr

0800423a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800423a:	b480      	push	{r7}
 800423c:	b085      	sub	sp, #20
 800423e:	af00      	add	r7, sp, #0
 8004240:	6078      	str	r0, [r7, #4]
 8004242:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004250:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004252:	683a      	ldr	r2, [r7, #0]
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	4313      	orrs	r3, r2
 8004258:	f043 0307 	orr.w	r3, r3, #7
 800425c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	68fa      	ldr	r2, [r7, #12]
 8004262:	609a      	str	r2, [r3, #8]
}
 8004264:	bf00      	nop
 8004266:	3714      	adds	r7, #20
 8004268:	46bd      	mov	sp, r7
 800426a:	bc80      	pop	{r7}
 800426c:	4770      	bx	lr

0800426e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800426e:	b480      	push	{r7}
 8004270:	b087      	sub	sp, #28
 8004272:	af00      	add	r7, sp, #0
 8004274:	60f8      	str	r0, [r7, #12]
 8004276:	60b9      	str	r1, [r7, #8]
 8004278:	607a      	str	r2, [r7, #4]
 800427a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004288:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	021a      	lsls	r2, r3, #8
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	431a      	orrs	r2, r3
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	4313      	orrs	r3, r2
 8004296:	697a      	ldr	r2, [r7, #20]
 8004298:	4313      	orrs	r3, r2
 800429a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	697a      	ldr	r2, [r7, #20]
 80042a0:	609a      	str	r2, [r3, #8]
}
 80042a2:	bf00      	nop
 80042a4:	371c      	adds	r7, #28
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bc80      	pop	{r7}
 80042aa:	4770      	bx	lr

080042ac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b087      	sub	sp, #28
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	60f8      	str	r0, [r7, #12]
 80042b4:	60b9      	str	r1, [r7, #8]
 80042b6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	f003 031f 	and.w	r3, r3, #31
 80042be:	2201      	movs	r2, #1
 80042c0:	fa02 f303 	lsl.w	r3, r2, r3
 80042c4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6a1a      	ldr	r2, [r3, #32]
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	43db      	mvns	r3, r3
 80042ce:	401a      	ands	r2, r3
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	6a1a      	ldr	r2, [r3, #32]
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	f003 031f 	and.w	r3, r3, #31
 80042de:	6879      	ldr	r1, [r7, #4]
 80042e0:	fa01 f303 	lsl.w	r3, r1, r3
 80042e4:	431a      	orrs	r2, r3
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	621a      	str	r2, [r3, #32]
}
 80042ea:	bf00      	nop
 80042ec:	371c      	adds	r7, #28
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bc80      	pop	{r7}
 80042f2:	4770      	bx	lr

080042f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b085      	sub	sp, #20
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 80042fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004304:	2b01      	cmp	r3, #1
 8004306:	d101      	bne.n	800430c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004308:	2302      	movs	r3, #2
 800430a:	e032      	b.n	8004372 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2202      	movs	r2, #2
 8004318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004332:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	68fa      	ldr	r2, [r7, #12]
 800433a:	4313      	orrs	r3, r2
 800433c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004344:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	68ba      	ldr	r2, [r7, #8]
 800434c:	4313      	orrs	r3, r2
 800434e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	68fa      	ldr	r2, [r7, #12]
 8004356:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	68ba      	ldr	r2, [r7, #8]
 800435e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004370:	2300      	movs	r3, #0
}
 8004372:	4618      	mov	r0, r3
 8004374:	3714      	adds	r7, #20
 8004376:	46bd      	mov	sp, r7
 8004378:	bc80      	pop	{r7}
 800437a:	4770      	bx	lr

0800437c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800437c:	b480      	push	{r7}
 800437e:	b085      	sub	sp, #20
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
 8004384:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004386:	2300      	movs	r3, #0
 8004388:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004390:	2b01      	cmp	r3, #1
 8004392:	d101      	bne.n	8004398 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004394:	2302      	movs	r3, #2
 8004396:	e03d      	b.n	8004414 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2201      	movs	r2, #1
 800439c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	68db      	ldr	r3, [r3, #12]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	4313      	orrs	r3, r2
 80043ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4313      	orrs	r3, r2
 80043d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	691b      	ldr	r3, [r3, #16]
 80043e2:	4313      	orrs	r3, r2
 80043e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	695b      	ldr	r3, [r3, #20]
 80043f0:	4313      	orrs	r3, r2
 80043f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	69db      	ldr	r3, [r3, #28]
 80043fe:	4313      	orrs	r3, r2
 8004400:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	68fa      	ldr	r2, [r7, #12]
 8004408:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2200      	movs	r2, #0
 800440e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004412:	2300      	movs	r3, #0
}
 8004414:	4618      	mov	r0, r3
 8004416:	3714      	adds	r7, #20
 8004418:	46bd      	mov	sp, r7
 800441a:	bc80      	pop	{r7}
 800441c:	4770      	bx	lr

0800441e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800441e:	b580      	push	{r7, lr}
 8004420:	b082      	sub	sp, #8
 8004422:	af00      	add	r7, sp, #0
 8004424:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d101      	bne.n	8004430 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e03f      	b.n	80044b0 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004436:	b2db      	uxtb	r3, r3
 8004438:	2b00      	cmp	r3, #0
 800443a:	d106      	bne.n	800444a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2200      	movs	r2, #0
 8004440:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f7fd f9f7 	bl	8001838 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2224      	movs	r2, #36	; 0x24
 800444e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	68da      	ldr	r2, [r3, #12]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004460:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f000 f90c 	bl	8004680 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	691a      	ldr	r2, [r3, #16]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004476:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	695a      	ldr	r2, [r3, #20]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004486:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	68da      	ldr	r2, [r3, #12]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004496:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2200      	movs	r2, #0
 800449c:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2220      	movs	r2, #32
 80044a2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2220      	movs	r2, #32
 80044aa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80044ae:	2300      	movs	r3, #0
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3708      	adds	r7, #8
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}

080044b8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b088      	sub	sp, #32
 80044bc:	af02      	add	r7, sp, #8
 80044be:	60f8      	str	r0, [r7, #12]
 80044c0:	60b9      	str	r1, [r7, #8]
 80044c2:	603b      	str	r3, [r7, #0]
 80044c4:	4613      	mov	r3, r2
 80044c6:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80044c8:	2300      	movs	r3, #0
 80044ca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	2b20      	cmp	r3, #32
 80044d6:	f040 8083 	bne.w	80045e0 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d002      	beq.n	80044e6 <HAL_UART_Transmit+0x2e>
 80044e0:	88fb      	ldrh	r3, [r7, #6]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d101      	bne.n	80044ea <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	e07b      	b.n	80045e2 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d101      	bne.n	80044f8 <HAL_UART_Transmit+0x40>
 80044f4:	2302      	movs	r3, #2
 80044f6:	e074      	b.n	80045e2 <HAL_UART_Transmit+0x12a>
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2201      	movs	r2, #1
 80044fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2200      	movs	r2, #0
 8004504:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2221      	movs	r2, #33	; 0x21
 800450a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800450e:	f7fd fbf9 	bl	8001d04 <HAL_GetTick>
 8004512:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	88fa      	ldrh	r2, [r7, #6]
 8004518:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	88fa      	ldrh	r2, [r7, #6]
 800451e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004520:	e042      	b.n	80045a8 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004526:	b29b      	uxth	r3, r3
 8004528:	3b01      	subs	r3, #1
 800452a:	b29a      	uxth	r2, r3
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004538:	d122      	bne.n	8004580 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	9300      	str	r3, [sp, #0]
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	2200      	movs	r2, #0
 8004542:	2180      	movs	r1, #128	; 0x80
 8004544:	68f8      	ldr	r0, [r7, #12]
 8004546:	f000 f850 	bl	80045ea <UART_WaitOnFlagUntilTimeout>
 800454a:	4603      	mov	r3, r0
 800454c:	2b00      	cmp	r3, #0
 800454e:	d001      	beq.n	8004554 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8004550:	2303      	movs	r3, #3
 8004552:	e046      	b.n	80045e2 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	881b      	ldrh	r3, [r3, #0]
 800455c:	461a      	mov	r2, r3
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004566:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	691b      	ldr	r3, [r3, #16]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d103      	bne.n	8004578 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	3302      	adds	r3, #2
 8004574:	60bb      	str	r3, [r7, #8]
 8004576:	e017      	b.n	80045a8 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	3301      	adds	r3, #1
 800457c:	60bb      	str	r3, [r7, #8]
 800457e:	e013      	b.n	80045a8 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	9300      	str	r3, [sp, #0]
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	2200      	movs	r2, #0
 8004588:	2180      	movs	r1, #128	; 0x80
 800458a:	68f8      	ldr	r0, [r7, #12]
 800458c:	f000 f82d 	bl	80045ea <UART_WaitOnFlagUntilTimeout>
 8004590:	4603      	mov	r3, r0
 8004592:	2b00      	cmp	r3, #0
 8004594:	d001      	beq.n	800459a <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e023      	b.n	80045e2 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	1c5a      	adds	r2, r3, #1
 800459e:	60ba      	str	r2, [r7, #8]
 80045a0:	781a      	ldrb	r2, [r3, #0]
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045ac:	b29b      	uxth	r3, r3
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d1b7      	bne.n	8004522 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	9300      	str	r3, [sp, #0]
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	2200      	movs	r2, #0
 80045ba:	2140      	movs	r1, #64	; 0x40
 80045bc:	68f8      	ldr	r0, [r7, #12]
 80045be:	f000 f814 	bl	80045ea <UART_WaitOnFlagUntilTimeout>
 80045c2:	4603      	mov	r3, r0
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d001      	beq.n	80045cc <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80045c8:	2303      	movs	r3, #3
 80045ca:	e00a      	b.n	80045e2 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2220      	movs	r2, #32
 80045d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2200      	movs	r2, #0
 80045d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80045dc:	2300      	movs	r3, #0
 80045de:	e000      	b.n	80045e2 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80045e0:	2302      	movs	r3, #2
  }
}
 80045e2:	4618      	mov	r0, r3
 80045e4:	3718      	adds	r7, #24
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}

080045ea <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80045ea:	b580      	push	{r7, lr}
 80045ec:	b084      	sub	sp, #16
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	60f8      	str	r0, [r7, #12]
 80045f2:	60b9      	str	r1, [r7, #8]
 80045f4:	603b      	str	r3, [r7, #0]
 80045f6:	4613      	mov	r3, r2
 80045f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045fa:	e02c      	b.n	8004656 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045fc:	69bb      	ldr	r3, [r7, #24]
 80045fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004602:	d028      	beq.n	8004656 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004604:	69bb      	ldr	r3, [r7, #24]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d007      	beq.n	800461a <UART_WaitOnFlagUntilTimeout+0x30>
 800460a:	f7fd fb7b 	bl	8001d04 <HAL_GetTick>
 800460e:	4602      	mov	r2, r0
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	1ad3      	subs	r3, r2, r3
 8004614:	69ba      	ldr	r2, [r7, #24]
 8004616:	429a      	cmp	r2, r3
 8004618:	d21d      	bcs.n	8004656 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	68da      	ldr	r2, [r3, #12]
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004628:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	695a      	ldr	r2, [r3, #20]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f022 0201 	bic.w	r2, r2, #1
 8004638:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2220      	movs	r2, #32
 800463e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2220      	movs	r2, #32
 8004646:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2200      	movs	r2, #0
 800464e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	e00f      	b.n	8004676 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	4013      	ands	r3, r2
 8004660:	68ba      	ldr	r2, [r7, #8]
 8004662:	429a      	cmp	r2, r3
 8004664:	bf0c      	ite	eq
 8004666:	2301      	moveq	r3, #1
 8004668:	2300      	movne	r3, #0
 800466a:	b2db      	uxtb	r3, r3
 800466c:	461a      	mov	r2, r3
 800466e:	79fb      	ldrb	r3, [r7, #7]
 8004670:	429a      	cmp	r2, r3
 8004672:	d0c3      	beq.n	80045fc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004674:	2300      	movs	r3, #0
}
 8004676:	4618      	mov	r0, r3
 8004678:	3710      	adds	r7, #16
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}
	...

08004680 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b084      	sub	sp, #16
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	691b      	ldr	r3, [r3, #16]
 800468e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	68da      	ldr	r2, [r3, #12]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	430a      	orrs	r2, r1
 800469c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	689a      	ldr	r2, [r3, #8]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	691b      	ldr	r3, [r3, #16]
 80046a6:	431a      	orrs	r2, r3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	695b      	ldr	r3, [r3, #20]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80046ba:	f023 030c 	bic.w	r3, r3, #12
 80046be:	687a      	ldr	r2, [r7, #4]
 80046c0:	6812      	ldr	r2, [r2, #0]
 80046c2:	68f9      	ldr	r1, [r7, #12]
 80046c4:	430b      	orrs	r3, r1
 80046c6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	695b      	ldr	r3, [r3, #20]
 80046ce:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	699a      	ldr	r2, [r3, #24]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	430a      	orrs	r2, r1
 80046dc:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a52      	ldr	r2, [pc, #328]	; (800482c <UART_SetConfig+0x1ac>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d14e      	bne.n	8004786 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80046e8:	f7fe ff4c 	bl	8003584 <HAL_RCC_GetPCLK2Freq>
 80046ec:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80046ee:	68ba      	ldr	r2, [r7, #8]
 80046f0:	4613      	mov	r3, r2
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	4413      	add	r3, r2
 80046f6:	009a      	lsls	r2, r3, #2
 80046f8:	441a      	add	r2, r3
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	009b      	lsls	r3, r3, #2
 8004700:	fbb2 f3f3 	udiv	r3, r2, r3
 8004704:	4a4a      	ldr	r2, [pc, #296]	; (8004830 <UART_SetConfig+0x1b0>)
 8004706:	fba2 2303 	umull	r2, r3, r2, r3
 800470a:	095b      	lsrs	r3, r3, #5
 800470c:	0119      	lsls	r1, r3, #4
 800470e:	68ba      	ldr	r2, [r7, #8]
 8004710:	4613      	mov	r3, r2
 8004712:	009b      	lsls	r3, r3, #2
 8004714:	4413      	add	r3, r2
 8004716:	009a      	lsls	r2, r3, #2
 8004718:	441a      	add	r2, r3
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	fbb2 f2f3 	udiv	r2, r2, r3
 8004724:	4b42      	ldr	r3, [pc, #264]	; (8004830 <UART_SetConfig+0x1b0>)
 8004726:	fba3 0302 	umull	r0, r3, r3, r2
 800472a:	095b      	lsrs	r3, r3, #5
 800472c:	2064      	movs	r0, #100	; 0x64
 800472e:	fb00 f303 	mul.w	r3, r0, r3
 8004732:	1ad3      	subs	r3, r2, r3
 8004734:	011b      	lsls	r3, r3, #4
 8004736:	3332      	adds	r3, #50	; 0x32
 8004738:	4a3d      	ldr	r2, [pc, #244]	; (8004830 <UART_SetConfig+0x1b0>)
 800473a:	fba2 2303 	umull	r2, r3, r2, r3
 800473e:	095b      	lsrs	r3, r3, #5
 8004740:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004744:	4419      	add	r1, r3
 8004746:	68ba      	ldr	r2, [r7, #8]
 8004748:	4613      	mov	r3, r2
 800474a:	009b      	lsls	r3, r3, #2
 800474c:	4413      	add	r3, r2
 800474e:	009a      	lsls	r2, r3, #2
 8004750:	441a      	add	r2, r3
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	009b      	lsls	r3, r3, #2
 8004758:	fbb2 f2f3 	udiv	r2, r2, r3
 800475c:	4b34      	ldr	r3, [pc, #208]	; (8004830 <UART_SetConfig+0x1b0>)
 800475e:	fba3 0302 	umull	r0, r3, r3, r2
 8004762:	095b      	lsrs	r3, r3, #5
 8004764:	2064      	movs	r0, #100	; 0x64
 8004766:	fb00 f303 	mul.w	r3, r0, r3
 800476a:	1ad3      	subs	r3, r2, r3
 800476c:	011b      	lsls	r3, r3, #4
 800476e:	3332      	adds	r3, #50	; 0x32
 8004770:	4a2f      	ldr	r2, [pc, #188]	; (8004830 <UART_SetConfig+0x1b0>)
 8004772:	fba2 2303 	umull	r2, r3, r2, r3
 8004776:	095b      	lsrs	r3, r3, #5
 8004778:	f003 020f 	and.w	r2, r3, #15
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	440a      	add	r2, r1
 8004782:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8004784:	e04d      	b.n	8004822 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8004786:	f7fe fee9 	bl	800355c <HAL_RCC_GetPCLK1Freq>
 800478a:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800478c:	68ba      	ldr	r2, [r7, #8]
 800478e:	4613      	mov	r3, r2
 8004790:	009b      	lsls	r3, r3, #2
 8004792:	4413      	add	r3, r2
 8004794:	009a      	lsls	r2, r3, #2
 8004796:	441a      	add	r2, r3
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	009b      	lsls	r3, r3, #2
 800479e:	fbb2 f3f3 	udiv	r3, r2, r3
 80047a2:	4a23      	ldr	r2, [pc, #140]	; (8004830 <UART_SetConfig+0x1b0>)
 80047a4:	fba2 2303 	umull	r2, r3, r2, r3
 80047a8:	095b      	lsrs	r3, r3, #5
 80047aa:	0119      	lsls	r1, r3, #4
 80047ac:	68ba      	ldr	r2, [r7, #8]
 80047ae:	4613      	mov	r3, r2
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	4413      	add	r3, r2
 80047b4:	009a      	lsls	r2, r3, #2
 80047b6:	441a      	add	r2, r3
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	009b      	lsls	r3, r3, #2
 80047be:	fbb2 f2f3 	udiv	r2, r2, r3
 80047c2:	4b1b      	ldr	r3, [pc, #108]	; (8004830 <UART_SetConfig+0x1b0>)
 80047c4:	fba3 0302 	umull	r0, r3, r3, r2
 80047c8:	095b      	lsrs	r3, r3, #5
 80047ca:	2064      	movs	r0, #100	; 0x64
 80047cc:	fb00 f303 	mul.w	r3, r0, r3
 80047d0:	1ad3      	subs	r3, r2, r3
 80047d2:	011b      	lsls	r3, r3, #4
 80047d4:	3332      	adds	r3, #50	; 0x32
 80047d6:	4a16      	ldr	r2, [pc, #88]	; (8004830 <UART_SetConfig+0x1b0>)
 80047d8:	fba2 2303 	umull	r2, r3, r2, r3
 80047dc:	095b      	lsrs	r3, r3, #5
 80047de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80047e2:	4419      	add	r1, r3
 80047e4:	68ba      	ldr	r2, [r7, #8]
 80047e6:	4613      	mov	r3, r2
 80047e8:	009b      	lsls	r3, r3, #2
 80047ea:	4413      	add	r3, r2
 80047ec:	009a      	lsls	r2, r3, #2
 80047ee:	441a      	add	r2, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	fbb2 f2f3 	udiv	r2, r2, r3
 80047fa:	4b0d      	ldr	r3, [pc, #52]	; (8004830 <UART_SetConfig+0x1b0>)
 80047fc:	fba3 0302 	umull	r0, r3, r3, r2
 8004800:	095b      	lsrs	r3, r3, #5
 8004802:	2064      	movs	r0, #100	; 0x64
 8004804:	fb00 f303 	mul.w	r3, r0, r3
 8004808:	1ad3      	subs	r3, r2, r3
 800480a:	011b      	lsls	r3, r3, #4
 800480c:	3332      	adds	r3, #50	; 0x32
 800480e:	4a08      	ldr	r2, [pc, #32]	; (8004830 <UART_SetConfig+0x1b0>)
 8004810:	fba2 2303 	umull	r2, r3, r2, r3
 8004814:	095b      	lsrs	r3, r3, #5
 8004816:	f003 020f 	and.w	r2, r3, #15
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	440a      	add	r2, r1
 8004820:	609a      	str	r2, [r3, #8]
}
 8004822:	bf00      	nop
 8004824:	3710      	adds	r7, #16
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	40013800 	.word	0x40013800
 8004830:	51eb851f 	.word	0x51eb851f

08004834 <__errno>:
 8004834:	4b01      	ldr	r3, [pc, #4]	; (800483c <__errno+0x8>)
 8004836:	6818      	ldr	r0, [r3, #0]
 8004838:	4770      	bx	lr
 800483a:	bf00      	nop
 800483c:	2000000c 	.word	0x2000000c

08004840 <__libc_init_array>:
 8004840:	b570      	push	{r4, r5, r6, lr}
 8004842:	2500      	movs	r5, #0
 8004844:	4e0c      	ldr	r6, [pc, #48]	; (8004878 <__libc_init_array+0x38>)
 8004846:	4c0d      	ldr	r4, [pc, #52]	; (800487c <__libc_init_array+0x3c>)
 8004848:	1ba4      	subs	r4, r4, r6
 800484a:	10a4      	asrs	r4, r4, #2
 800484c:	42a5      	cmp	r5, r4
 800484e:	d109      	bne.n	8004864 <__libc_init_array+0x24>
 8004850:	f000 fc34 	bl	80050bc <_init>
 8004854:	2500      	movs	r5, #0
 8004856:	4e0a      	ldr	r6, [pc, #40]	; (8004880 <__libc_init_array+0x40>)
 8004858:	4c0a      	ldr	r4, [pc, #40]	; (8004884 <__libc_init_array+0x44>)
 800485a:	1ba4      	subs	r4, r4, r6
 800485c:	10a4      	asrs	r4, r4, #2
 800485e:	42a5      	cmp	r5, r4
 8004860:	d105      	bne.n	800486e <__libc_init_array+0x2e>
 8004862:	bd70      	pop	{r4, r5, r6, pc}
 8004864:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004868:	4798      	blx	r3
 800486a:	3501      	adds	r5, #1
 800486c:	e7ee      	b.n	800484c <__libc_init_array+0xc>
 800486e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004872:	4798      	blx	r3
 8004874:	3501      	adds	r5, #1
 8004876:	e7f2      	b.n	800485e <__libc_init_array+0x1e>
 8004878:	08005238 	.word	0x08005238
 800487c:	08005238 	.word	0x08005238
 8004880:	08005238 	.word	0x08005238
 8004884:	0800523c 	.word	0x0800523c

08004888 <memset>:
 8004888:	4603      	mov	r3, r0
 800488a:	4402      	add	r2, r0
 800488c:	4293      	cmp	r3, r2
 800488e:	d100      	bne.n	8004892 <memset+0xa>
 8004890:	4770      	bx	lr
 8004892:	f803 1b01 	strb.w	r1, [r3], #1
 8004896:	e7f9      	b.n	800488c <memset+0x4>

08004898 <siprintf>:
 8004898:	b40e      	push	{r1, r2, r3}
 800489a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800489e:	b500      	push	{lr}
 80048a0:	b09c      	sub	sp, #112	; 0x70
 80048a2:	ab1d      	add	r3, sp, #116	; 0x74
 80048a4:	9002      	str	r0, [sp, #8]
 80048a6:	9006      	str	r0, [sp, #24]
 80048a8:	9107      	str	r1, [sp, #28]
 80048aa:	9104      	str	r1, [sp, #16]
 80048ac:	4808      	ldr	r0, [pc, #32]	; (80048d0 <siprintf+0x38>)
 80048ae:	4909      	ldr	r1, [pc, #36]	; (80048d4 <siprintf+0x3c>)
 80048b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80048b4:	9105      	str	r1, [sp, #20]
 80048b6:	6800      	ldr	r0, [r0, #0]
 80048b8:	a902      	add	r1, sp, #8
 80048ba:	9301      	str	r3, [sp, #4]
 80048bc:	f000 f866 	bl	800498c <_svfiprintf_r>
 80048c0:	2200      	movs	r2, #0
 80048c2:	9b02      	ldr	r3, [sp, #8]
 80048c4:	701a      	strb	r2, [r3, #0]
 80048c6:	b01c      	add	sp, #112	; 0x70
 80048c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80048cc:	b003      	add	sp, #12
 80048ce:	4770      	bx	lr
 80048d0:	2000000c 	.word	0x2000000c
 80048d4:	ffff0208 	.word	0xffff0208

080048d8 <__ssputs_r>:
 80048d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048dc:	688e      	ldr	r6, [r1, #8]
 80048de:	4682      	mov	sl, r0
 80048e0:	429e      	cmp	r6, r3
 80048e2:	460c      	mov	r4, r1
 80048e4:	4690      	mov	r8, r2
 80048e6:	4699      	mov	r9, r3
 80048e8:	d837      	bhi.n	800495a <__ssputs_r+0x82>
 80048ea:	898a      	ldrh	r2, [r1, #12]
 80048ec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80048f0:	d031      	beq.n	8004956 <__ssputs_r+0x7e>
 80048f2:	2302      	movs	r3, #2
 80048f4:	6825      	ldr	r5, [r4, #0]
 80048f6:	6909      	ldr	r1, [r1, #16]
 80048f8:	1a6f      	subs	r7, r5, r1
 80048fa:	6965      	ldr	r5, [r4, #20]
 80048fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004900:	fb95 f5f3 	sdiv	r5, r5, r3
 8004904:	f109 0301 	add.w	r3, r9, #1
 8004908:	443b      	add	r3, r7
 800490a:	429d      	cmp	r5, r3
 800490c:	bf38      	it	cc
 800490e:	461d      	movcc	r5, r3
 8004910:	0553      	lsls	r3, r2, #21
 8004912:	d530      	bpl.n	8004976 <__ssputs_r+0x9e>
 8004914:	4629      	mov	r1, r5
 8004916:	f000 fb37 	bl	8004f88 <_malloc_r>
 800491a:	4606      	mov	r6, r0
 800491c:	b950      	cbnz	r0, 8004934 <__ssputs_r+0x5c>
 800491e:	230c      	movs	r3, #12
 8004920:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004924:	f8ca 3000 	str.w	r3, [sl]
 8004928:	89a3      	ldrh	r3, [r4, #12]
 800492a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800492e:	81a3      	strh	r3, [r4, #12]
 8004930:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004934:	463a      	mov	r2, r7
 8004936:	6921      	ldr	r1, [r4, #16]
 8004938:	f000 fab6 	bl	8004ea8 <memcpy>
 800493c:	89a3      	ldrh	r3, [r4, #12]
 800493e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004942:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004946:	81a3      	strh	r3, [r4, #12]
 8004948:	6126      	str	r6, [r4, #16]
 800494a:	443e      	add	r6, r7
 800494c:	6026      	str	r6, [r4, #0]
 800494e:	464e      	mov	r6, r9
 8004950:	6165      	str	r5, [r4, #20]
 8004952:	1bed      	subs	r5, r5, r7
 8004954:	60a5      	str	r5, [r4, #8]
 8004956:	454e      	cmp	r6, r9
 8004958:	d900      	bls.n	800495c <__ssputs_r+0x84>
 800495a:	464e      	mov	r6, r9
 800495c:	4632      	mov	r2, r6
 800495e:	4641      	mov	r1, r8
 8004960:	6820      	ldr	r0, [r4, #0]
 8004962:	f000 faac 	bl	8004ebe <memmove>
 8004966:	68a3      	ldr	r3, [r4, #8]
 8004968:	2000      	movs	r0, #0
 800496a:	1b9b      	subs	r3, r3, r6
 800496c:	60a3      	str	r3, [r4, #8]
 800496e:	6823      	ldr	r3, [r4, #0]
 8004970:	441e      	add	r6, r3
 8004972:	6026      	str	r6, [r4, #0]
 8004974:	e7dc      	b.n	8004930 <__ssputs_r+0x58>
 8004976:	462a      	mov	r2, r5
 8004978:	f000 fb60 	bl	800503c <_realloc_r>
 800497c:	4606      	mov	r6, r0
 800497e:	2800      	cmp	r0, #0
 8004980:	d1e2      	bne.n	8004948 <__ssputs_r+0x70>
 8004982:	6921      	ldr	r1, [r4, #16]
 8004984:	4650      	mov	r0, sl
 8004986:	f000 fab3 	bl	8004ef0 <_free_r>
 800498a:	e7c8      	b.n	800491e <__ssputs_r+0x46>

0800498c <_svfiprintf_r>:
 800498c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004990:	461d      	mov	r5, r3
 8004992:	898b      	ldrh	r3, [r1, #12]
 8004994:	b09d      	sub	sp, #116	; 0x74
 8004996:	061f      	lsls	r7, r3, #24
 8004998:	4680      	mov	r8, r0
 800499a:	460c      	mov	r4, r1
 800499c:	4616      	mov	r6, r2
 800499e:	d50f      	bpl.n	80049c0 <_svfiprintf_r+0x34>
 80049a0:	690b      	ldr	r3, [r1, #16]
 80049a2:	b96b      	cbnz	r3, 80049c0 <_svfiprintf_r+0x34>
 80049a4:	2140      	movs	r1, #64	; 0x40
 80049a6:	f000 faef 	bl	8004f88 <_malloc_r>
 80049aa:	6020      	str	r0, [r4, #0]
 80049ac:	6120      	str	r0, [r4, #16]
 80049ae:	b928      	cbnz	r0, 80049bc <_svfiprintf_r+0x30>
 80049b0:	230c      	movs	r3, #12
 80049b2:	f8c8 3000 	str.w	r3, [r8]
 80049b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80049ba:	e0c8      	b.n	8004b4e <_svfiprintf_r+0x1c2>
 80049bc:	2340      	movs	r3, #64	; 0x40
 80049be:	6163      	str	r3, [r4, #20]
 80049c0:	2300      	movs	r3, #0
 80049c2:	9309      	str	r3, [sp, #36]	; 0x24
 80049c4:	2320      	movs	r3, #32
 80049c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80049ca:	2330      	movs	r3, #48	; 0x30
 80049cc:	f04f 0b01 	mov.w	fp, #1
 80049d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80049d4:	9503      	str	r5, [sp, #12]
 80049d6:	4637      	mov	r7, r6
 80049d8:	463d      	mov	r5, r7
 80049da:	f815 3b01 	ldrb.w	r3, [r5], #1
 80049de:	b10b      	cbz	r3, 80049e4 <_svfiprintf_r+0x58>
 80049e0:	2b25      	cmp	r3, #37	; 0x25
 80049e2:	d13e      	bne.n	8004a62 <_svfiprintf_r+0xd6>
 80049e4:	ebb7 0a06 	subs.w	sl, r7, r6
 80049e8:	d00b      	beq.n	8004a02 <_svfiprintf_r+0x76>
 80049ea:	4653      	mov	r3, sl
 80049ec:	4632      	mov	r2, r6
 80049ee:	4621      	mov	r1, r4
 80049f0:	4640      	mov	r0, r8
 80049f2:	f7ff ff71 	bl	80048d8 <__ssputs_r>
 80049f6:	3001      	adds	r0, #1
 80049f8:	f000 80a4 	beq.w	8004b44 <_svfiprintf_r+0x1b8>
 80049fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049fe:	4453      	add	r3, sl
 8004a00:	9309      	str	r3, [sp, #36]	; 0x24
 8004a02:	783b      	ldrb	r3, [r7, #0]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	f000 809d 	beq.w	8004b44 <_svfiprintf_r+0x1b8>
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004a10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004a14:	9304      	str	r3, [sp, #16]
 8004a16:	9307      	str	r3, [sp, #28]
 8004a18:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004a1c:	931a      	str	r3, [sp, #104]	; 0x68
 8004a1e:	462f      	mov	r7, r5
 8004a20:	2205      	movs	r2, #5
 8004a22:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004a26:	4850      	ldr	r0, [pc, #320]	; (8004b68 <_svfiprintf_r+0x1dc>)
 8004a28:	f000 fa30 	bl	8004e8c <memchr>
 8004a2c:	9b04      	ldr	r3, [sp, #16]
 8004a2e:	b9d0      	cbnz	r0, 8004a66 <_svfiprintf_r+0xda>
 8004a30:	06d9      	lsls	r1, r3, #27
 8004a32:	bf44      	itt	mi
 8004a34:	2220      	movmi	r2, #32
 8004a36:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004a3a:	071a      	lsls	r2, r3, #28
 8004a3c:	bf44      	itt	mi
 8004a3e:	222b      	movmi	r2, #43	; 0x2b
 8004a40:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004a44:	782a      	ldrb	r2, [r5, #0]
 8004a46:	2a2a      	cmp	r2, #42	; 0x2a
 8004a48:	d015      	beq.n	8004a76 <_svfiprintf_r+0xea>
 8004a4a:	462f      	mov	r7, r5
 8004a4c:	2000      	movs	r0, #0
 8004a4e:	250a      	movs	r5, #10
 8004a50:	9a07      	ldr	r2, [sp, #28]
 8004a52:	4639      	mov	r1, r7
 8004a54:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004a58:	3b30      	subs	r3, #48	; 0x30
 8004a5a:	2b09      	cmp	r3, #9
 8004a5c:	d94d      	bls.n	8004afa <_svfiprintf_r+0x16e>
 8004a5e:	b1b8      	cbz	r0, 8004a90 <_svfiprintf_r+0x104>
 8004a60:	e00f      	b.n	8004a82 <_svfiprintf_r+0xf6>
 8004a62:	462f      	mov	r7, r5
 8004a64:	e7b8      	b.n	80049d8 <_svfiprintf_r+0x4c>
 8004a66:	4a40      	ldr	r2, [pc, #256]	; (8004b68 <_svfiprintf_r+0x1dc>)
 8004a68:	463d      	mov	r5, r7
 8004a6a:	1a80      	subs	r0, r0, r2
 8004a6c:	fa0b f000 	lsl.w	r0, fp, r0
 8004a70:	4318      	orrs	r0, r3
 8004a72:	9004      	str	r0, [sp, #16]
 8004a74:	e7d3      	b.n	8004a1e <_svfiprintf_r+0x92>
 8004a76:	9a03      	ldr	r2, [sp, #12]
 8004a78:	1d11      	adds	r1, r2, #4
 8004a7a:	6812      	ldr	r2, [r2, #0]
 8004a7c:	9103      	str	r1, [sp, #12]
 8004a7e:	2a00      	cmp	r2, #0
 8004a80:	db01      	blt.n	8004a86 <_svfiprintf_r+0xfa>
 8004a82:	9207      	str	r2, [sp, #28]
 8004a84:	e004      	b.n	8004a90 <_svfiprintf_r+0x104>
 8004a86:	4252      	negs	r2, r2
 8004a88:	f043 0302 	orr.w	r3, r3, #2
 8004a8c:	9207      	str	r2, [sp, #28]
 8004a8e:	9304      	str	r3, [sp, #16]
 8004a90:	783b      	ldrb	r3, [r7, #0]
 8004a92:	2b2e      	cmp	r3, #46	; 0x2e
 8004a94:	d10c      	bne.n	8004ab0 <_svfiprintf_r+0x124>
 8004a96:	787b      	ldrb	r3, [r7, #1]
 8004a98:	2b2a      	cmp	r3, #42	; 0x2a
 8004a9a:	d133      	bne.n	8004b04 <_svfiprintf_r+0x178>
 8004a9c:	9b03      	ldr	r3, [sp, #12]
 8004a9e:	3702      	adds	r7, #2
 8004aa0:	1d1a      	adds	r2, r3, #4
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	9203      	str	r2, [sp, #12]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	bfb8      	it	lt
 8004aaa:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004aae:	9305      	str	r3, [sp, #20]
 8004ab0:	4d2e      	ldr	r5, [pc, #184]	; (8004b6c <_svfiprintf_r+0x1e0>)
 8004ab2:	2203      	movs	r2, #3
 8004ab4:	7839      	ldrb	r1, [r7, #0]
 8004ab6:	4628      	mov	r0, r5
 8004ab8:	f000 f9e8 	bl	8004e8c <memchr>
 8004abc:	b138      	cbz	r0, 8004ace <_svfiprintf_r+0x142>
 8004abe:	2340      	movs	r3, #64	; 0x40
 8004ac0:	1b40      	subs	r0, r0, r5
 8004ac2:	fa03 f000 	lsl.w	r0, r3, r0
 8004ac6:	9b04      	ldr	r3, [sp, #16]
 8004ac8:	3701      	adds	r7, #1
 8004aca:	4303      	orrs	r3, r0
 8004acc:	9304      	str	r3, [sp, #16]
 8004ace:	7839      	ldrb	r1, [r7, #0]
 8004ad0:	2206      	movs	r2, #6
 8004ad2:	4827      	ldr	r0, [pc, #156]	; (8004b70 <_svfiprintf_r+0x1e4>)
 8004ad4:	1c7e      	adds	r6, r7, #1
 8004ad6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004ada:	f000 f9d7 	bl	8004e8c <memchr>
 8004ade:	2800      	cmp	r0, #0
 8004ae0:	d038      	beq.n	8004b54 <_svfiprintf_r+0x1c8>
 8004ae2:	4b24      	ldr	r3, [pc, #144]	; (8004b74 <_svfiprintf_r+0x1e8>)
 8004ae4:	bb13      	cbnz	r3, 8004b2c <_svfiprintf_r+0x1a0>
 8004ae6:	9b03      	ldr	r3, [sp, #12]
 8004ae8:	3307      	adds	r3, #7
 8004aea:	f023 0307 	bic.w	r3, r3, #7
 8004aee:	3308      	adds	r3, #8
 8004af0:	9303      	str	r3, [sp, #12]
 8004af2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004af4:	444b      	add	r3, r9
 8004af6:	9309      	str	r3, [sp, #36]	; 0x24
 8004af8:	e76d      	b.n	80049d6 <_svfiprintf_r+0x4a>
 8004afa:	fb05 3202 	mla	r2, r5, r2, r3
 8004afe:	2001      	movs	r0, #1
 8004b00:	460f      	mov	r7, r1
 8004b02:	e7a6      	b.n	8004a52 <_svfiprintf_r+0xc6>
 8004b04:	2300      	movs	r3, #0
 8004b06:	250a      	movs	r5, #10
 8004b08:	4619      	mov	r1, r3
 8004b0a:	3701      	adds	r7, #1
 8004b0c:	9305      	str	r3, [sp, #20]
 8004b0e:	4638      	mov	r0, r7
 8004b10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004b14:	3a30      	subs	r2, #48	; 0x30
 8004b16:	2a09      	cmp	r2, #9
 8004b18:	d903      	bls.n	8004b22 <_svfiprintf_r+0x196>
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d0c8      	beq.n	8004ab0 <_svfiprintf_r+0x124>
 8004b1e:	9105      	str	r1, [sp, #20]
 8004b20:	e7c6      	b.n	8004ab0 <_svfiprintf_r+0x124>
 8004b22:	fb05 2101 	mla	r1, r5, r1, r2
 8004b26:	2301      	movs	r3, #1
 8004b28:	4607      	mov	r7, r0
 8004b2a:	e7f0      	b.n	8004b0e <_svfiprintf_r+0x182>
 8004b2c:	ab03      	add	r3, sp, #12
 8004b2e:	9300      	str	r3, [sp, #0]
 8004b30:	4622      	mov	r2, r4
 8004b32:	4b11      	ldr	r3, [pc, #68]	; (8004b78 <_svfiprintf_r+0x1ec>)
 8004b34:	a904      	add	r1, sp, #16
 8004b36:	4640      	mov	r0, r8
 8004b38:	f3af 8000 	nop.w
 8004b3c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8004b40:	4681      	mov	r9, r0
 8004b42:	d1d6      	bne.n	8004af2 <_svfiprintf_r+0x166>
 8004b44:	89a3      	ldrh	r3, [r4, #12]
 8004b46:	065b      	lsls	r3, r3, #25
 8004b48:	f53f af35 	bmi.w	80049b6 <_svfiprintf_r+0x2a>
 8004b4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004b4e:	b01d      	add	sp, #116	; 0x74
 8004b50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b54:	ab03      	add	r3, sp, #12
 8004b56:	9300      	str	r3, [sp, #0]
 8004b58:	4622      	mov	r2, r4
 8004b5a:	4b07      	ldr	r3, [pc, #28]	; (8004b78 <_svfiprintf_r+0x1ec>)
 8004b5c:	a904      	add	r1, sp, #16
 8004b5e:	4640      	mov	r0, r8
 8004b60:	f000 f882 	bl	8004c68 <_printf_i>
 8004b64:	e7ea      	b.n	8004b3c <_svfiprintf_r+0x1b0>
 8004b66:	bf00      	nop
 8004b68:	08005204 	.word	0x08005204
 8004b6c:	0800520a 	.word	0x0800520a
 8004b70:	0800520e 	.word	0x0800520e
 8004b74:	00000000 	.word	0x00000000
 8004b78:	080048d9 	.word	0x080048d9

08004b7c <_printf_common>:
 8004b7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b80:	4691      	mov	r9, r2
 8004b82:	461f      	mov	r7, r3
 8004b84:	688a      	ldr	r2, [r1, #8]
 8004b86:	690b      	ldr	r3, [r1, #16]
 8004b88:	4606      	mov	r6, r0
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	bfb8      	it	lt
 8004b8e:	4613      	movlt	r3, r2
 8004b90:	f8c9 3000 	str.w	r3, [r9]
 8004b94:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004b98:	460c      	mov	r4, r1
 8004b9a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004b9e:	b112      	cbz	r2, 8004ba6 <_printf_common+0x2a>
 8004ba0:	3301      	adds	r3, #1
 8004ba2:	f8c9 3000 	str.w	r3, [r9]
 8004ba6:	6823      	ldr	r3, [r4, #0]
 8004ba8:	0699      	lsls	r1, r3, #26
 8004baa:	bf42      	ittt	mi
 8004bac:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004bb0:	3302      	addmi	r3, #2
 8004bb2:	f8c9 3000 	strmi.w	r3, [r9]
 8004bb6:	6825      	ldr	r5, [r4, #0]
 8004bb8:	f015 0506 	ands.w	r5, r5, #6
 8004bbc:	d107      	bne.n	8004bce <_printf_common+0x52>
 8004bbe:	f104 0a19 	add.w	sl, r4, #25
 8004bc2:	68e3      	ldr	r3, [r4, #12]
 8004bc4:	f8d9 2000 	ldr.w	r2, [r9]
 8004bc8:	1a9b      	subs	r3, r3, r2
 8004bca:	42ab      	cmp	r3, r5
 8004bcc:	dc29      	bgt.n	8004c22 <_printf_common+0xa6>
 8004bce:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004bd2:	6822      	ldr	r2, [r4, #0]
 8004bd4:	3300      	adds	r3, #0
 8004bd6:	bf18      	it	ne
 8004bd8:	2301      	movne	r3, #1
 8004bda:	0692      	lsls	r2, r2, #26
 8004bdc:	d42e      	bmi.n	8004c3c <_printf_common+0xc0>
 8004bde:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004be2:	4639      	mov	r1, r7
 8004be4:	4630      	mov	r0, r6
 8004be6:	47c0      	blx	r8
 8004be8:	3001      	adds	r0, #1
 8004bea:	d021      	beq.n	8004c30 <_printf_common+0xb4>
 8004bec:	6823      	ldr	r3, [r4, #0]
 8004bee:	68e5      	ldr	r5, [r4, #12]
 8004bf0:	f003 0306 	and.w	r3, r3, #6
 8004bf4:	2b04      	cmp	r3, #4
 8004bf6:	bf18      	it	ne
 8004bf8:	2500      	movne	r5, #0
 8004bfa:	f8d9 2000 	ldr.w	r2, [r9]
 8004bfe:	f04f 0900 	mov.w	r9, #0
 8004c02:	bf08      	it	eq
 8004c04:	1aad      	subeq	r5, r5, r2
 8004c06:	68a3      	ldr	r3, [r4, #8]
 8004c08:	6922      	ldr	r2, [r4, #16]
 8004c0a:	bf08      	it	eq
 8004c0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c10:	4293      	cmp	r3, r2
 8004c12:	bfc4      	itt	gt
 8004c14:	1a9b      	subgt	r3, r3, r2
 8004c16:	18ed      	addgt	r5, r5, r3
 8004c18:	341a      	adds	r4, #26
 8004c1a:	454d      	cmp	r5, r9
 8004c1c:	d11a      	bne.n	8004c54 <_printf_common+0xd8>
 8004c1e:	2000      	movs	r0, #0
 8004c20:	e008      	b.n	8004c34 <_printf_common+0xb8>
 8004c22:	2301      	movs	r3, #1
 8004c24:	4652      	mov	r2, sl
 8004c26:	4639      	mov	r1, r7
 8004c28:	4630      	mov	r0, r6
 8004c2a:	47c0      	blx	r8
 8004c2c:	3001      	adds	r0, #1
 8004c2e:	d103      	bne.n	8004c38 <_printf_common+0xbc>
 8004c30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004c34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c38:	3501      	adds	r5, #1
 8004c3a:	e7c2      	b.n	8004bc2 <_printf_common+0x46>
 8004c3c:	2030      	movs	r0, #48	; 0x30
 8004c3e:	18e1      	adds	r1, r4, r3
 8004c40:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004c44:	1c5a      	adds	r2, r3, #1
 8004c46:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004c4a:	4422      	add	r2, r4
 8004c4c:	3302      	adds	r3, #2
 8004c4e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004c52:	e7c4      	b.n	8004bde <_printf_common+0x62>
 8004c54:	2301      	movs	r3, #1
 8004c56:	4622      	mov	r2, r4
 8004c58:	4639      	mov	r1, r7
 8004c5a:	4630      	mov	r0, r6
 8004c5c:	47c0      	blx	r8
 8004c5e:	3001      	adds	r0, #1
 8004c60:	d0e6      	beq.n	8004c30 <_printf_common+0xb4>
 8004c62:	f109 0901 	add.w	r9, r9, #1
 8004c66:	e7d8      	b.n	8004c1a <_printf_common+0x9e>

08004c68 <_printf_i>:
 8004c68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004c6c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004c70:	460c      	mov	r4, r1
 8004c72:	7e09      	ldrb	r1, [r1, #24]
 8004c74:	b085      	sub	sp, #20
 8004c76:	296e      	cmp	r1, #110	; 0x6e
 8004c78:	4617      	mov	r7, r2
 8004c7a:	4606      	mov	r6, r0
 8004c7c:	4698      	mov	r8, r3
 8004c7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004c80:	f000 80b3 	beq.w	8004dea <_printf_i+0x182>
 8004c84:	d822      	bhi.n	8004ccc <_printf_i+0x64>
 8004c86:	2963      	cmp	r1, #99	; 0x63
 8004c88:	d036      	beq.n	8004cf8 <_printf_i+0x90>
 8004c8a:	d80a      	bhi.n	8004ca2 <_printf_i+0x3a>
 8004c8c:	2900      	cmp	r1, #0
 8004c8e:	f000 80b9 	beq.w	8004e04 <_printf_i+0x19c>
 8004c92:	2958      	cmp	r1, #88	; 0x58
 8004c94:	f000 8083 	beq.w	8004d9e <_printf_i+0x136>
 8004c98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c9c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004ca0:	e032      	b.n	8004d08 <_printf_i+0xa0>
 8004ca2:	2964      	cmp	r1, #100	; 0x64
 8004ca4:	d001      	beq.n	8004caa <_printf_i+0x42>
 8004ca6:	2969      	cmp	r1, #105	; 0x69
 8004ca8:	d1f6      	bne.n	8004c98 <_printf_i+0x30>
 8004caa:	6820      	ldr	r0, [r4, #0]
 8004cac:	6813      	ldr	r3, [r2, #0]
 8004cae:	0605      	lsls	r5, r0, #24
 8004cb0:	f103 0104 	add.w	r1, r3, #4
 8004cb4:	d52a      	bpl.n	8004d0c <_printf_i+0xa4>
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	6011      	str	r1, [r2, #0]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	da03      	bge.n	8004cc6 <_printf_i+0x5e>
 8004cbe:	222d      	movs	r2, #45	; 0x2d
 8004cc0:	425b      	negs	r3, r3
 8004cc2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004cc6:	486f      	ldr	r0, [pc, #444]	; (8004e84 <_printf_i+0x21c>)
 8004cc8:	220a      	movs	r2, #10
 8004cca:	e039      	b.n	8004d40 <_printf_i+0xd8>
 8004ccc:	2973      	cmp	r1, #115	; 0x73
 8004cce:	f000 809d 	beq.w	8004e0c <_printf_i+0x1a4>
 8004cd2:	d808      	bhi.n	8004ce6 <_printf_i+0x7e>
 8004cd4:	296f      	cmp	r1, #111	; 0x6f
 8004cd6:	d020      	beq.n	8004d1a <_printf_i+0xb2>
 8004cd8:	2970      	cmp	r1, #112	; 0x70
 8004cda:	d1dd      	bne.n	8004c98 <_printf_i+0x30>
 8004cdc:	6823      	ldr	r3, [r4, #0]
 8004cde:	f043 0320 	orr.w	r3, r3, #32
 8004ce2:	6023      	str	r3, [r4, #0]
 8004ce4:	e003      	b.n	8004cee <_printf_i+0x86>
 8004ce6:	2975      	cmp	r1, #117	; 0x75
 8004ce8:	d017      	beq.n	8004d1a <_printf_i+0xb2>
 8004cea:	2978      	cmp	r1, #120	; 0x78
 8004cec:	d1d4      	bne.n	8004c98 <_printf_i+0x30>
 8004cee:	2378      	movs	r3, #120	; 0x78
 8004cf0:	4865      	ldr	r0, [pc, #404]	; (8004e88 <_printf_i+0x220>)
 8004cf2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004cf6:	e055      	b.n	8004da4 <_printf_i+0x13c>
 8004cf8:	6813      	ldr	r3, [r2, #0]
 8004cfa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004cfe:	1d19      	adds	r1, r3, #4
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	6011      	str	r1, [r2, #0]
 8004d04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d08:	2301      	movs	r3, #1
 8004d0a:	e08c      	b.n	8004e26 <_printf_i+0x1be>
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004d12:	6011      	str	r1, [r2, #0]
 8004d14:	bf18      	it	ne
 8004d16:	b21b      	sxthne	r3, r3
 8004d18:	e7cf      	b.n	8004cba <_printf_i+0x52>
 8004d1a:	6813      	ldr	r3, [r2, #0]
 8004d1c:	6825      	ldr	r5, [r4, #0]
 8004d1e:	1d18      	adds	r0, r3, #4
 8004d20:	6010      	str	r0, [r2, #0]
 8004d22:	0628      	lsls	r0, r5, #24
 8004d24:	d501      	bpl.n	8004d2a <_printf_i+0xc2>
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	e002      	b.n	8004d30 <_printf_i+0xc8>
 8004d2a:	0668      	lsls	r0, r5, #25
 8004d2c:	d5fb      	bpl.n	8004d26 <_printf_i+0xbe>
 8004d2e:	881b      	ldrh	r3, [r3, #0]
 8004d30:	296f      	cmp	r1, #111	; 0x6f
 8004d32:	bf14      	ite	ne
 8004d34:	220a      	movne	r2, #10
 8004d36:	2208      	moveq	r2, #8
 8004d38:	4852      	ldr	r0, [pc, #328]	; (8004e84 <_printf_i+0x21c>)
 8004d3a:	2100      	movs	r1, #0
 8004d3c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d40:	6865      	ldr	r5, [r4, #4]
 8004d42:	2d00      	cmp	r5, #0
 8004d44:	60a5      	str	r5, [r4, #8]
 8004d46:	f2c0 8095 	blt.w	8004e74 <_printf_i+0x20c>
 8004d4a:	6821      	ldr	r1, [r4, #0]
 8004d4c:	f021 0104 	bic.w	r1, r1, #4
 8004d50:	6021      	str	r1, [r4, #0]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d13d      	bne.n	8004dd2 <_printf_i+0x16a>
 8004d56:	2d00      	cmp	r5, #0
 8004d58:	f040 808e 	bne.w	8004e78 <_printf_i+0x210>
 8004d5c:	4665      	mov	r5, ip
 8004d5e:	2a08      	cmp	r2, #8
 8004d60:	d10b      	bne.n	8004d7a <_printf_i+0x112>
 8004d62:	6823      	ldr	r3, [r4, #0]
 8004d64:	07db      	lsls	r3, r3, #31
 8004d66:	d508      	bpl.n	8004d7a <_printf_i+0x112>
 8004d68:	6923      	ldr	r3, [r4, #16]
 8004d6a:	6862      	ldr	r2, [r4, #4]
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	bfde      	ittt	le
 8004d70:	2330      	movle	r3, #48	; 0x30
 8004d72:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004d76:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004d7a:	ebac 0305 	sub.w	r3, ip, r5
 8004d7e:	6123      	str	r3, [r4, #16]
 8004d80:	f8cd 8000 	str.w	r8, [sp]
 8004d84:	463b      	mov	r3, r7
 8004d86:	aa03      	add	r2, sp, #12
 8004d88:	4621      	mov	r1, r4
 8004d8a:	4630      	mov	r0, r6
 8004d8c:	f7ff fef6 	bl	8004b7c <_printf_common>
 8004d90:	3001      	adds	r0, #1
 8004d92:	d14d      	bne.n	8004e30 <_printf_i+0x1c8>
 8004d94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d98:	b005      	add	sp, #20
 8004d9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004d9e:	4839      	ldr	r0, [pc, #228]	; (8004e84 <_printf_i+0x21c>)
 8004da0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004da4:	6813      	ldr	r3, [r2, #0]
 8004da6:	6821      	ldr	r1, [r4, #0]
 8004da8:	1d1d      	adds	r5, r3, #4
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	6015      	str	r5, [r2, #0]
 8004dae:	060a      	lsls	r2, r1, #24
 8004db0:	d50b      	bpl.n	8004dca <_printf_i+0x162>
 8004db2:	07ca      	lsls	r2, r1, #31
 8004db4:	bf44      	itt	mi
 8004db6:	f041 0120 	orrmi.w	r1, r1, #32
 8004dba:	6021      	strmi	r1, [r4, #0]
 8004dbc:	b91b      	cbnz	r3, 8004dc6 <_printf_i+0x15e>
 8004dbe:	6822      	ldr	r2, [r4, #0]
 8004dc0:	f022 0220 	bic.w	r2, r2, #32
 8004dc4:	6022      	str	r2, [r4, #0]
 8004dc6:	2210      	movs	r2, #16
 8004dc8:	e7b7      	b.n	8004d3a <_printf_i+0xd2>
 8004dca:	064d      	lsls	r5, r1, #25
 8004dcc:	bf48      	it	mi
 8004dce:	b29b      	uxthmi	r3, r3
 8004dd0:	e7ef      	b.n	8004db2 <_printf_i+0x14a>
 8004dd2:	4665      	mov	r5, ip
 8004dd4:	fbb3 f1f2 	udiv	r1, r3, r2
 8004dd8:	fb02 3311 	mls	r3, r2, r1, r3
 8004ddc:	5cc3      	ldrb	r3, [r0, r3]
 8004dde:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004de2:	460b      	mov	r3, r1
 8004de4:	2900      	cmp	r1, #0
 8004de6:	d1f5      	bne.n	8004dd4 <_printf_i+0x16c>
 8004de8:	e7b9      	b.n	8004d5e <_printf_i+0xf6>
 8004dea:	6813      	ldr	r3, [r2, #0]
 8004dec:	6825      	ldr	r5, [r4, #0]
 8004dee:	1d18      	adds	r0, r3, #4
 8004df0:	6961      	ldr	r1, [r4, #20]
 8004df2:	6010      	str	r0, [r2, #0]
 8004df4:	0628      	lsls	r0, r5, #24
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	d501      	bpl.n	8004dfe <_printf_i+0x196>
 8004dfa:	6019      	str	r1, [r3, #0]
 8004dfc:	e002      	b.n	8004e04 <_printf_i+0x19c>
 8004dfe:	066a      	lsls	r2, r5, #25
 8004e00:	d5fb      	bpl.n	8004dfa <_printf_i+0x192>
 8004e02:	8019      	strh	r1, [r3, #0]
 8004e04:	2300      	movs	r3, #0
 8004e06:	4665      	mov	r5, ip
 8004e08:	6123      	str	r3, [r4, #16]
 8004e0a:	e7b9      	b.n	8004d80 <_printf_i+0x118>
 8004e0c:	6813      	ldr	r3, [r2, #0]
 8004e0e:	1d19      	adds	r1, r3, #4
 8004e10:	6011      	str	r1, [r2, #0]
 8004e12:	681d      	ldr	r5, [r3, #0]
 8004e14:	6862      	ldr	r2, [r4, #4]
 8004e16:	2100      	movs	r1, #0
 8004e18:	4628      	mov	r0, r5
 8004e1a:	f000 f837 	bl	8004e8c <memchr>
 8004e1e:	b108      	cbz	r0, 8004e24 <_printf_i+0x1bc>
 8004e20:	1b40      	subs	r0, r0, r5
 8004e22:	6060      	str	r0, [r4, #4]
 8004e24:	6863      	ldr	r3, [r4, #4]
 8004e26:	6123      	str	r3, [r4, #16]
 8004e28:	2300      	movs	r3, #0
 8004e2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e2e:	e7a7      	b.n	8004d80 <_printf_i+0x118>
 8004e30:	6923      	ldr	r3, [r4, #16]
 8004e32:	462a      	mov	r2, r5
 8004e34:	4639      	mov	r1, r7
 8004e36:	4630      	mov	r0, r6
 8004e38:	47c0      	blx	r8
 8004e3a:	3001      	adds	r0, #1
 8004e3c:	d0aa      	beq.n	8004d94 <_printf_i+0x12c>
 8004e3e:	6823      	ldr	r3, [r4, #0]
 8004e40:	079b      	lsls	r3, r3, #30
 8004e42:	d413      	bmi.n	8004e6c <_printf_i+0x204>
 8004e44:	68e0      	ldr	r0, [r4, #12]
 8004e46:	9b03      	ldr	r3, [sp, #12]
 8004e48:	4298      	cmp	r0, r3
 8004e4a:	bfb8      	it	lt
 8004e4c:	4618      	movlt	r0, r3
 8004e4e:	e7a3      	b.n	8004d98 <_printf_i+0x130>
 8004e50:	2301      	movs	r3, #1
 8004e52:	464a      	mov	r2, r9
 8004e54:	4639      	mov	r1, r7
 8004e56:	4630      	mov	r0, r6
 8004e58:	47c0      	blx	r8
 8004e5a:	3001      	adds	r0, #1
 8004e5c:	d09a      	beq.n	8004d94 <_printf_i+0x12c>
 8004e5e:	3501      	adds	r5, #1
 8004e60:	68e3      	ldr	r3, [r4, #12]
 8004e62:	9a03      	ldr	r2, [sp, #12]
 8004e64:	1a9b      	subs	r3, r3, r2
 8004e66:	42ab      	cmp	r3, r5
 8004e68:	dcf2      	bgt.n	8004e50 <_printf_i+0x1e8>
 8004e6a:	e7eb      	b.n	8004e44 <_printf_i+0x1dc>
 8004e6c:	2500      	movs	r5, #0
 8004e6e:	f104 0919 	add.w	r9, r4, #25
 8004e72:	e7f5      	b.n	8004e60 <_printf_i+0x1f8>
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d1ac      	bne.n	8004dd2 <_printf_i+0x16a>
 8004e78:	7803      	ldrb	r3, [r0, #0]
 8004e7a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e7e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e82:	e76c      	b.n	8004d5e <_printf_i+0xf6>
 8004e84:	08005215 	.word	0x08005215
 8004e88:	08005226 	.word	0x08005226

08004e8c <memchr>:
 8004e8c:	b510      	push	{r4, lr}
 8004e8e:	b2c9      	uxtb	r1, r1
 8004e90:	4402      	add	r2, r0
 8004e92:	4290      	cmp	r0, r2
 8004e94:	4603      	mov	r3, r0
 8004e96:	d101      	bne.n	8004e9c <memchr+0x10>
 8004e98:	2300      	movs	r3, #0
 8004e9a:	e003      	b.n	8004ea4 <memchr+0x18>
 8004e9c:	781c      	ldrb	r4, [r3, #0]
 8004e9e:	3001      	adds	r0, #1
 8004ea0:	428c      	cmp	r4, r1
 8004ea2:	d1f6      	bne.n	8004e92 <memchr+0x6>
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	bd10      	pop	{r4, pc}

08004ea8 <memcpy>:
 8004ea8:	b510      	push	{r4, lr}
 8004eaa:	1e43      	subs	r3, r0, #1
 8004eac:	440a      	add	r2, r1
 8004eae:	4291      	cmp	r1, r2
 8004eb0:	d100      	bne.n	8004eb4 <memcpy+0xc>
 8004eb2:	bd10      	pop	{r4, pc}
 8004eb4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004eb8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ebc:	e7f7      	b.n	8004eae <memcpy+0x6>

08004ebe <memmove>:
 8004ebe:	4288      	cmp	r0, r1
 8004ec0:	b510      	push	{r4, lr}
 8004ec2:	eb01 0302 	add.w	r3, r1, r2
 8004ec6:	d807      	bhi.n	8004ed8 <memmove+0x1a>
 8004ec8:	1e42      	subs	r2, r0, #1
 8004eca:	4299      	cmp	r1, r3
 8004ecc:	d00a      	beq.n	8004ee4 <memmove+0x26>
 8004ece:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ed2:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004ed6:	e7f8      	b.n	8004eca <memmove+0xc>
 8004ed8:	4283      	cmp	r3, r0
 8004eda:	d9f5      	bls.n	8004ec8 <memmove+0xa>
 8004edc:	1881      	adds	r1, r0, r2
 8004ede:	1ad2      	subs	r2, r2, r3
 8004ee0:	42d3      	cmn	r3, r2
 8004ee2:	d100      	bne.n	8004ee6 <memmove+0x28>
 8004ee4:	bd10      	pop	{r4, pc}
 8004ee6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004eea:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004eee:	e7f7      	b.n	8004ee0 <memmove+0x22>

08004ef0 <_free_r>:
 8004ef0:	b538      	push	{r3, r4, r5, lr}
 8004ef2:	4605      	mov	r5, r0
 8004ef4:	2900      	cmp	r1, #0
 8004ef6:	d043      	beq.n	8004f80 <_free_r+0x90>
 8004ef8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004efc:	1f0c      	subs	r4, r1, #4
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	bfb8      	it	lt
 8004f02:	18e4      	addlt	r4, r4, r3
 8004f04:	f000 f8d0 	bl	80050a8 <__malloc_lock>
 8004f08:	4a1e      	ldr	r2, [pc, #120]	; (8004f84 <_free_r+0x94>)
 8004f0a:	6813      	ldr	r3, [r2, #0]
 8004f0c:	4610      	mov	r0, r2
 8004f0e:	b933      	cbnz	r3, 8004f1e <_free_r+0x2e>
 8004f10:	6063      	str	r3, [r4, #4]
 8004f12:	6014      	str	r4, [r2, #0]
 8004f14:	4628      	mov	r0, r5
 8004f16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f1a:	f000 b8c6 	b.w	80050aa <__malloc_unlock>
 8004f1e:	42a3      	cmp	r3, r4
 8004f20:	d90b      	bls.n	8004f3a <_free_r+0x4a>
 8004f22:	6821      	ldr	r1, [r4, #0]
 8004f24:	1862      	adds	r2, r4, r1
 8004f26:	4293      	cmp	r3, r2
 8004f28:	bf01      	itttt	eq
 8004f2a:	681a      	ldreq	r2, [r3, #0]
 8004f2c:	685b      	ldreq	r3, [r3, #4]
 8004f2e:	1852      	addeq	r2, r2, r1
 8004f30:	6022      	streq	r2, [r4, #0]
 8004f32:	6063      	str	r3, [r4, #4]
 8004f34:	6004      	str	r4, [r0, #0]
 8004f36:	e7ed      	b.n	8004f14 <_free_r+0x24>
 8004f38:	4613      	mov	r3, r2
 8004f3a:	685a      	ldr	r2, [r3, #4]
 8004f3c:	b10a      	cbz	r2, 8004f42 <_free_r+0x52>
 8004f3e:	42a2      	cmp	r2, r4
 8004f40:	d9fa      	bls.n	8004f38 <_free_r+0x48>
 8004f42:	6819      	ldr	r1, [r3, #0]
 8004f44:	1858      	adds	r0, r3, r1
 8004f46:	42a0      	cmp	r0, r4
 8004f48:	d10b      	bne.n	8004f62 <_free_r+0x72>
 8004f4a:	6820      	ldr	r0, [r4, #0]
 8004f4c:	4401      	add	r1, r0
 8004f4e:	1858      	adds	r0, r3, r1
 8004f50:	4282      	cmp	r2, r0
 8004f52:	6019      	str	r1, [r3, #0]
 8004f54:	d1de      	bne.n	8004f14 <_free_r+0x24>
 8004f56:	6810      	ldr	r0, [r2, #0]
 8004f58:	6852      	ldr	r2, [r2, #4]
 8004f5a:	4401      	add	r1, r0
 8004f5c:	6019      	str	r1, [r3, #0]
 8004f5e:	605a      	str	r2, [r3, #4]
 8004f60:	e7d8      	b.n	8004f14 <_free_r+0x24>
 8004f62:	d902      	bls.n	8004f6a <_free_r+0x7a>
 8004f64:	230c      	movs	r3, #12
 8004f66:	602b      	str	r3, [r5, #0]
 8004f68:	e7d4      	b.n	8004f14 <_free_r+0x24>
 8004f6a:	6820      	ldr	r0, [r4, #0]
 8004f6c:	1821      	adds	r1, r4, r0
 8004f6e:	428a      	cmp	r2, r1
 8004f70:	bf01      	itttt	eq
 8004f72:	6811      	ldreq	r1, [r2, #0]
 8004f74:	6852      	ldreq	r2, [r2, #4]
 8004f76:	1809      	addeq	r1, r1, r0
 8004f78:	6021      	streq	r1, [r4, #0]
 8004f7a:	6062      	str	r2, [r4, #4]
 8004f7c:	605c      	str	r4, [r3, #4]
 8004f7e:	e7c9      	b.n	8004f14 <_free_r+0x24>
 8004f80:	bd38      	pop	{r3, r4, r5, pc}
 8004f82:	bf00      	nop
 8004f84:	200000a0 	.word	0x200000a0

08004f88 <_malloc_r>:
 8004f88:	b570      	push	{r4, r5, r6, lr}
 8004f8a:	1ccd      	adds	r5, r1, #3
 8004f8c:	f025 0503 	bic.w	r5, r5, #3
 8004f90:	3508      	adds	r5, #8
 8004f92:	2d0c      	cmp	r5, #12
 8004f94:	bf38      	it	cc
 8004f96:	250c      	movcc	r5, #12
 8004f98:	2d00      	cmp	r5, #0
 8004f9a:	4606      	mov	r6, r0
 8004f9c:	db01      	blt.n	8004fa2 <_malloc_r+0x1a>
 8004f9e:	42a9      	cmp	r1, r5
 8004fa0:	d903      	bls.n	8004faa <_malloc_r+0x22>
 8004fa2:	230c      	movs	r3, #12
 8004fa4:	6033      	str	r3, [r6, #0]
 8004fa6:	2000      	movs	r0, #0
 8004fa8:	bd70      	pop	{r4, r5, r6, pc}
 8004faa:	f000 f87d 	bl	80050a8 <__malloc_lock>
 8004fae:	4a21      	ldr	r2, [pc, #132]	; (8005034 <_malloc_r+0xac>)
 8004fb0:	6814      	ldr	r4, [r2, #0]
 8004fb2:	4621      	mov	r1, r4
 8004fb4:	b991      	cbnz	r1, 8004fdc <_malloc_r+0x54>
 8004fb6:	4c20      	ldr	r4, [pc, #128]	; (8005038 <_malloc_r+0xb0>)
 8004fb8:	6823      	ldr	r3, [r4, #0]
 8004fba:	b91b      	cbnz	r3, 8004fc4 <_malloc_r+0x3c>
 8004fbc:	4630      	mov	r0, r6
 8004fbe:	f000 f863 	bl	8005088 <_sbrk_r>
 8004fc2:	6020      	str	r0, [r4, #0]
 8004fc4:	4629      	mov	r1, r5
 8004fc6:	4630      	mov	r0, r6
 8004fc8:	f000 f85e 	bl	8005088 <_sbrk_r>
 8004fcc:	1c43      	adds	r3, r0, #1
 8004fce:	d124      	bne.n	800501a <_malloc_r+0x92>
 8004fd0:	230c      	movs	r3, #12
 8004fd2:	4630      	mov	r0, r6
 8004fd4:	6033      	str	r3, [r6, #0]
 8004fd6:	f000 f868 	bl	80050aa <__malloc_unlock>
 8004fda:	e7e4      	b.n	8004fa6 <_malloc_r+0x1e>
 8004fdc:	680b      	ldr	r3, [r1, #0]
 8004fde:	1b5b      	subs	r3, r3, r5
 8004fe0:	d418      	bmi.n	8005014 <_malloc_r+0x8c>
 8004fe2:	2b0b      	cmp	r3, #11
 8004fe4:	d90f      	bls.n	8005006 <_malloc_r+0x7e>
 8004fe6:	600b      	str	r3, [r1, #0]
 8004fe8:	18cc      	adds	r4, r1, r3
 8004fea:	50cd      	str	r5, [r1, r3]
 8004fec:	4630      	mov	r0, r6
 8004fee:	f000 f85c 	bl	80050aa <__malloc_unlock>
 8004ff2:	f104 000b 	add.w	r0, r4, #11
 8004ff6:	1d23      	adds	r3, r4, #4
 8004ff8:	f020 0007 	bic.w	r0, r0, #7
 8004ffc:	1ac3      	subs	r3, r0, r3
 8004ffe:	d0d3      	beq.n	8004fa8 <_malloc_r+0x20>
 8005000:	425a      	negs	r2, r3
 8005002:	50e2      	str	r2, [r4, r3]
 8005004:	e7d0      	b.n	8004fa8 <_malloc_r+0x20>
 8005006:	684b      	ldr	r3, [r1, #4]
 8005008:	428c      	cmp	r4, r1
 800500a:	bf16      	itet	ne
 800500c:	6063      	strne	r3, [r4, #4]
 800500e:	6013      	streq	r3, [r2, #0]
 8005010:	460c      	movne	r4, r1
 8005012:	e7eb      	b.n	8004fec <_malloc_r+0x64>
 8005014:	460c      	mov	r4, r1
 8005016:	6849      	ldr	r1, [r1, #4]
 8005018:	e7cc      	b.n	8004fb4 <_malloc_r+0x2c>
 800501a:	1cc4      	adds	r4, r0, #3
 800501c:	f024 0403 	bic.w	r4, r4, #3
 8005020:	42a0      	cmp	r0, r4
 8005022:	d005      	beq.n	8005030 <_malloc_r+0xa8>
 8005024:	1a21      	subs	r1, r4, r0
 8005026:	4630      	mov	r0, r6
 8005028:	f000 f82e 	bl	8005088 <_sbrk_r>
 800502c:	3001      	adds	r0, #1
 800502e:	d0cf      	beq.n	8004fd0 <_malloc_r+0x48>
 8005030:	6025      	str	r5, [r4, #0]
 8005032:	e7db      	b.n	8004fec <_malloc_r+0x64>
 8005034:	200000a0 	.word	0x200000a0
 8005038:	200000a4 	.word	0x200000a4

0800503c <_realloc_r>:
 800503c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800503e:	4607      	mov	r7, r0
 8005040:	4614      	mov	r4, r2
 8005042:	460e      	mov	r6, r1
 8005044:	b921      	cbnz	r1, 8005050 <_realloc_r+0x14>
 8005046:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800504a:	4611      	mov	r1, r2
 800504c:	f7ff bf9c 	b.w	8004f88 <_malloc_r>
 8005050:	b922      	cbnz	r2, 800505c <_realloc_r+0x20>
 8005052:	f7ff ff4d 	bl	8004ef0 <_free_r>
 8005056:	4625      	mov	r5, r4
 8005058:	4628      	mov	r0, r5
 800505a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800505c:	f000 f826 	bl	80050ac <_malloc_usable_size_r>
 8005060:	42a0      	cmp	r0, r4
 8005062:	d20f      	bcs.n	8005084 <_realloc_r+0x48>
 8005064:	4621      	mov	r1, r4
 8005066:	4638      	mov	r0, r7
 8005068:	f7ff ff8e 	bl	8004f88 <_malloc_r>
 800506c:	4605      	mov	r5, r0
 800506e:	2800      	cmp	r0, #0
 8005070:	d0f2      	beq.n	8005058 <_realloc_r+0x1c>
 8005072:	4631      	mov	r1, r6
 8005074:	4622      	mov	r2, r4
 8005076:	f7ff ff17 	bl	8004ea8 <memcpy>
 800507a:	4631      	mov	r1, r6
 800507c:	4638      	mov	r0, r7
 800507e:	f7ff ff37 	bl	8004ef0 <_free_r>
 8005082:	e7e9      	b.n	8005058 <_realloc_r+0x1c>
 8005084:	4635      	mov	r5, r6
 8005086:	e7e7      	b.n	8005058 <_realloc_r+0x1c>

08005088 <_sbrk_r>:
 8005088:	b538      	push	{r3, r4, r5, lr}
 800508a:	2300      	movs	r3, #0
 800508c:	4c05      	ldr	r4, [pc, #20]	; (80050a4 <_sbrk_r+0x1c>)
 800508e:	4605      	mov	r5, r0
 8005090:	4608      	mov	r0, r1
 8005092:	6023      	str	r3, [r4, #0]
 8005094:	f7fc fd58 	bl	8001b48 <_sbrk>
 8005098:	1c43      	adds	r3, r0, #1
 800509a:	d102      	bne.n	80050a2 <_sbrk_r+0x1a>
 800509c:	6823      	ldr	r3, [r4, #0]
 800509e:	b103      	cbz	r3, 80050a2 <_sbrk_r+0x1a>
 80050a0:	602b      	str	r3, [r5, #0]
 80050a2:	bd38      	pop	{r3, r4, r5, pc}
 80050a4:	20000760 	.word	0x20000760

080050a8 <__malloc_lock>:
 80050a8:	4770      	bx	lr

080050aa <__malloc_unlock>:
 80050aa:	4770      	bx	lr

080050ac <_malloc_usable_size_r>:
 80050ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80050b0:	1f18      	subs	r0, r3, #4
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	bfbc      	itt	lt
 80050b6:	580b      	ldrlt	r3, [r1, r0]
 80050b8:	18c0      	addlt	r0, r0, r3
 80050ba:	4770      	bx	lr

080050bc <_init>:
 80050bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050be:	bf00      	nop
 80050c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050c2:	bc08      	pop	{r3}
 80050c4:	469e      	mov	lr, r3
 80050c6:	4770      	bx	lr

080050c8 <_fini>:
 80050c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050ca:	bf00      	nop
 80050cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050ce:	bc08      	pop	{r3}
 80050d0:	469e      	mov	lr, r3
 80050d2:	4770      	bx	lr
