<!-- ---
layout: cv
title: CV
--- -->

<!-- # Education
---

<div class="d-flex justify-content-between">
  <p class="text-start"><b>Shanghai Jiao Tong University</b></p>
  <p class="text-end">Sep. 2020 â€“ June 2024</p>
</div>
<div class="d-flex justify-content-between">
  <p class="text-start"><em>B.S. in Computer Science and Technology (Zhiyuan Honors Program)</em></p>
  <p class="text-end"><em>Shanghai, China</em></p>
</div> -->

# Selected Projects

---

> Some bachelor period course projects. Each project listed was crafted solely by myself and from scratch. Several projects include third-party libraries.

<div class="row justify-content-center align-content-center">
  <div class="col-8 col-lg-4" style="display: flex; justify-content: center;">
    <a href="https://raw.githubusercontent.com/PaperL/RISC-V_CPU/main/assets/Diagram.png" class="glightbox" data-gallery="projects" data-glightbox="title: RISC-V Out-of-Order Execution CPU; description: Designed FPGA circuit of a RISC-V (RV32I) out-of-order execution CPU of Tomasulo algorithm, written in Verilog.">
      <img src="https://raw.githubusercontent.com/PaperL/RISC-V_CPU/main/assets/Diagram.png" style="object-fit: contain;"/>
    </a>
  </div>
  <div class="col-12 col-lg-7 d-flex flex-column justify-content-start ms-0 ms-lg-3" style="margin-top: 1em; margin-bottom: 1em;">
    <span style="margin-bottom: 0.5em"><sc><a href="https://github.com/PaperL/RISC-V_CPU">RISC-V Out-of-Order Execution CPU</a></sc></span>
    <span>Designed FPGA circuit of a RISC-V (RV32I) out-of-order execution CPU of Tomasulo algorithm, written in Verilog.</span>
  </div>
</div>

<div class="row justify-content-center align-content-center">
  <div class="col-8 col-lg-4" style="display: flex; justify-content: center;">
    <a href="https://raw.githubusercontent.com/PaperL/Mxx-Compiler/main/assets/Diagram.png" class="glightbox" data-gallery="projects" data-glightbox="title: Mx* Compiler; description: Engineered a compiler that compiles a C-and-Java-like language Mx* to LLVM IR and RISC-V assembly (RV32M), written in Java.">
      <img src="https://raw.githubusercontent.com/PaperL/Mxx-Compiler/main/assets/Diagram.png" style="object-fit: contain;"/>
    </a>
  </div>
  <div class="col-12 col-lg-7 d-flex flex-column justify-content-start ms-0 ms-lg-3" style="margin-top: 1em; margin-bottom: 1em;">
    <span style="margin-bottom: 0.5em"><sc><a href="https://github.com/PaperL/Mxx-Compiler" style="margin: 1em 0">Mx* Compiler</a></sc></span>
    <span>Engineered a compiler that compiles a C-and-Java-like language Mx* to LLVM IR and RISC-V assembly (RV32M), written in Java.</span>
  </div>
</div>

<div class="row justify-content-center align-content-center">
  <div class="col-8 col-lg-4" style="display: flex; justify-content: center;">
    <a href="https://raw.githubusercontent.com/PaperL/Toy_Ray_Tracer/master/raytracer/output/preview.jpg" class="glightbox" data-gallery="projects" data-glightbox="title: Ray Tracer; description: Developed a path tracing renderer, incorporating features such as textures, BVH, PDF, and various other optimizations, written in Rust.">
      <img src="https://raw.githubusercontent.com/PaperL/Toy_Ray_Tracer/master/raytracer/output/preview.jpg" style="object-fit: contain;"/>
    </a>
  </div>
  <div class="col-12 col-lg-7 d-flex flex-column justify-content-start ms-0 ms-lg-3" style="margin-top: 1em; margin-bottom: 1em;">
    <span style="margin-bottom: 0.5em"><sc><a href="https://github.com/PaperL/Toy_Ray_Tracer" style="margin: 1em 0">Ray Tracer</a></sc></span>
    <span>Developed a path tracing renderer, incorporating features such as textures, BVH, PDF, and various other optimizations, written in Rust.</span>
  </div>
</div>

[<sc>PTL</sc>](https://github.com/PaperL/PTL)

Developed a reimplementation of basic part of C++ Standard Library with additional functions, written in C++.

[<sc>LTL Model Checking</sc>](https://github.com/PaperL/LTL_Model_Checking_Project)

Implemented A program for reading, parsing, converting, and performing model checking of linear temporal logic formulas, written in Java.

# Experience

---

<div class="d-flex justify-content-between">
  <p class="text-start"><b><a href="https://dsl.cis.upenn.edu/">DSL</a>, University of Pennsylvania</b></p>
  <p class="text-end">August 2023 - December 2023</p>
</div>
<div class="d-flex justify-content-between">
  <p class="text-start"><em>Research Assistant, advised by <a href="https://vincen.tl/">Prof. Vincent Liu</a></em></p>
  <p class="text-end"><em>Philadelphia, Pennsylvania, US</em></p>
</div>

- Investigated co-design of the FPGA-based SmartNIC and the host networking stack.
- Leverage idle PCIe transactional bandwidth to mitigate host congestion.
- Optimize tail latencies for high-level applications.

<div class="d-flex justify-content-between" style="margin-top:2em">
  <p class="text-start"><b><a href="https://bcmi.sjtu.edu.cn/">BCMI</a>, Shanghai Jiao Tong University</b></p>
  <p class="text-end">July 2022 - July 2023</p>
</div>
<div class="d-flex justify-content-between">
  <p class="text-start"><em>Research Assistant, advised by <a href="https://www.ustcnewly.com/">Prof. Li Niu</a></em></p>
  <p class="text-end"><em>Shanghai, China</em></p>
</div>

- Proposed a deep learning network of image harmonization guided by reflectance.
- Designed a diverse reflectance generation network to predict a variety of plausible foreground reflectances.
- Enabled multiple plausible image harmonization results using the outputs from the generation network.

<div class="d-flex justify-content-between" style="margin-top:2em">
  <p class="text-start"><b><a href="https://en.zhiyuan.sjtu.edu.cn/">Zhiyuan College</a>, Shanghai Jiao Tong University</b></p>
  <p class="text-end">September 2021 - June 2023</p>
</div>
<div class="d-flex justify-content-between">
  <p class="text-start"><em>Teaching Assistant</em></p>
  <p class="text-end"><em>Shanghai, China</em></p>
</div>

- CS1953 Programming, Fall 2021
- CS1952 Programming Practice, Summer 2022
- CS2951 Computer Architecture, Fall 2022
- CS2952 Operating System, Spring 2023

# Skills

---

- <p><sc>Engineering</sc>: Exceptional code style, document writing, and version control. Proficient in both Windows and Linux environments. Experienced with industry toolchains and documentation (*Vivado*).</p>

- <p><sc>Programming</sc>: Proficient in algorithm, data structure, modern programming language features (*e.g. C/C++, Rust, Python, Java*), HDL (*Verilog*), database (*MongoDB*), utility programs (*e.g. MATLAB, Visual Basic, Unity, Processing*).</p>

- <p><sc>Administration</sc>: Served as the class representative and public relation officer of Zhiyuan honors college student union.</p>
