Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (win64) Build 2580384 Sat Jun 29 08:12:21 MDT 2019
| Date         : Thu Sep  5 02:26:45 2019
| Host         : DESKTOP-254I58R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -16.975      -50.631                      3                  876        0.178        0.000                      0                  876        3.500        0.000                       0                   392  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -16.975      -50.631                      3                  876        0.178        0.000                      0                  876        3.500        0.000                       0                   392  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack      -16.975ns,  Total Violation      -50.631ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -16.975ns  (required time - arrival time)
  Source:                 led_b_pwm/sig_pwm_pin5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_b_pwm/sig_pwm_pin_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.863ns  (logic 13.862ns (55.753%)  route 11.001ns (44.247%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=1 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.768     5.436    led_b_pwm/sys_clock_IBUF_BUFG
    DSP48_X1Y0           DSP48E1                                      r  led_b_pwm/sig_pwm_pin5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     9.444 r  led_b_pwm/sig_pwm_pin5/PCOUT[47]
                         net (fo=1, routed)           0.002     9.446    led_b_pwm/sig_pwm_pin5_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.964 f  led_b_pwm/sig_pwm_pin5__0/P[1]
                         net (fo=16, routed)          0.826    11.790    led_b_pwm/sig_pwm_pin51_in[18]
    SLICE_X31Y4          LUT1 (Prop_lut1_I0_O)        0.124    11.914 r  led_b_pwm/sig_pwm_pin_i_464__1/O
                         net (fo=1, routed)           0.000    11.914    led_b_pwm/sig_pwm_pin_i_464__1_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.464 r  led_b_pwm/sig_pwm_pin_reg_i_292/CO[3]
                         net (fo=1, routed)           0.000    12.464    led_b_pwm/sig_pwm_pin_reg_i_292_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.703 f  led_b_pwm/sig_pwm_pin_reg_i_176__1/O[2]
                         net (fo=5, routed)           0.484    13.187    led_b_pwm/sig_pwm_pin5__1[23]
    SLICE_X27Y7          LUT3 (Prop_lut3_I0_O)        0.302    13.489 f  led_b_pwm/sig_pwm_pin_i_457__1/O
                         net (fo=29, routed)          0.678    14.168    led_b_pwm/sig_pwm_pin_i_457__1_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.124    14.292 r  led_b_pwm/sig_pwm_pin_i_446__1/O
                         net (fo=1, routed)           0.849    15.141    led_b_pwm/sig_pwm_pin_i_446__1_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    15.783 r  led_b_pwm/sig_pwm_pin_reg_i_261/O[3]
                         net (fo=3, routed)           0.704    16.487    led_b_pwm_n_52
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.307    16.794 r  sig_pwm_pin_i_327/O
                         net (fo=3, routed)           0.562    17.356    sig_pwm_pin_i_327_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I3_O)        0.124    17.480 r  sig_pwm_pin_i_212__1/O
                         net (fo=1, routed)           0.812    18.292    led_b_pwm/sig_pwm_pin_reg_i_133[3]
    SLICE_X37Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.677 r  led_b_pwm/sig_pwm_pin_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000    18.677    led_b_pwm/sig_pwm_pin_reg_i_134_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.011 f  led_b_pwm/sig_pwm_pin_reg_i_94/O[1]
                         net (fo=12, routed)          0.874    19.885    led_b_pwm_n_123
    SLICE_X38Y3          LUT3 (Prop_lut3_I1_O)        0.303    20.188 r  sig_pwm_pin_i_570/O
                         net (fo=1, routed)           0.823    21.012    sig_pwm_pin_i_570_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.416 r  sig_pwm_pin_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000    21.416    sig_pwm_pin_reg_i_466_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.739 r  sig_pwm_pin_reg_i_297/O[1]
                         net (fo=3, routed)           0.700    22.439    led_b_pwm/sig_pwm_pin_reg_i_306_0[1]
    SLICE_X43Y4          LUT4 (Prop_lut4_I0_O)        0.306    22.745 r  led_b_pwm/sig_pwm_pin_i_478__1/O
                         net (fo=1, routed)           0.583    23.327    led_b_pwm/sig_pwm_pin_i_478__1_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.834 r  led_b_pwm/sig_pwm_pin_reg_i_306/CO[3]
                         net (fo=1, routed)           0.000    23.834    led_b_pwm/sig_pwm_pin_reg_i_306_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.948 r  led_b_pwm/sig_pwm_pin_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000    23.948    led_b_pwm/sig_pwm_pin_reg_i_190_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.062 r  led_b_pwm/sig_pwm_pin_reg_i_127__1/CO[3]
                         net (fo=1, routed)           0.000    24.062    led_b_pwm/sig_pwm_pin_reg_i_127__1_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.333 r  led_b_pwm/sig_pwm_pin_reg_i_78/CO[0]
                         net (fo=1, routed)           0.293    24.626    led_b_pwm/sig_pwm_pin_reg_i_78_n_3
    SLICE_X35Y8          LUT5 (Prop_lut5_I4_O)        0.373    24.999 r  led_b_pwm/sig_pwm_pin_i_45/O
                         net (fo=58, routed)          0.742    25.741    led_b_pwm/sig_pwm_pin_i_45_n_0
    SLICE_X33Y8          LUT3 (Prop_lut3_I1_O)        0.124    25.865 r  led_b_pwm/sig_pwm_pin_i_224__1/O
                         net (fo=1, routed)           0.000    25.865    led_b_pwm/sig_pwm_pin_i_224__1_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.397 r  led_b_pwm/sig_pwm_pin_reg_i_135__1/CO[3]
                         net (fo=1, routed)           0.000    26.397    led_b_pwm/sig_pwm_pin_reg_i_135__1_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.511 r  led_b_pwm/sig_pwm_pin_reg_i_95__1/CO[3]
                         net (fo=1, routed)           0.000    26.511    led_b_pwm/sig_pwm_pin_reg_i_95__1_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.625 r  led_b_pwm/sig_pwm_pin_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    26.625    led_b_pwm/sig_pwm_pin_reg_i_92_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.739 r  led_b_pwm/sig_pwm_pin_reg_i_71__1/CO[3]
                         net (fo=1, routed)           0.000    26.739    led_b_pwm/sig_pwm_pin_reg_i_71__1_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.853 r  led_b_pwm/sig_pwm_pin_reg_i_68__1/CO[3]
                         net (fo=1, routed)           0.000    26.853    led_b_pwm/sig_pwm_pin_reg_i_68__1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.187 r  led_b_pwm/sig_pwm_pin_reg_i_44__1/O[1]
                         net (fo=2, routed)           0.748    27.935    led_b_pwm/sig_pwm_pin3[22]
    SLICE_X30Y10         LUT5 (Prop_lut5_I4_O)        0.303    28.238 r  led_b_pwm/sig_pwm_pin_i_33__1/O
                         net (fo=1, routed)           0.658    28.896    led_b_pwm/sig_pwm_pin2[22]
    SLICE_X31Y10         LUT4 (Prop_lut4_I0_O)        0.150    29.046 r  led_b_pwm/sig_pwm_pin_i_13__1/O
                         net (fo=1, routed)           0.000    29.046    led_b_pwm/sig_pwm_pin_i_13__1_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    29.399 r  led_b_pwm/sig_pwm_pin_reg_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    29.399    led_b_pwm/sig_pwm_pin_reg_i_3__1_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.513 r  led_b_pwm/sig_pwm_pin_reg_i_2__1/CO[3]
                         net (fo=1, routed)           0.662    30.175    led_b_pwm/sig_pwm_pin1
    SLICE_X30Y11         LUT2 (Prop_lut2_I0_O)        0.124    30.299 r  led_b_pwm/sig_pwm_pin_i_1__1/O
                         net (fo=1, routed)           0.000    30.299    led_b_pwm/sig_pwm_pin0
    SLICE_X30Y11         FDRE                                         r  led_b_pwm/sig_pwm_pin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.499    12.891    led_b_pwm/sys_clock_IBUF_BUFG
    SLICE_X30Y11         FDRE                                         r  led_b_pwm/sig_pwm_pin_reg/C
                         clock pessimism              0.391    13.283    
                         clock uncertainty           -0.035    13.247    
    SLICE_X30Y11         FDRE (Setup_fdre_C_D)        0.077    13.324    led_b_pwm/sig_pwm_pin_reg
  -------------------------------------------------------------------
                         required time                         13.324    
                         arrival time                         -30.299    
  -------------------------------------------------------------------
                         slack                                -16.975    

Slack (VIOLATED) :        -16.925ns  (required time - arrival time)
  Source:                 led_g_pwm/sig_pwm_pin5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_g_pwm/sig_pwm_pin_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.808ns  (logic 14.314ns (57.699%)  route 10.494ns (42.301%))
  Logic Levels:           34  (CARRY4=22 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.759     5.427    led_g_pwm/sys_clock_IBUF_BUFG
    DSP48_X1Y6           DSP48E1                                      r  led_g_pwm/sig_pwm_pin5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     9.435 r  led_g_pwm/sig_pwm_pin5/PCOUT[47]
                         net (fo=1, routed)           0.002     9.437    led_g_pwm/sig_pwm_pin5_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.955 f  led_g_pwm/sig_pwm_pin5__0/P[0]
                         net (fo=14, routed)          0.845    11.800    led_g_pwm/sig_pwm_pin51_in[17]
    SLICE_X28Y16         LUT1 (Prop_lut1_I0_O)        0.124    11.924 r  led_g_pwm/sig_pwm_pin_i_464__0/O
                         net (fo=1, routed)           0.000    11.924    led_g_pwm/sig_pwm_pin_i_464__0_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.437 r  led_g_pwm/sig_pwm_pin_reg_i_300__0/CO[3]
                         net (fo=1, routed)           0.000    12.437    led_g_pwm/sig_pwm_pin_reg_i_300__0_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.760 r  led_g_pwm/sig_pwm_pin_reg_i_194__0/O[1]
                         net (fo=11, routed)          0.559    13.319    led_g_pwm/sig_pwm_pin5__1[22]
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.306    13.625 r  led_g_pwm/sig_pwm_pin_i_456__0/O
                         net (fo=23, routed)          1.497    15.122    led_g_pwm/sig_pwm_pin_i_456__0_n_0
    SLICE_X36Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.246 r  led_g_pwm/sig_pwm_pin_i_528__0/O
                         net (fo=1, routed)           0.000    15.246    led_g_pwm/sig_pwm_pin_i_528__0_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.647 r  led_g_pwm/sig_pwm_pin_reg_i_342__0/CO[3]
                         net (fo=1, routed)           0.000    15.647    led_g_pwm/sig_pwm_pin_reg_i_342__0_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.761 r  led_g_pwm/sig_pwm_pin_reg_i_248__0/CO[3]
                         net (fo=1, routed)           0.000    15.761    led_g_pwm/sig_pwm_pin_reg_i_248__0_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.983 r  led_g_pwm/sig_pwm_pin_reg_i_242__0/O[0]
                         net (fo=2, routed)           0.865    16.848    led_g_pwm/sig_pwm_pin_reg_i_242__0_n_7
    SLICE_X39Y16         LUT5 (Prop_lut5_I3_O)        0.299    17.147 r  led_g_pwm/sig_pwm_pin_i_145__0/O
                         net (fo=2, routed)           0.722    17.869    led_g_pwm/sig_pwm_pin_i_145__0_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.376 r  led_g_pwm/sig_pwm_pin_reg_i_89__0/CO[3]
                         net (fo=1, routed)           0.000    18.376    led_g_pwm/sig_pwm_pin_reg_i_89__0_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.710 r  led_g_pwm/sig_pwm_pin_reg_i_138__0/O[1]
                         net (fo=14, routed)          0.981    19.691    led_g_pwm/sig_pwm_pin_reg_i_138__0_n_6
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.303    19.994 r  led_g_pwm/sig_pwm_pin_i_683__0/O
                         net (fo=1, routed)           0.324    20.318    led_g_pwm/sig_pwm_pin_i_683__0_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.703 r  led_g_pwm/sig_pwm_pin_reg_i_629__0/CO[3]
                         net (fo=1, routed)           0.000    20.703    led_g_pwm/sig_pwm_pin_reg_i_629__0_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.037 r  led_g_pwm/sig_pwm_pin_reg_i_554__0/O[1]
                         net (fo=3, routed)           0.625    21.662    led_g_pwm/sig_pwm_pin_reg_i_554__0_n_6
    SLICE_X32Y21         LUT4 (Prop_lut4_I0_O)        0.303    21.965 r  led_g_pwm/sig_pwm_pin_i_641__0/O
                         net (fo=1, routed)           0.707    22.671    led_g_pwm/sig_pwm_pin_i_641__0_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.178 r  led_g_pwm/sig_pwm_pin_reg_i_563__0/CO[3]
                         net (fo=1, routed)           0.000    23.178    led_g_pwm/sig_pwm_pin_reg_i_563__0_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.292 r  led_g_pwm/sig_pwm_pin_reg_i_474__0/CO[3]
                         net (fo=1, routed)           0.000    23.292    led_g_pwm/sig_pwm_pin_reg_i_474__0_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.406 r  led_g_pwm/sig_pwm_pin_reg_i_314__0/CO[3]
                         net (fo=1, routed)           0.000    23.406    led_g_pwm/sig_pwm_pin_reg_i_314__0_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.520 r  led_g_pwm/sig_pwm_pin_reg_i_208__0/CO[3]
                         net (fo=1, routed)           0.000    23.520    led_g_pwm/sig_pwm_pin_reg_i_208__0_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.634 r  led_g_pwm/sig_pwm_pin_reg_i_135__0/CO[3]
                         net (fo=1, routed)           0.000    23.634    led_g_pwm/sig_pwm_pin_reg_i_135__0_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.905 r  led_g_pwm/sig_pwm_pin_reg_i_81__0/CO[0]
                         net (fo=1, routed)           0.299    24.204    led_g_pwm/sig_pwm_pin_reg_i_81__0_n_3
    SLICE_X28Y22         LUT5 (Prop_lut5_I4_O)        0.373    24.577 r  led_g_pwm/sig_pwm_pin_i_46__0/O
                         net (fo=63, routed)          0.463    25.040    led_g_pwm/sig_pwm_pin_i_46__0_n_0
    SLICE_X28Y21         LUT3 (Prop_lut3_I1_O)        0.124    25.164 r  led_g_pwm/sig_pwm_pin_i_225__0/O
                         net (fo=1, routed)           0.609    25.773    led_g_pwm/sig_pwm_pin_i_225__0_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.368 r  led_g_pwm/sig_pwm_pin_reg_i_140__0/CO[3]
                         net (fo=1, routed)           0.000    26.368    led_g_pwm/sig_pwm_pin_reg_i_140__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.485 r  led_g_pwm/sig_pwm_pin_reg_i_100__0/CO[3]
                         net (fo=1, routed)           0.000    26.485    led_g_pwm/sig_pwm_pin_reg_i_100__0_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.602 r  led_g_pwm/sig_pwm_pin_reg_i_97__0/CO[3]
                         net (fo=1, routed)           0.000    26.602    led_g_pwm/sig_pwm_pin_reg_i_97__0_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.719 r  led_g_pwm/sig_pwm_pin_reg_i_73__0/CO[3]
                         net (fo=1, routed)           0.000    26.719    led_g_pwm/sig_pwm_pin_reg_i_73__0_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.836 r  led_g_pwm/sig_pwm_pin_reg_i_70__0/CO[3]
                         net (fo=1, routed)           0.000    26.836    led_g_pwm/sig_pwm_pin_reg_i_70__0_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.151 r  led_g_pwm/sig_pwm_pin_reg_i_44__0/O[3]
                         net (fo=1, routed)           0.471    27.622    led_g_pwm/sig_pwm_pin3[24]
    SLICE_X28Y25         LUT5 (Prop_lut5_I0_O)        0.307    27.929 r  led_g_pwm/sig_pwm_pin_i_22__0/O
                         net (fo=2, routed)           0.771    28.700    led_g_pwm/sig_pwm_pin2[24]
    SLICE_X27Y25         LUT5 (Prop_lut5_I0_O)        0.124    28.824 r  led_g_pwm/sig_pwm_pin_i_11__0/O
                         net (fo=1, routed)           0.000    28.824    led_g_pwm/sig_pwm_pin_i_11__0_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.356 r  led_g_pwm/sig_pwm_pin_reg_i_2__0/CO[3]
                         net (fo=1, routed)           0.756    30.111    led_g_pwm/sig_pwm_pin1
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124    30.235 r  led_g_pwm/sig_pwm_pin_i_1__0/O
                         net (fo=1, routed)           0.000    30.235    led_g_pwm/sig_pwm_pin0
    SLICE_X28Y25         FDRE                                         r  led_g_pwm/sig_pwm_pin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.485    12.877    led_g_pwm/sys_clock_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  led_g_pwm/sig_pwm_pin_reg/C
                         clock pessimism              0.391    13.269    
                         clock uncertainty           -0.035    13.233    
    SLICE_X28Y25         FDRE (Setup_fdre_C_D)        0.077    13.310    led_g_pwm/sig_pwm_pin_reg
  -------------------------------------------------------------------
                         required time                         13.310    
                         arrival time                         -30.235    
  -------------------------------------------------------------------
                         slack                                -16.925    

Slack (VIOLATED) :        -16.731ns  (required time - arrival time)
  Source:                 led_r_pwm/sig_pwm_pin5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_r_pwm/sig_pwm_pin_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.588ns  (logic 13.949ns (56.731%)  route 10.639ns (43.269%))
  Logic Levels:           33  (CARRY4=20 DSP48E1=1 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 12.894 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.756     5.424    led_r_pwm/sys_clock_IBUF_BUFG
    DSP48_X1Y12          DSP48E1                                      r  led_r_pwm/sig_pwm_pin5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     9.432 r  led_r_pwm/sig_pwm_pin5/PCOUT[47]
                         net (fo=1, routed)           0.002     9.434    led_r_pwm/sig_pwm_pin5_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.952 f  led_r_pwm/sig_pwm_pin5__0/P[1]
                         net (fo=16, routed)          0.548    11.500    led_r_pwm/sig_pwm_pin51_in[18]
    SLICE_X31Y30         LUT1 (Prop_lut1_I0_O)        0.124    11.624 r  led_r_pwm/sig_pwm_pin_i_463/O
                         net (fo=1, routed)           0.000    11.624    led_r_pwm/sig_pwm_pin_i_463_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.264 r  led_r_pwm/sig_pwm_pin_reg_i_300/O[3]
                         net (fo=7, routed)           0.322    12.586    led_r_pwm/sig_pwm_pin5__1[20]
    SLICE_X30Y31         LUT3 (Prop_lut3_I0_O)        0.306    12.892 r  led_r_pwm/sig_pwm_pin_i_458/O
                         net (fo=27, routed)          0.887    13.780    led_r_pwm/sig_pwm_pin_i_458_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.904 r  led_r_pwm/sig_pwm_pin_i_527__0/O
                         net (fo=1, routed)           0.886    14.789    led_r_pwm/sig_pwm_pin_i_527__0_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.315 r  led_r_pwm/sig_pwm_pin_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000    15.315    led_r_pwm/sig_pwm_pin_reg_i_342_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.628 r  led_r_pwm/sig_pwm_pin_reg_i_248/O[3]
                         net (fo=2, routed)           1.080    16.709    led_r_pwm/sig_pwm_pin_reg_i_248_n_4
    SLICE_X40Y29         LUT5 (Prop_lut5_I3_O)        0.306    17.015 r  led_r_pwm/sig_pwm_pin_i_146/O
                         net (fo=2, routed)           0.756    17.771    led_r_pwm/sig_pwm_pin_i_146_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I0_O)        0.124    17.895 r  led_r_pwm/sig_pwm_pin_i_150/O
                         net (fo=1, routed)           0.000    17.895    led_r_pwm/sig_pwm_pin_i_150_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.427 r  led_r_pwm/sig_pwm_pin_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    18.427    led_r_pwm/sig_pwm_pin_reg_i_89_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.541 r  led_r_pwm/sig_pwm_pin_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    18.541    led_r_pwm/sig_pwm_pin_reg_i_138_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.763 r  led_r_pwm/sig_pwm_pin_reg_i_98/O[0]
                         net (fo=12, routed)          1.034    19.797    led_r_pwm/sig_pwm_pin_reg_i_98_n_7
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.299    20.096 r  led_r_pwm/sig_pwm_pin_i_555/O
                         net (fo=1, routed)           0.630    20.726    led_r_pwm/sig_pwm_pin_i_555_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    21.122 r  led_r_pwm/sig_pwm_pin_reg_i_465/CO[3]
                         net (fo=1, routed)           0.000    21.122    led_r_pwm/sig_pwm_pin_reg_i_465_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.239 r  led_r_pwm/sig_pwm_pin_reg_i_305/CO[3]
                         net (fo=1, routed)           0.000    21.239    led_r_pwm/sig_pwm_pin_reg_i_305_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.562 r  led_r_pwm/sig_pwm_pin_reg_i_199/O[1]
                         net (fo=3, routed)           0.454    22.016    led_r_pwm/sig_pwm_pin_reg_i_199_n_6
    SLICE_X41Y30         LUT4 (Prop_lut4_I0_O)        0.306    22.322 r  led_r_pwm/sig_pwm_pin_i_317/O
                         net (fo=1, routed)           0.804    23.126    led_r_pwm/sig_pwm_pin_i_317_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.633 r  led_r_pwm/sig_pwm_pin_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000    23.633    led_r_pwm/sig_pwm_pin_reg_i_208_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.747 r  led_r_pwm/sig_pwm_pin_reg_i_135/CO[3]
                         net (fo=1, routed)           0.000    23.747    led_r_pwm/sig_pwm_pin_reg_i_135_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.018 r  led_r_pwm/sig_pwm_pin_reg_i_81/CO[0]
                         net (fo=1, routed)           0.641    24.660    led_r_pwm/sig_pwm_pin_reg_i_81_n_3
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.373    25.033 r  led_r_pwm/sig_pwm_pin_i_46/O
                         net (fo=63, routed)          0.654    25.686    led_r_pwm/sig_pwm_pin_i_46_n_0
    SLICE_X38Y35         LUT3 (Prop_lut3_I1_O)        0.124    25.810 r  led_r_pwm/sig_pwm_pin_i_229/O
                         net (fo=1, routed)           0.000    25.810    led_r_pwm/sig_pwm_pin_i_229_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.323 r  led_r_pwm/sig_pwm_pin_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    26.323    led_r_pwm/sig_pwm_pin_reg_i_140_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.440 r  led_r_pwm/sig_pwm_pin_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    26.440    led_r_pwm/sig_pwm_pin_reg_i_100_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.557 r  led_r_pwm/sig_pwm_pin_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000    26.557    led_r_pwm/sig_pwm_pin_reg_i_97_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.674 r  led_r_pwm/sig_pwm_pin_reg_i_73/CO[3]
                         net (fo=1, routed)           0.000    26.674    led_r_pwm/sig_pwm_pin_reg_i_73_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.791 r  led_r_pwm/sig_pwm_pin_reg_i_70/CO[3]
                         net (fo=1, routed)           0.000    26.791    led_r_pwm/sig_pwm_pin_reg_i_70_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.030 r  led_r_pwm/sig_pwm_pin_reg_i_44/O[2]
                         net (fo=2, routed)           0.678    27.708    led_r_pwm/sig_pwm_pin3[23]
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.301    28.009 r  led_r_pwm/sig_pwm_pin_i_40__0/O
                         net (fo=1, routed)           0.667    28.676    led_r_pwm/sig_pwm_pin_i_40__0_n_0
    SLICE_X34Y39         LUT3 (Prop_lut3_I0_O)        0.124    28.800 r  led_r_pwm/sig_pwm_pin_i_17/O
                         net (fo=1, routed)           0.000    28.800    led_r_pwm/sig_pwm_pin_i_17_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.176 r  led_r_pwm/sig_pwm_pin_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.176    led_r_pwm/sig_pwm_pin_reg_i_3_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.293 r  led_r_pwm/sig_pwm_pin_reg_i_2/CO[3]
                         net (fo=1, routed)           0.595    29.888    led_r_pwm/sig_pwm_pin1
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124    30.012 r  led_r_pwm/sig_pwm_pin_i_1/O
                         net (fo=1, routed)           0.000    30.012    led_r_pwm/sig_pwm_pin0
    SLICE_X35Y42         FDRE                                         r  led_r_pwm/sig_pwm_pin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.502    12.894    led_r_pwm/sys_clock_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  led_r_pwm/sig_pwm_pin_reg/C
                         clock pessimism              0.391    13.286    
                         clock uncertainty           -0.035    13.250    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.031    13.281    led_r_pwm/sig_pwm_pin_reg
  -------------------------------------------------------------------
                         required time                         13.281    
                         arrival time                         -30.012    
  -------------------------------------------------------------------
                         slack                                -16.731    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 btn0Debouncer/pin_in_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn0Debouncer/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 1.014ns (16.483%)  route 5.138ns (83.517%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.753     5.422    btn0Debouncer/sys_clock_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  btn0Debouncer/pin_in_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.940 r  btn0Debouncer/pin_in_prev_reg/Q
                         net (fo=34, routed)          1.921     7.860    btn0Debouncer/pin_in_prev_reg_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.984 r  btn0Debouncer/counter[26]_i_12__2/O
                         net (fo=1, routed)           0.806     8.790    btn0Debouncer/counter[26]_i_12__2_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.914 r  btn0Debouncer/counter[26]_i_10__2/O
                         net (fo=1, routed)           0.788     9.702    btn0Debouncer/counter[26]_i_10__2_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.826 f  btn0Debouncer/counter[26]_i_3__2/O
                         net (fo=2, routed)           0.444    10.271    btn0Debouncer/counter10_in
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.124    10.395 r  btn0Debouncer/counter[26]_i_1__2/O
                         net (fo=28, routed)          1.179    11.573    btn0Debouncer/counter[26]_i_1__2_n_0
    SLICE_X39Y39         FDRE                                         r  btn0Debouncer/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.576    12.968    btn0Debouncer/sys_clock_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  btn0Debouncer/counter_reg[4]/C
                         clock pessimism              0.431    13.400    
                         clock uncertainty           -0.035    13.364    
    SLICE_X39Y39         FDRE (Setup_fdre_C_R)       -0.429    12.935    btn0Debouncer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 btn0Debouncer/pin_in_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn0Debouncer/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 1.014ns (16.483%)  route 5.138ns (83.517%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.753     5.422    btn0Debouncer/sys_clock_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  btn0Debouncer/pin_in_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.940 r  btn0Debouncer/pin_in_prev_reg/Q
                         net (fo=34, routed)          1.921     7.860    btn0Debouncer/pin_in_prev_reg_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.984 r  btn0Debouncer/counter[26]_i_12__2/O
                         net (fo=1, routed)           0.806     8.790    btn0Debouncer/counter[26]_i_12__2_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.914 r  btn0Debouncer/counter[26]_i_10__2/O
                         net (fo=1, routed)           0.788     9.702    btn0Debouncer/counter[26]_i_10__2_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.826 f  btn0Debouncer/counter[26]_i_3__2/O
                         net (fo=2, routed)           0.444    10.271    btn0Debouncer/counter10_in
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.124    10.395 r  btn0Debouncer/counter[26]_i_1__2/O
                         net (fo=28, routed)          1.179    11.573    btn0Debouncer/counter[26]_i_1__2_n_0
    SLICE_X39Y39         FDRE                                         r  btn0Debouncer/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.576    12.968    btn0Debouncer/sys_clock_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  btn0Debouncer/counter_reg[5]/C
                         clock pessimism              0.431    13.400    
                         clock uncertainty           -0.035    13.364    
    SLICE_X39Y39         FDRE (Setup_fdre_C_R)       -0.429    12.935    btn0Debouncer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 btn0Debouncer/pin_in_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn0Debouncer/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 1.014ns (16.483%)  route 5.138ns (83.517%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.753     5.422    btn0Debouncer/sys_clock_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  btn0Debouncer/pin_in_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.940 r  btn0Debouncer/pin_in_prev_reg/Q
                         net (fo=34, routed)          1.921     7.860    btn0Debouncer/pin_in_prev_reg_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.984 r  btn0Debouncer/counter[26]_i_12__2/O
                         net (fo=1, routed)           0.806     8.790    btn0Debouncer/counter[26]_i_12__2_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.914 r  btn0Debouncer/counter[26]_i_10__2/O
                         net (fo=1, routed)           0.788     9.702    btn0Debouncer/counter[26]_i_10__2_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.826 f  btn0Debouncer/counter[26]_i_3__2/O
                         net (fo=2, routed)           0.444    10.271    btn0Debouncer/counter10_in
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.124    10.395 r  btn0Debouncer/counter[26]_i_1__2/O
                         net (fo=28, routed)          1.179    11.573    btn0Debouncer/counter[26]_i_1__2_n_0
    SLICE_X39Y39         FDRE                                         r  btn0Debouncer/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.576    12.968    btn0Debouncer/sys_clock_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  btn0Debouncer/counter_reg[6]/C
                         clock pessimism              0.431    13.400    
                         clock uncertainty           -0.035    13.364    
    SLICE_X39Y39         FDRE (Setup_fdre_C_R)       -0.429    12.935    btn0Debouncer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 btn0Debouncer/pin_in_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn0Debouncer/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 1.014ns (16.483%)  route 5.138ns (83.517%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.753     5.422    btn0Debouncer/sys_clock_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  btn0Debouncer/pin_in_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.940 r  btn0Debouncer/pin_in_prev_reg/Q
                         net (fo=34, routed)          1.921     7.860    btn0Debouncer/pin_in_prev_reg_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.984 r  btn0Debouncer/counter[26]_i_12__2/O
                         net (fo=1, routed)           0.806     8.790    btn0Debouncer/counter[26]_i_12__2_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.914 r  btn0Debouncer/counter[26]_i_10__2/O
                         net (fo=1, routed)           0.788     9.702    btn0Debouncer/counter[26]_i_10__2_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.826 f  btn0Debouncer/counter[26]_i_3__2/O
                         net (fo=2, routed)           0.444    10.271    btn0Debouncer/counter10_in
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.124    10.395 r  btn0Debouncer/counter[26]_i_1__2/O
                         net (fo=28, routed)          1.179    11.573    btn0Debouncer/counter[26]_i_1__2_n_0
    SLICE_X39Y39         FDRE                                         r  btn0Debouncer/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.576    12.968    btn0Debouncer/sys_clock_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  btn0Debouncer/counter_reg[7]/C
                         clock pessimism              0.431    13.400    
                         clock uncertainty           -0.035    13.364    
    SLICE_X39Y39         FDRE (Setup_fdre_C_R)       -0.429    12.935    btn0Debouncer/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 btn0Debouncer/pin_in_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn0Debouncer/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 1.014ns (16.490%)  route 5.135ns (83.510%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.753     5.422    btn0Debouncer/sys_clock_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  btn0Debouncer/pin_in_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.940 r  btn0Debouncer/pin_in_prev_reg/Q
                         net (fo=34, routed)          1.921     7.860    btn0Debouncer/pin_in_prev_reg_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.984 r  btn0Debouncer/counter[26]_i_12__2/O
                         net (fo=1, routed)           0.806     8.790    btn0Debouncer/counter[26]_i_12__2_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.914 r  btn0Debouncer/counter[26]_i_10__2/O
                         net (fo=1, routed)           0.788     9.702    btn0Debouncer/counter[26]_i_10__2_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.826 f  btn0Debouncer/counter[26]_i_3__2/O
                         net (fo=2, routed)           0.444    10.271    btn0Debouncer/counter10_in
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.124    10.395 r  btn0Debouncer/counter[26]_i_1__2/O
                         net (fo=28, routed)          1.176    11.571    btn0Debouncer/counter[26]_i_1__2_n_0
    SLICE_X39Y44         FDRE                                         r  btn0Debouncer/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.578    12.970    btn0Debouncer/sys_clock_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  btn0Debouncer/counter_reg[24]/C
                         clock pessimism              0.428    13.399    
                         clock uncertainty           -0.035    13.363    
    SLICE_X39Y44         FDRE (Setup_fdre_C_R)       -0.429    12.934    btn0Debouncer/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                         -11.571    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 btn0Debouncer/pin_in_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn0Debouncer/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 1.014ns (16.490%)  route 5.135ns (83.510%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.753     5.422    btn0Debouncer/sys_clock_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  btn0Debouncer/pin_in_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.940 r  btn0Debouncer/pin_in_prev_reg/Q
                         net (fo=34, routed)          1.921     7.860    btn0Debouncer/pin_in_prev_reg_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.984 r  btn0Debouncer/counter[26]_i_12__2/O
                         net (fo=1, routed)           0.806     8.790    btn0Debouncer/counter[26]_i_12__2_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.914 r  btn0Debouncer/counter[26]_i_10__2/O
                         net (fo=1, routed)           0.788     9.702    btn0Debouncer/counter[26]_i_10__2_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.826 f  btn0Debouncer/counter[26]_i_3__2/O
                         net (fo=2, routed)           0.444    10.271    btn0Debouncer/counter10_in
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.124    10.395 r  btn0Debouncer/counter[26]_i_1__2/O
                         net (fo=28, routed)          1.176    11.571    btn0Debouncer/counter[26]_i_1__2_n_0
    SLICE_X39Y44         FDRE                                         r  btn0Debouncer/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.578    12.970    btn0Debouncer/sys_clock_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  btn0Debouncer/counter_reg[25]/C
                         clock pessimism              0.428    13.399    
                         clock uncertainty           -0.035    13.363    
    SLICE_X39Y44         FDRE (Setup_fdre_C_R)       -0.429    12.934    btn0Debouncer/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                         -11.571    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 btn0Debouncer/pin_in_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn0Debouncer/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 1.014ns (16.490%)  route 5.135ns (83.510%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.753     5.422    btn0Debouncer/sys_clock_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  btn0Debouncer/pin_in_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518     5.940 r  btn0Debouncer/pin_in_prev_reg/Q
                         net (fo=34, routed)          1.921     7.860    btn0Debouncer/pin_in_prev_reg_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.984 r  btn0Debouncer/counter[26]_i_12__2/O
                         net (fo=1, routed)           0.806     8.790    btn0Debouncer/counter[26]_i_12__2_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.914 r  btn0Debouncer/counter[26]_i_10__2/O
                         net (fo=1, routed)           0.788     9.702    btn0Debouncer/counter[26]_i_10__2_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.826 f  btn0Debouncer/counter[26]_i_3__2/O
                         net (fo=2, routed)           0.444    10.271    btn0Debouncer/counter10_in
    SLICE_X40Y40         LUT2 (Prop_lut2_I1_O)        0.124    10.395 r  btn0Debouncer/counter[26]_i_1__2/O
                         net (fo=28, routed)          1.176    11.571    btn0Debouncer/counter[26]_i_1__2_n_0
    SLICE_X39Y44         FDRE                                         r  btn0Debouncer/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.578    12.970    btn0Debouncer/sys_clock_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  btn0Debouncer/counter_reg[26]/C
                         clock pessimism              0.428    13.399    
                         clock uncertainty           -0.035    13.363    
    SLICE_X39Y44         FDRE (Setup_fdre_C_R)       -0.429    12.934    btn0Debouncer/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                         -11.571    
  -------------------------------------------------------------------
                         slack                                  1.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sig_stopPwm_led_b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_b_pwm/sig_stopPwmPrev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.590     1.502    sys_clock_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  sig_stopPwm_led_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  sig_stopPwm_led_b_reg/Q
                         net (fo=2, routed)           0.067     1.733    led_b_pwm/sig_stopPwmPrev_reg_0
    SLICE_X42Y15         FDRE                                         r  led_b_pwm/sig_stopPwmPrev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.857     2.016    led_b_pwm/sys_clock_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  led_b_pwm/sig_stopPwmPrev_reg/C
                         clock pessimism             -0.514     1.502    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.053     1.555    led_b_pwm/sig_stopPwmPrev_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 led_b_pwm/sig_startPwmPrev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_b_pwm/pwmStateEnum_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.590     1.502    led_b_pwm/sys_clock_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  led_b_pwm/sig_startPwmPrev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.148     1.650 f  led_b_pwm/sig_startPwmPrev_reg/Q
                         net (fo=1, routed)           0.059     1.709    led_b_pwm/sig_startPwmPrev
    SLICE_X42Y15         LUT5 (Prop_lut5_I2_O)        0.098     1.807 r  led_b_pwm/pwmStateEnum_i_1__1/O
                         net (fo=1, routed)           0.000     1.807    led_b_pwm/pwmStateEnum_i_1__1_n_0
    SLICE_X42Y15         FDRE                                         r  led_b_pwm/pwmStateEnum_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.857     2.016    led_b_pwm/sys_clock_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  led_b_pwm/pwmStateEnum_reg/C
                         clock pessimism             -0.514     1.502    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.120     1.622    led_b_pwm/pwmStateEnum_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 led_g_pwm/sig_startPwmPrev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_g_pwm/pwmStateEnum_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.555     1.467    led_g_pwm/sys_clock_IBUF_BUFG
    SLICE_X24Y31         FDRE                                         r  led_g_pwm/sig_startPwmPrev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.164     1.631 f  led_g_pwm/sig_startPwmPrev_reg/Q
                         net (fo=1, routed)           0.082     1.713    led_g_pwm/sig_startPwmPrev
    SLICE_X25Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.758 r  led_g_pwm/pwmStateEnum_i_1__0/O
                         net (fo=1, routed)           0.000     1.758    led_g_pwm/pwmStateEnum_i_1__0_n_0
    SLICE_X25Y31         FDRE                                         r  led_g_pwm/pwmStateEnum_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.821     1.980    led_g_pwm/sys_clock_IBUF_BUFG
    SLICE_X25Y31         FDRE                                         r  led_g_pwm/pwmStateEnum_reg/C
                         clock pessimism             -0.500     1.480    
    SLICE_X25Y31         FDRE (Hold_fdre_C_D)         0.091     1.571    led_g_pwm/pwmStateEnum_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 btn2Debouncer/pinState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_2_PinState_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.555%)  route 0.111ns (40.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.592     1.504    btn2Debouncer/sys_clock_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  btn2Debouncer/pinState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  btn2Debouncer/pinState_reg/Q
                         net (fo=3, routed)           0.111     1.780    btn_2_PinState
    SLICE_X41Y10         FDRE                                         r  btn_2_PinState_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.861     2.020    sys_clock_IBUF_BUFG
    SLICE_X41Y10         FDRE                                         r  btn_2_PinState_prev_reg/C
                         clock pessimism             -0.500     1.520    
    SLICE_X41Y10         FDRE (Hold_fdre_C_D)         0.070     1.590    btn_2_PinState_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 led_r_pwm/sig_stopPwmPrev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_r_pwm/pwmStateEnum_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.593     1.505    led_r_pwm/sys_clock_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  led_r_pwm/sig_stopPwmPrev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.128     1.633 r  led_r_pwm/sig_stopPwmPrev_reg/Q
                         net (fo=1, routed)           0.054     1.688    led_r_pwm/sig_stopPwmPrev
    SLICE_X41Y40         LUT5 (Prop_lut5_I3_O)        0.099     1.787 r  led_r_pwm/pwmStateEnum_i_1/O
                         net (fo=1, routed)           0.000     1.787    led_r_pwm/pwmStateEnum_i_1_n_0
    SLICE_X41Y40         FDRE                                         r  led_r_pwm/pwmStateEnum_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.862     2.021    led_r_pwm/sys_clock_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  led_r_pwm/pwmStateEnum_reg/C
                         clock pessimism             -0.516     1.505    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.091     1.596    led_r_pwm/pwmStateEnum_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 sig_startPwm_led_b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_b_pwm/sig_startPwmPrev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.590     1.502    sys_clock_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  sig_startPwm_led_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  sig_startPwm_led_b_reg/Q
                         net (fo=2, routed)           0.128     1.794    led_b_pwm/sig_startPwmPrev_reg_0
    SLICE_X42Y15         FDRE                                         r  led_b_pwm/sig_startPwmPrev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.857     2.016    led_b_pwm/sys_clock_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  led_b_pwm/sig_startPwmPrev_reg/C
                         clock pessimism             -0.514     1.502    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.060     1.562    led_b_pwm/sig_startPwmPrev_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 sig_startPwm_led_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_r_pwm/sig_startPwmPrev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.556%)  route 0.130ns (50.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.593     1.505    sys_clock_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  sig_startPwm_led_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.128     1.633 r  sig_startPwm_led_r_reg/Q
                         net (fo=2, routed)           0.130     1.763    led_r_pwm/startPwm
    SLICE_X40Y40         FDRE                                         r  led_r_pwm/sig_startPwmPrev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.862     2.021    led_r_pwm/sys_clock_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  led_r_pwm/sig_startPwmPrev_reg/C
                         clock pessimism             -0.503     1.518    
    SLICE_X40Y40         FDRE (Hold_fdre_C_D)         0.013     1.531    led_r_pwm/sig_startPwmPrev_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 sig_startPwm_led_g_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_g_pwm/sig_startPwmPrev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.556%)  route 0.130ns (50.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.555     1.467    sys_clock_IBUF_BUFG
    SLICE_X25Y31         FDRE                                         r  sig_startPwm_led_g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.128     1.595 r  sig_startPwm_led_g_reg/Q
                         net (fo=2, routed)           0.130     1.725    led_g_pwm/sig_startPwmPrev_reg_0
    SLICE_X24Y31         FDRE                                         r  led_g_pwm/sig_startPwmPrev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.821     1.980    led_g_pwm/sys_clock_IBUF_BUFG
    SLICE_X24Y31         FDRE                                         r  led_g_pwm/sig_startPwmPrev_reg/C
                         clock pessimism             -0.500     1.480    
    SLICE_X24Y31         FDRE (Hold_fdre_C_D)         0.006     1.486    led_g_pwm/sig_startPwmPrev_reg
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 sig_stopPwm_led_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_r_pwm/sig_stopPwmPrev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.593     1.505    sys_clock_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  sig_stopPwm_led_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sig_stopPwm_led_r_reg/Q
                         net (fo=2, routed)           0.188     1.834    led_r_pwm/stopPwm
    SLICE_X41Y40         FDRE                                         r  led_r_pwm/sig_stopPwmPrev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.862     2.021    led_r_pwm/sys_clock_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  led_r_pwm/sig_stopPwmPrev_reg/C
                         clock pessimism             -0.516     1.505    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.075     1.580    led_r_pwm/sig_stopPwmPrev_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 sig_stopPwm_led_g_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_g_pwm/sig_stopPwmPrev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.555     1.467    sys_clock_IBUF_BUFG
    SLICE_X25Y31         FDRE                                         r  sig_stopPwm_led_g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  sig_stopPwm_led_g_reg/Q
                         net (fo=2, routed)           0.188     1.796    led_g_pwm/sig_stopPwmPrev_reg_0
    SLICE_X25Y31         FDRE                                         r  led_g_pwm/sig_stopPwmPrev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.821     1.980    led_g_pwm/sys_clock_IBUF_BUFG
    SLICE_X25Y31         FDRE                                         r  led_g_pwm/sig_stopPwmPrev_reg/C
                         clock pessimism             -0.513     1.467    
    SLICE_X25Y31         FDRE (Hold_fdre_C_D)         0.075     1.542    led_g_pwm/sig_stopPwmPrev_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sys_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y38    btn0Debouncer/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y40    btn0Debouncer/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y40    btn0Debouncer/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y41    btn0Debouncer/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y41    btn0Debouncer/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y41    btn0Debouncer/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y41    btn0Debouncer/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y42    btn0Debouncer/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y42    btn0Debouncer/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y22    btn1Debouncer/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y22    btn1Debouncer/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y27    btn1Debouncer/counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y27    btn1Debouncer/counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y27    btn1Debouncer/counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y27    btn1Debouncer/counter_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y28    btn1Debouncer/counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y28    btn1Debouncer/counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y28    btn1Debouncer/counter_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y22    btn1Debouncer/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y38    btn0Debouncer/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y40    btn0Debouncer/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y40    btn0Debouncer/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y41    btn0Debouncer/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y41    btn0Debouncer/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y41    btn0Debouncer/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y41    btn0Debouncer/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y42    btn0Debouncer/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y42    btn0Debouncer/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y42    btn0Debouncer/counter_reg[18]/C



