//! **************************************************************************
// Written by: Map P.20131013 on Wed Dec 10 13:13:23 2014
//! **************************************************************************

SCHEMATIC START;
COMP "ADC_DOUT_A" LOCATE = SITE "H1" LEVEL 1;
COMP "ADC_DOUT_B" LOCATE = SITE "J13" LEVEL 1;
COMP "CS" LOCATE = SITE "D2" LEVEL 1;
COMP "ADC_FRSTDATA" LOCATE = SITE "J14" LEVEL 1;
COMP "ADC_N_STBY" LOCATE = SITE "L14" LEVEL 1;
COMP "SCK" LOCATE = SITE "F13" LEVEL 1;
COMP "SYNC_CLK" LOCATE = SITE "H13" LEVEL 1;
COMP "MISO" LOCATE = SITE "E1" LEVEL 1;
COMP "DAC_N_LDAC" LOCATE = SITE "L1" LEVEL 1;
COMP "MOSI" LOCATE = SITE "F14" LEVEL 1;
COMP "DAC_N_SYNC" LOCATE = SITE "P5" LEVEL 1;
COMP "FAULT" LOCATE = SITE "H14" LEVEL 1;
COMP "BTN_0" LOCATE = SITE "P8" LEVEL 1;
COMP "LED_0" LOCATE = SITE "N3" LEVEL 1;
COMP "BTN_1" LOCATE = SITE "P9" LEVEL 1;
COMP "LED_1" LOCATE = SITE "P3" LEVEL 1;
COMP "LED_2" LOCATE = SITE "N4" LEVEL 1;
COMP "LED_3" LOCATE = SITE "P4" LEVEL 1;
COMP "RESET" LOCATE = SITE "F2" LEVEL 1;
COMP "DAC_N_RSTIN" LOCATE = SITE "P12" LEVEL 1;
COMP "DAC_D0" LOCATE = SITE "P7" LEVEL 1;
COMP "DAC_D1" LOCATE = SITE "K2" LEVEL 1;
COMP "SYNC_RESET" LOCATE = SITE "F1" LEVEL 1;
COMP "SPARE1" LOCATE = SITE "G13" LEVEL 1;
COMP "SPARE2" LOCATE = SITE "D13" LEVEL 1;
COMP "SPARE3" LOCATE = SITE "C13" LEVEL 1;
COMP "SPARE4" LOCATE = SITE "E13" LEVEL 1;
COMP "SPARE5" LOCATE = SITE "D14" LEVEL 1;
COMP "SPARE6" LOCATE = SITE "B3" LEVEL 1;
COMP "SPARE7" LOCATE = SITE "A3" LEVEL 1;
COMP "ADC_OS<0>" LOCATE = SITE "K1" LEVEL 1;
COMP "SPARE8" LOCATE = SITE "B1" LEVEL 1;
COMP "SPARE9" LOCATE = SITE "A2" LEVEL 1;
COMP "ADC_OS<1>" LOCATE = SITE "N12" LEVEL 1;
COMP "ADC_OS<2>" LOCATE = SITE "J2" LEVEL 1;
COMP "ADC_RANGE" LOCATE = SITE "J1" LEVEL 1;
COMP "ADC_RESET" LOCATE = SITE "K14" LEVEL 1;
COMP "DAC_N_CLR" LOCATE = SITE "N6" LEVEL 1;
COMP "ADC_BUSY" LOCATE = SITE "H2" LEVEL 1;
COMP "ADC_SCLK" LOCATE = SITE "G1" LEVEL 1;
COMP "ADC_N_CS" LOCATE = SITE "K13" LEVEL 1;
COMP "DAC_SCLK" LOCATE = SITE "M1" LEVEL 1;
COMP "DAC_SDIN" LOCATE = SITE "N5" LEVEL 1;
COMP "CLK_8MHZ" LOCATE = SITE "N8" LEVEL 1;
COMP "DAC_BIN" LOCATE = SITE "M2" LEVEL 1;
COMP "CSMUX<0>" LOCATE = SITE "D1" LEVEL 1;
COMP "CSMUX<1>" LOCATE = SITE "G14" LEVEL 1;
COMP "DAC_SDO" LOCATE = SITE "L2" LEVEL 1;
COMP "CSMUX<2>" LOCATE = SITE "E14" LEVEL 1;
COMP "BUS_CLK" LOCATE = SITE "E2" LEVEL 1;
COMP "ADC_CONVST_A" LOCATE = SITE "L13" LEVEL 1;
COMP "ADC_CONVST_B" LOCATE = SITE "G2" LEVEL 1;
COMP "SPARE10" LOCATE = SITE "C1" LEVEL 1;
TIMEGRP CLK = BEL "U0/counter_s_0" BEL "U0/counter_s_1" BEL "U0/counter_s_2"
        BEL "U0/counter_s_3" BEL "U0/counter_s_4" BEL "U0/counter_s_5" BEL
        "U0/counter_s_6" BEL "U0/counter_s_7" BEL "U0/counter_s_8" BEL
        "U0/counter_s_9" BEL "U0/counter_s_10" BEL "U0/counter_s_11" BEL
        "U0/counter_s_12" BEL "U0/counter_s_13" BEL "U0/counter_s_14" BEL
        "U0/counter_s_15" BEL "U0/counter_s_16" BEL "U0/counter_s_17" BEL
        "U0/counter_s_18" BEL "U0/counter_s_19" BEL "U0/counter_s_20" BEL
        "U0/counter_s_21" BEL "U0/counter_s_22" BEL "U0/counter_s_23" BEL
        "U0/counter_s_24" BEL "U2/state_s_FSM_FFd1" BEL "U2/state_s_FSM_FFd2"
        BEL "U2/command_s_7" BEL "U2/command_s_6" BEL "U2/command_s_5" BEL
        "U2/command_s_4" BEL "U2/command_s_3" BEL "U2/command_s_2" BEL
        "U2/command_s_1" BEL "U2/command_s_0" BEL "U2/byte_tx_s_7" BEL
        "U2/byte_tx_s_6" BEL "U2/byte_tx_s_5" BEL "U2/byte_tx_s_4" BEL
        "U2/byte_tx_s_3" BEL "U2/byte_tx_s_2" BEL "U2/byte_tx_s_1" BEL
        "U2/byte_tx_s_0" BEL "U2/cs_falling_edge_s" BEL "U2/cs_d_s_2" BEL
        "U2/U2/adc_state_s_FSM_FFd1" BEL "U2/U2/dac_state_s_FSM_FFd1" BEL
        "U2/U2/BYTE_TX_7" BEL "U2/U2/BYTE_TX_6" BEL "U2/U2/BYTE_TX_5" BEL
        "U2/U2/BYTE_TX_4" BEL "U2/U2/BYTE_TX_3" BEL "U2/U2/BYTE_TX_2" BEL
        "U2/U2/BYTE_TX_1" BEL "U2/U2/BYTE_TX_0" BEL
        "U2/U2/dac_fifo_data_in_s_55" BEL "U2/U2/dac_fifo_data_in_s_54" BEL
        "U2/U2/dac_fifo_data_in_s_53" BEL "U2/U2/dac_fifo_data_in_s_52" BEL
        "U2/U2/dac_fifo_data_in_s_51" BEL "U2/U2/dac_fifo_data_in_s_50" BEL
        "U2/U2/dac_fifo_data_in_s_49" BEL "U2/U2/dac_fifo_data_in_s_48" BEL
        "U2/U2/dac_fifo_data_in_s_47" BEL "U2/U2/dac_fifo_data_in_s_46" BEL
        "U2/U2/dac_fifo_data_in_s_45" BEL "U2/U2/dac_fifo_data_in_s_44" BEL
        "U2/U2/dac_fifo_data_in_s_43" BEL "U2/U2/dac_fifo_data_in_s_42" BEL
        "U2/U2/dac_fifo_data_in_s_41" BEL "U2/U2/dac_fifo_data_in_s_40" BEL
        "U2/U2/dac_fifo_data_in_s_39" BEL "U2/U2/dac_fifo_data_in_s_38" BEL
        "U2/U2/dac_fifo_data_in_s_37" BEL "U2/U2/dac_fifo_data_in_s_36" BEL
        "U2/U2/dac_fifo_data_in_s_35" BEL "U2/U2/dac_fifo_data_in_s_34" BEL
        "U2/U2/dac_fifo_data_in_s_33" BEL "U2/U2/dac_fifo_data_in_s_32" BEL
        "U2/U2/dac_fifo_data_in_s_31" BEL "U2/U2/dac_fifo_data_in_s_30" BEL
        "U2/U2/dac_fifo_data_in_s_29" BEL "U2/U2/dac_fifo_data_in_s_28" BEL
        "U2/U2/dac_fifo_data_in_s_27" BEL "U2/U2/dac_fifo_data_in_s_26" BEL
        "U2/U2/dac_fifo_data_in_s_25" BEL "U2/U2/dac_fifo_data_in_s_24" BEL
        "U2/U2/dac_fifo_data_in_s_18" BEL "U2/U2/dac_fifo_data_in_s_17" BEL
        "U2/U2/dac_fifo_data_in_s_16" BEL "U2/U2/dac_fifo_data_in_s_15" BEL
        "U2/U2/dac_fifo_data_in_s_14" BEL "U2/U2/dac_fifo_data_in_s_13" BEL
        "U2/U2/dac_fifo_data_in_s_12" BEL "U2/U2/dac_fifo_data_in_s_11" BEL
        "U2/U2/dac_fifo_data_in_s_10" BEL "U2/U2/dac_fifo_data_in_s_9" BEL
        "U2/U2/dac_fifo_data_in_s_8" BEL "U2/U2/dac_fifo_data_in_s_7" BEL
        "U2/U2/dac_fifo_data_in_s_6" BEL "U2/U2/dac_fifo_data_in_s_5" BEL
        "U2/U2/dac_fifo_data_in_s_4" BEL "U2/U2/dac_fifo_data_in_s_3" BEL
        "U2/U2/dac_fifo_data_in_s_2" BEL "U2/U2/dac_fifo_data_in_s_1" BEL
        "U2/U2/dac_fifo_data_in_s_0" BEL "U2/U2/dac_fifo_wr_en_s" BEL
        "U2/U2/adc_fifo_data_in_s_31" BEL "U2/U2/adc_fifo_data_in_s_30" BEL
        "U2/U2/adc_fifo_data_in_s_29" BEL "U2/U2/adc_fifo_data_in_s_28" BEL
        "U2/U2/adc_fifo_data_in_s_27" BEL "U2/U2/adc_fifo_data_in_s_26" BEL
        "U2/U2/adc_fifo_data_in_s_25" BEL "U2/U2/adc_fifo_data_in_s_24" BEL
        "U2/U2/adc_fifo_data_in_s_23" BEL "U2/U2/adc_fifo_data_in_s_22" BEL
        "U2/U2/adc_fifo_data_in_s_21" BEL "U2/U2/adc_fifo_data_in_s_20" BEL
        "U2/U2/adc_fifo_data_in_s_19" BEL "U2/U2/adc_fifo_data_in_s_18" BEL
        "U2/U2/adc_fifo_data_in_s_17" BEL "U2/U2/adc_fifo_data_in_s_16" BEL
        "U2/U2/adc_fifo_data_in_s_15" BEL "U2/U2/adc_fifo_data_in_s_14" BEL
        "U2/U2/adc_fifo_data_in_s_13" BEL "U2/U2/adc_fifo_data_in_s_12" BEL
        "U2/U2/adc_fifo_data_in_s_11" BEL "U2/U2/adc_fifo_data_in_s_10" BEL
        "U2/U2/adc_fifo_data_in_s_9" BEL "U2/U2/adc_fifo_data_in_s_8" BEL
        "U2/U2/adc_fifo_data_in_s_7" BEL "U2/U2/adc_fifo_data_in_s_6" BEL
        "U2/U2/adc_fifo_data_in_s_5" BEL "U2/U2/adc_fifo_data_in_s_4" BEL
        "U2/U2/adc_fifo_data_in_s_3" BEL "U2/U2/adc_fifo_data_in_s_2" BEL
        "U2/U2/adc_fifo_data_in_s_1" BEL "U2/U2/adc_fifo_data_in_s_0" BEL
        "U2/U2/adc_write_fifo_register_s_31" BEL
        "U2/U2/adc_write_fifo_register_s_30" BEL
        "U2/U2/adc_write_fifo_register_s_29" BEL
        "U2/U2/adc_write_fifo_register_s_28" BEL
        "U2/U2/adc_write_fifo_register_s_27" BEL
        "U2/U2/adc_write_fifo_register_s_26" BEL
        "U2/U2/adc_write_fifo_register_s_25" BEL
        "U2/U2/adc_write_fifo_register_s_24" BEL
        "U2/U2/adc_write_fifo_register_s_23" BEL
        "U2/U2/adc_write_fifo_register_s_22" BEL
        "U2/U2/adc_write_fifo_register_s_21" BEL
        "U2/U2/adc_write_fifo_register_s_20" BEL
        "U2/U2/adc_write_fifo_register_s_19" BEL
        "U2/U2/adc_write_fifo_register_s_18" BEL
        "U2/U2/adc_write_fifo_register_s_17" BEL
        "U2/U2/adc_write_fifo_register_s_16" BEL
        "U2/U2/adc_write_fifo_register_s_15" BEL
        "U2/U2/adc_write_fifo_register_s_14" BEL
        "U2/U2/adc_write_fifo_register_s_13" BEL
        "U2/U2/adc_write_fifo_register_s_12" BEL
        "U2/U2/adc_write_fifo_register_s_11" BEL
        "U2/U2/adc_write_fifo_register_s_10" BEL
        "U2/U2/adc_write_fifo_register_s_9" BEL
        "U2/U2/adc_write_fifo_register_s_8" BEL
        "U2/U2/adc_write_fifo_register_s_7" BEL
        "U2/U2/adc_write_fifo_register_s_6" BEL
        "U2/U2/adc_write_fifo_register_s_5" BEL
        "U2/U2/adc_write_fifo_register_s_4" BEL
        "U2/U2/adc_write_fifo_register_s_3" BEL
        "U2/U2/adc_write_fifo_register_s_2" BEL
        "U2/U2/adc_write_fifo_register_s_1" BEL
        "U2/U2/adc_write_fifo_register_s_0" BEL "U2/U2/adc_fifo_wr_en_s" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_127" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_126" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_125" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_124" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_123" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_122" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_121" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_120" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_119" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_118" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_117" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_116" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_115" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_114" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_113" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_112" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_111" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_110" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_109" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_108" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_107" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_106" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_105" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_104" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_103" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_102" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_101" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_100" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_99" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_98" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_97" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_96" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_95" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_94" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_93" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_92" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_91" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_90" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_89" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_88" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_87" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_86" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_85" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_84" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_83" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_82" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_81" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_80" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_79" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_78" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_77" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_76" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_75" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_74" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_73" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_72" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_71" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_70" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_69" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_68" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_67" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_66" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_65" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_64" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_63" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_62" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_61" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_60" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_59" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_58" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_57" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_56" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_55" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_54" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_53" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_52" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_51" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_50" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_49" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_48" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_47" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_46" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_45" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_44" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_43" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_42" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_41" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_40" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_39" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_38" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_37" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_36" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_35" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_34" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_33" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_32" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_31" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_30" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_29" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_28" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_27" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_26" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_25" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_24" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_23" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_22" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_21" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_20" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_19" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_18" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_17" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_16" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_15" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_14" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_13" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_12" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_11" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_10" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_9" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_8" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_7" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_6" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_5" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_4" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_3" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_2" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_1" BEL
        "U2/U2/adc_spi_master_rx_data_latch_s_0" BEL
        "U2/U2/dac_write_fifo_register_s_55" BEL
        "U2/U2/dac_write_fifo_register_s_54" BEL
        "U2/U2/dac_write_fifo_register_s_53" BEL
        "U2/U2/dac_write_fifo_register_s_52" BEL
        "U2/U2/dac_write_fifo_register_s_51" BEL
        "U2/U2/dac_write_fifo_register_s_50" BEL
        "U2/U2/dac_write_fifo_register_s_49" BEL
        "U2/U2/dac_write_fifo_register_s_48" BEL
        "U2/U2/dac_write_fifo_register_s_47" BEL
        "U2/U2/dac_write_fifo_register_s_46" BEL
        "U2/U2/dac_write_fifo_register_s_45" BEL
        "U2/U2/dac_write_fifo_register_s_44" BEL
        "U2/U2/dac_write_fifo_register_s_43" BEL
        "U2/U2/dac_write_fifo_register_s_42" BEL
        "U2/U2/dac_write_fifo_register_s_41" BEL
        "U2/U2/dac_write_fifo_register_s_40" BEL
        "U2/U2/dac_write_fifo_register_s_39" BEL
        "U2/U2/dac_write_fifo_register_s_38" BEL
        "U2/U2/dac_write_fifo_register_s_37" BEL
        "U2/U2/dac_write_fifo_register_s_36" BEL
        "U2/U2/dac_write_fifo_register_s_35" BEL
        "U2/U2/dac_write_fifo_register_s_34" BEL
        "U2/U2/dac_write_fifo_register_s_33" BEL
        "U2/U2/dac_write_fifo_register_s_32" BEL
        "U2/U2/dac_write_fifo_register_s_31" BEL
        "U2/U2/dac_write_fifo_register_s_30" BEL
        "U2/U2/dac_write_fifo_register_s_29" BEL
        "U2/U2/dac_write_fifo_register_s_28" BEL
        "U2/U2/dac_write_fifo_register_s_27" BEL
        "U2/U2/dac_write_fifo_register_s_26" BEL
        "U2/U2/dac_write_fifo_register_s_25" BEL
        "U2/U2/dac_write_fifo_register_s_24" BEL
        "U2/U2/dac_write_fifo_register_s_18" BEL
        "U2/U2/dac_write_fifo_register_s_17" BEL
        "U2/U2/dac_write_fifo_register_s_16" BEL
        "U2/U2/dac_write_fifo_register_s_15" BEL
        "U2/U2/dac_write_fifo_register_s_14" BEL
        "U2/U2/dac_write_fifo_register_s_13" BEL
        "U2/U2/dac_write_fifo_register_s_12" BEL
        "U2/U2/dac_write_fifo_register_s_11" BEL
        "U2/U2/dac_write_fifo_register_s_10" BEL
        "U2/U2/dac_write_fifo_register_s_9" BEL
        "U2/U2/dac_write_fifo_register_s_8" BEL
        "U2/U2/dac_write_fifo_register_s_7" BEL
        "U2/U2/dac_write_fifo_register_s_6" BEL
        "U2/U2/dac_write_fifo_register_s_5" BEL
        "U2/U2/dac_write_fifo_register_s_4" BEL
        "U2/U2/dac_write_fifo_register_s_3" BEL
        "U2/U2/dac_write_fifo_register_s_2" BEL
        "U2/U2/dac_write_fifo_register_s_1" BEL
        "U2/U2/dac_write_fifo_register_s_0" BEL
        "U2/U2/adc_spi_master_busy_d_s" BEL
        "U2/U2/adc_spi_master_rx_data_ready_s" BEL
        "U2/U2/adc_write_fifo_register_ready_s" BEL
        "U2/U2/adc_conversion_trig_extender_d_s_4" BEL
        "U2/U2/adc_conversion_trig_extender_d_s_3" BEL
        "U2/U2/adc_conversion_trig_extender_d_s_2" BEL
        "U2/U2/adc_conversion_trig_extender_d_s_1" BEL
        "U2/U2/adc_conversion_trig_extender_d_s_0" BEL
        "U2/U2/dac_spi_master_tx_data_s_18" BEL
        "U2/U2/dac_spi_master_tx_data_s_17" BEL
        "U2/U2/dac_spi_master_tx_data_s_16" BEL
        "U2/U2/dac_spi_master_tx_data_s_15" BEL
        "U2/U2/dac_spi_master_tx_data_s_14" BEL
        "U2/U2/dac_spi_master_tx_data_s_13" BEL
        "U2/U2/dac_spi_master_tx_data_s_12" BEL
        "U2/U2/dac_spi_master_tx_data_s_11" BEL
        "U2/U2/dac_spi_master_tx_data_s_10" BEL
        "U2/U2/dac_spi_master_tx_data_s_9" BEL
        "U2/U2/dac_spi_master_tx_data_s_8" BEL
        "U2/U2/dac_spi_master_tx_data_s_7" BEL
        "U2/U2/dac_spi_master_tx_data_s_6" BEL
        "U2/U2/dac_spi_master_tx_data_s_5" BEL
        "U2/U2/dac_spi_master_tx_data_s_4" BEL
        "U2/U2/dac_spi_master_tx_data_s_3" BEL
        "U2/U2/dac_spi_master_tx_data_s_2" BEL
        "U2/U2/dac_spi_master_tx_data_s_1" BEL
        "U2/U2/dac_spi_master_tx_data_s_0" BEL "U2/U2/command_ready_d_s" BEL
        "U2/U2/adc_busy_d_s_3" BEL "U2/U2/aio_led_control_register_s_2" BEL
        "U2/U2/aio_led_control_register_s_1" BEL
        "U2/U2/aio_led_control_register_s_0" BEL
        "U2/U2/sync_time_read_latch_s_31" BEL
        "U2/U2/sync_time_read_latch_s_30" BEL
        "U2/U2/sync_time_read_latch_s_29" BEL
        "U2/U2/sync_time_read_latch_s_28" BEL
        "U2/U2/sync_time_read_latch_s_27" BEL
        "U2/U2/sync_time_read_latch_s_26" BEL
        "U2/U2/sync_time_read_latch_s_25" BEL
        "U2/U2/sync_time_read_latch_s_24" BEL
        "U2/U2/sync_time_read_latch_s_23" BEL
        "U2/U2/sync_time_read_latch_s_22" BEL
        "U2/U2/sync_time_read_latch_s_21" BEL
        "U2/U2/sync_time_read_latch_s_20" BEL
        "U2/U2/sync_time_read_latch_s_19" BEL
        "U2/U2/sync_time_read_latch_s_18" BEL
        "U2/U2/sync_time_read_latch_s_17" BEL
        "U2/U2/sync_time_read_latch_s_16" BEL
        "U2/U2/sync_time_read_latch_s_15" BEL
        "U2/U2/sync_time_read_latch_s_14" BEL
        "U2/U2/sync_time_read_latch_s_13" BEL
        "U2/U2/sync_time_read_latch_s_12" BEL
        "U2/U2/sync_time_read_latch_s_11" BEL
        "U2/U2/sync_time_read_latch_s_10" BEL "U2/U2/sync_time_read_latch_s_9"
        BEL "U2/U2/sync_time_read_latch_s_8" BEL
        "U2/U2/sync_time_read_latch_s_7" BEL "U2/U2/sync_time_read_latch_s_6"
        BEL "U2/U2/sync_time_read_latch_s_5" BEL
        "U2/U2/sync_time_read_latch_s_4" BEL "U2/U2/sync_time_read_latch_s_3"
        BEL "U2/U2/sync_time_read_latch_s_2" BEL
        "U2/U2/sync_time_read_latch_s_1" BEL "U2/U2/sync_time_read_latch_s_0"
        BEL "U2/U2/DAC_SPI_MASTER/state_FSM_FFd2" BEL
        "U2/U2/DAC_SPI_MASTER/state_FSM_FFd1" BEL
        "U2/U2/DAC_SPI_MASTER/clk_toggles_5" BEL
        "U2/U2/DAC_SPI_MASTER/clk_toggles_4" BEL
        "U2/U2/DAC_SPI_MASTER/clk_toggles_3" BEL
        "U2/U2/DAC_SPI_MASTER/clk_toggles_2" BEL
        "U2/U2/DAC_SPI_MASTER/clk_toggles_1" BEL
        "U2/U2/DAC_SPI_MASTER/clk_toggles_0" BEL "U2/U2/DAC_SPI_MASTER/busy"
        BEL "U2/U2/DAC_SPI_MASTER/count_31" BEL
        "U2/U2/DAC_SPI_MASTER/count_30" BEL "U2/U2/DAC_SPI_MASTER/count_29"
        BEL "U2/U2/DAC_SPI_MASTER/count_28" BEL
        "U2/U2/DAC_SPI_MASTER/count_27" BEL "U2/U2/DAC_SPI_MASTER/count_26"
        BEL "U2/U2/DAC_SPI_MASTER/count_25" BEL
        "U2/U2/DAC_SPI_MASTER/count_24" BEL "U2/U2/DAC_SPI_MASTER/count_23"
        BEL "U2/U2/DAC_SPI_MASTER/count_22" BEL
        "U2/U2/DAC_SPI_MASTER/count_21" BEL "U2/U2/DAC_SPI_MASTER/count_20"
        BEL "U2/U2/DAC_SPI_MASTER/count_19" BEL
        "U2/U2/DAC_SPI_MASTER/count_18" BEL "U2/U2/DAC_SPI_MASTER/count_17"
        BEL "U2/U2/DAC_SPI_MASTER/count_16" BEL
        "U2/U2/DAC_SPI_MASTER/count_15" BEL "U2/U2/DAC_SPI_MASTER/count_14"
        BEL "U2/U2/DAC_SPI_MASTER/count_13" BEL
        "U2/U2/DAC_SPI_MASTER/count_12" BEL "U2/U2/DAC_SPI_MASTER/count_11"
        BEL "U2/U2/DAC_SPI_MASTER/count_10" BEL "U2/U2/DAC_SPI_MASTER/count_9"
        BEL "U2/U2/DAC_SPI_MASTER/count_8" BEL "U2/U2/DAC_SPI_MASTER/count_7"
        BEL "U2/U2/DAC_SPI_MASTER/count_6" BEL "U2/U2/DAC_SPI_MASTER/count_5"
        BEL "U2/U2/DAC_SPI_MASTER/count_4" BEL "U2/U2/DAC_SPI_MASTER/count_3"
        BEL "U2/U2/DAC_SPI_MASTER/count_2" BEL "U2/U2/DAC_SPI_MASTER/count_1"
        BEL "U2/U2/DAC_SPI_MASTER/count_0" BEL
        "U2/U2/DAC_SPI_MASTER/tx_buffer_23" BEL
        "U2/U2/DAC_SPI_MASTER/tx_buffer_22" BEL
        "U2/U2/DAC_SPI_MASTER/tx_buffer_21" BEL
        "U2/U2/DAC_SPI_MASTER/tx_buffer_20" BEL
        "U2/U2/DAC_SPI_MASTER/tx_buffer_19" BEL
        "U2/U2/DAC_SPI_MASTER/tx_buffer_18" BEL
        "U2/U2/DAC_SPI_MASTER/tx_buffer_17" BEL
        "U2/U2/DAC_SPI_MASTER/tx_buffer_16" BEL
        "U2/U2/DAC_SPI_MASTER/tx_buffer_15" BEL
        "U2/U2/DAC_SPI_MASTER/tx_buffer_14" BEL
        "U2/U2/DAC_SPI_MASTER/tx_buffer_13" BEL
        "U2/U2/DAC_SPI_MASTER/tx_buffer_12" BEL
        "U2/U2/DAC_SPI_MASTER/tx_buffer_11" BEL
        "U2/U2/DAC_SPI_MASTER/tx_buffer_10" BEL
        "U2/U2/DAC_SPI_MASTER/tx_buffer_9" BEL
        "U2/U2/DAC_SPI_MASTER/tx_buffer_8" BEL
        "U2/U2/DAC_SPI_MASTER/tx_buffer_7" BEL
        "U2/U2/DAC_SPI_MASTER/tx_buffer_6" BEL
        "U2/U2/DAC_SPI_MASTER/tx_buffer_5" BEL
        "U2/U2/DAC_SPI_MASTER/tx_buffer_4" BEL
        "U2/U2/DAC_SPI_MASTER/tx_buffer_3" BEL
        "U2/U2/DAC_SPI_MASTER/tx_buffer_2" BEL
        "U2/U2/DAC_SPI_MASTER/tx_buffer_1" BEL
        "U2/U2/DAC_SPI_MASTER/tx_buffer_0" BEL "U2/U2/DAC_SPI_MASTER/mosi" BEL
        "U2/U1/bitcount_s_7" BEL "U2/U1/bitcount_s_6" BEL "U2/U1/bitcount_s_5"
        BEL "U2/U1/bitcount_s_4" BEL "U2/U1/bitcount_s_3" BEL
        "U2/U1/bitcount_s_2" BEL "U2/U1/bitcount_s_1" BEL "U2/U1/bitcount_s_0"
        BEL "U2/U1/byte_count_s_7" BEL "U2/U1/byte_count_s_6" BEL
        "U2/U1/byte_count_s_5" BEL "U2/U1/byte_count_s_4" BEL
        "U2/U1/byte_count_s_3" BEL "U2/U1/byte_count_s_2" BEL
        "U2/U1/byte_count_s_1" BEL "U2/U1/byte_count_s_0" BEL "U2/U1/miso_s"
        BEL "U2/U1/BYTE_RX_7" BEL "U2/U1/BYTE_RX_6" BEL "U2/U1/BYTE_RX_5" BEL
        "U2/U1/BYTE_RX_4" BEL "U2/U1/BYTE_RX_3" BEL "U2/U1/BYTE_RX_2" BEL
        "U2/U1/BYTE_RX_1" BEL "U2/U1/BYTE_RX_0" BEL "U2/U1/out_shift_reg_s_7"
        BEL "U2/U1/out_shift_reg_s_6" BEL "U2/U1/out_shift_reg_s_5" BEL
        "U2/U1/out_shift_reg_s_4" BEL "U2/U1/out_shift_reg_s_3" BEL
        "U2/U1/out_shift_reg_s_2" BEL "U2/U1/out_shift_reg_s_1" BEL
        "U2/U1/out_shift_reg_s_0" BEL "U2/U1/in_shift_reg_s_7" BEL
        "U2/U1/in_shift_reg_s_6" BEL "U2/U1/in_shift_reg_s_5" BEL
        "U2/U1/in_shift_reg_s_4" BEL "U2/U1/in_shift_reg_s_3" BEL
        "U2/U1/in_shift_reg_s_2" BEL "U2/U1/in_shift_reg_s_1" BEL
        "U2/U1/in_shift_reg_s_0" BEL "U2/U1/sck_filter_d_s" BEL
        "U2/U1/cs_filter_d_s" BEL "U2/U1/cs_d_s_2" BEL "U2/U1/cs_d_s_1" BEL
        "U2/U1/cs_d_s_0" BEL "U2/U1/byte_tx_load_d_s_0" BEL
        "U2/U1/sck_filter_s" BEL "U2/U1/sck_d_s_2" BEL "U2/U1/sck_d_s_1" BEL
        "U2/U1/sck_d_s_0" BEL "U2/U1/cs_filter_s" BEL
        "U2/U2/ADC_SPI_MASTER/state_FSM_FFd2" BEL
        "U2/U2/ADC_SPI_MASTER/state_FSM_FFd1" BEL
        "U2/U2/ADC_SPI_MASTER/assert_data" BEL
        "U2/U2/ADC_SPI_MASTER/clk_toggles_8" BEL
        "U2/U2/ADC_SPI_MASTER/clk_toggles_7" BEL
        "U2/U2/ADC_SPI_MASTER/clk_toggles_6" BEL
        "U2/U2/ADC_SPI_MASTER/clk_toggles_5" BEL
        "U2/U2/ADC_SPI_MASTER/clk_toggles_4" BEL
        "U2/U2/ADC_SPI_MASTER/clk_toggles_3" BEL
        "U2/U2/ADC_SPI_MASTER/clk_toggles_2" BEL
        "U2/U2/ADC_SPI_MASTER/clk_toggles_1" BEL
        "U2/U2/ADC_SPI_MASTER/clk_toggles_0" BEL "U2/U2/ADC_SPI_MASTER/busy"
        BEL "U2/U2/ADC_SPI_MASTER/count_31" BEL
        "U2/U2/ADC_SPI_MASTER/count_30" BEL "U2/U2/ADC_SPI_MASTER/count_29"
        BEL "U2/U2/ADC_SPI_MASTER/count_28" BEL
        "U2/U2/ADC_SPI_MASTER/count_27" BEL "U2/U2/ADC_SPI_MASTER/count_26"
        BEL "U2/U2/ADC_SPI_MASTER/count_25" BEL
        "U2/U2/ADC_SPI_MASTER/count_24" BEL "U2/U2/ADC_SPI_MASTER/count_23"
        BEL "U2/U2/ADC_SPI_MASTER/count_22" BEL
        "U2/U2/ADC_SPI_MASTER/count_21" BEL "U2/U2/ADC_SPI_MASTER/count_20"
        BEL "U2/U2/ADC_SPI_MASTER/count_19" BEL
        "U2/U2/ADC_SPI_MASTER/count_18" BEL "U2/U2/ADC_SPI_MASTER/count_17"
        BEL "U2/U2/ADC_SPI_MASTER/count_16" BEL
        "U2/U2/ADC_SPI_MASTER/count_15" BEL "U2/U2/ADC_SPI_MASTER/count_14"
        BEL "U2/U2/ADC_SPI_MASTER/count_13" BEL
        "U2/U2/ADC_SPI_MASTER/count_12" BEL "U2/U2/ADC_SPI_MASTER/count_11"
        BEL "U2/U2/ADC_SPI_MASTER/count_10" BEL "U2/U2/ADC_SPI_MASTER/count_9"
        BEL "U2/U2/ADC_SPI_MASTER/count_8" BEL "U2/U2/ADC_SPI_MASTER/count_7"
        BEL "U2/U2/ADC_SPI_MASTER/count_6" BEL "U2/U2/ADC_SPI_MASTER/count_5"
        BEL "U2/U2/ADC_SPI_MASTER/count_4" BEL "U2/U2/ADC_SPI_MASTER/count_3"
        BEL "U2/U2/ADC_SPI_MASTER/count_2" BEL "U2/U2/ADC_SPI_MASTER/count_1"
        BEL "U2/U2/ADC_SPI_MASTER/count_0" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_127" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_126" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_125" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_124" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_123" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_122" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_121" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_120" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_119" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_118" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_117" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_116" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_115" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_114" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_113" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_112" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_111" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_110" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_109" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_108" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_107" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_106" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_105" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_104" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_103" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_102" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_101" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_100" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_99" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_98" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_97" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_96" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_95" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_94" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_93" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_92" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_91" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_90" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_89" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_88" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_87" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_86" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_85" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_84" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_83" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_82" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_81" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_80" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_79" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_78" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_77" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_76" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_75" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_74" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_73" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_72" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_71" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_70" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_69" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_68" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_67" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_66" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_65" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_64" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_63" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_62" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_61" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_60" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_59" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_58" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_57" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_56" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_55" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_54" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_53" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_52" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_51" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_50" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_49" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_48" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_47" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_46" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_45" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_44" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_43" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_42" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_41" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_40" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_39" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_38" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_37" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_36" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_35" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_34" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_33" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_32" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_31" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_30" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_29" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_28" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_27" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_26" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_25" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_24" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_23" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_22" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_21" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_20" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_19" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_18" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_17" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_16" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_15" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_14" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_13" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_12" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_11" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_10" BEL "U2/U2/ADC_SPI_MASTER/rx_data_9"
        BEL "U2/U2/ADC_SPI_MASTER/rx_data_8" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_7" BEL "U2/U2/ADC_SPI_MASTER/rx_data_6"
        BEL "U2/U2/ADC_SPI_MASTER/rx_data_5" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_4" BEL "U2/U2/ADC_SPI_MASTER/rx_data_3"
        BEL "U2/U2/ADC_SPI_MASTER/rx_data_2" BEL
        "U2/U2/ADC_SPI_MASTER/rx_data_1" BEL "U2/U2/ADC_SPI_MASTER/rx_data_0"
        BEL "U2/U2/ADC_SPI_MASTER/rx_buffer_127" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_126" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_125" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_124" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_123" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_122" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_121" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_120" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_119" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_118" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_117" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_116" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_115" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_114" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_113" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_112" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_111" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_110" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_109" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_108" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_107" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_106" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_105" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_104" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_103" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_102" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_101" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_100" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_99" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_98" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_97" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_96" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_95" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_94" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_93" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_92" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_91" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_90" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_89" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_88" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_87" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_86" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_85" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_84" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_83" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_82" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_81" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_80" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_79" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_78" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_77" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_76" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_75" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_74" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_73" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_72" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_71" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_70" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_69" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_68" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_67" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_66" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_65" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_64" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_63" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_62" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_61" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_60" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_59" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_58" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_57" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_56" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_55" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_54" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_53" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_52" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_51" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_50" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_49" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_48" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_47" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_46" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_45" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_44" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_43" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_42" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_41" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_40" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_39" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_38" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_37" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_36" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_35" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_34" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_33" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_32" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_31" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_30" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_29" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_28" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_27" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_26" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_25" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_24" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_23" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_22" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_21" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_20" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_19" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_18" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_17" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_16" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_15" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_14" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_13" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_12" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_11" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_10" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_9" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_8" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_7" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_6" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_5" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_4" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_3" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_2" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_1" BEL
        "U2/U2/ADC_SPI_MASTER/rx_buffer_0" BEL "U2/U2/DAC_FIFO/data_out_55"
        BEL "U2/U2/DAC_FIFO/data_out_54" BEL "U2/U2/DAC_FIFO/data_out_53" BEL
        "U2/U2/DAC_FIFO/data_out_52" BEL "U2/U2/DAC_FIFO/data_out_51" BEL
        "U2/U2/DAC_FIFO/data_out_50" BEL "U2/U2/DAC_FIFO/data_out_49" BEL
        "U2/U2/DAC_FIFO/data_out_48" BEL "U2/U2/DAC_FIFO/data_out_47" BEL
        "U2/U2/DAC_FIFO/data_out_46" BEL "U2/U2/DAC_FIFO/data_out_45" BEL
        "U2/U2/DAC_FIFO/data_out_44" BEL "U2/U2/DAC_FIFO/data_out_43" BEL
        "U2/U2/DAC_FIFO/data_out_42" BEL "U2/U2/DAC_FIFO/data_out_41" BEL
        "U2/U2/DAC_FIFO/data_out_40" BEL "U2/U2/DAC_FIFO/data_out_39" BEL
        "U2/U2/DAC_FIFO/data_out_38" BEL "U2/U2/DAC_FIFO/data_out_37" BEL
        "U2/U2/DAC_FIFO/data_out_36" BEL "U2/U2/DAC_FIFO/data_out_35" BEL
        "U2/U2/DAC_FIFO/data_out_34" BEL "U2/U2/DAC_FIFO/data_out_33" BEL
        "U2/U2/DAC_FIFO/data_out_32" BEL "U2/U2/DAC_FIFO/data_out_31" BEL
        "U2/U2/DAC_FIFO/data_out_30" BEL "U2/U2/DAC_FIFO/data_out_29" BEL
        "U2/U2/DAC_FIFO/data_out_28" BEL "U2/U2/DAC_FIFO/data_out_27" BEL
        "U2/U2/DAC_FIFO/data_out_26" BEL "U2/U2/DAC_FIFO/data_out_25" BEL
        "U2/U2/DAC_FIFO/data_out_24" BEL "U2/U2/DAC_FIFO/data_out_18" BEL
        "U2/U2/DAC_FIFO/data_out_17" BEL "U2/U2/DAC_FIFO/data_out_16" BEL
        "U2/U2/DAC_FIFO/data_out_15" BEL "U2/U2/DAC_FIFO/data_out_14" BEL
        "U2/U2/DAC_FIFO/data_out_13" BEL "U2/U2/DAC_FIFO/data_out_12" BEL
        "U2/U2/DAC_FIFO/data_out_11" BEL "U2/U2/DAC_FIFO/data_out_10" BEL
        "U2/U2/DAC_FIFO/data_out_9" BEL "U2/U2/DAC_FIFO/data_out_8" BEL
        "U2/U2/DAC_FIFO/data_out_7" BEL "U2/U2/DAC_FIFO/data_out_6" BEL
        "U2/U2/DAC_FIFO/data_out_5" BEL "U2/U2/DAC_FIFO/data_out_4" BEL
        "U2/U2/DAC_FIFO/data_out_3" BEL "U2/U2/DAC_FIFO/data_out_2" BEL
        "U2/U2/DAC_FIFO/data_out_1" BEL "U2/U2/DAC_FIFO/data_out_0" BEL
        "U2/U2/DAC_FIFO/rd_ptr_3" BEL "U2/U2/DAC_FIFO/rd_ptr_2" BEL
        "U2/U2/DAC_FIFO/rd_ptr_1" BEL "U2/U2/DAC_FIFO/rd_ptr_0" BEL
        "U2/U2/DAC_FIFO/wr_ptr_3" BEL "U2/U2/DAC_FIFO/wr_ptr_2" BEL
        "U2/U2/DAC_FIFO/wr_ptr_1" BEL "U2/U2/DAC_FIFO/wr_ptr_0" BEL
        "U2/U2/DAC_FIFO/mem_array_15_55" BEL "U2/U2/DAC_FIFO/mem_array_15_54"
        BEL "U2/U2/DAC_FIFO/mem_array_15_53" BEL
        "U2/U2/DAC_FIFO/mem_array_15_52" BEL "U2/U2/DAC_FIFO/mem_array_15_51"
        BEL "U2/U2/DAC_FIFO/mem_array_15_50" BEL
        "U2/U2/DAC_FIFO/mem_array_15_49" BEL "U2/U2/DAC_FIFO/mem_array_15_48"
        BEL "U2/U2/DAC_FIFO/mem_array_15_47" BEL
        "U2/U2/DAC_FIFO/mem_array_15_46" BEL "U2/U2/DAC_FIFO/mem_array_15_45"
        BEL "U2/U2/DAC_FIFO/mem_array_15_44" BEL
        "U2/U2/DAC_FIFO/mem_array_15_43" BEL "U2/U2/DAC_FIFO/mem_array_15_42"
        BEL "U2/U2/DAC_FIFO/mem_array_15_41" BEL
        "U2/U2/DAC_FIFO/mem_array_15_40" BEL "U2/U2/DAC_FIFO/mem_array_15_39"
        BEL "U2/U2/DAC_FIFO/mem_array_15_38" BEL
        "U2/U2/DAC_FIFO/mem_array_15_37" BEL "U2/U2/DAC_FIFO/mem_array_15_36"
        BEL "U2/U2/DAC_FIFO/mem_array_15_35" BEL
        "U2/U2/DAC_FIFO/mem_array_15_34" BEL "U2/U2/DAC_FIFO/mem_array_15_33"
        BEL "U2/U2/DAC_FIFO/mem_array_15_32" BEL
        "U2/U2/DAC_FIFO/mem_array_15_31" BEL "U2/U2/DAC_FIFO/mem_array_15_30"
        BEL "U2/U2/DAC_FIFO/mem_array_15_29" BEL
        "U2/U2/DAC_FIFO/mem_array_15_28" BEL "U2/U2/DAC_FIFO/mem_array_15_27"
        BEL "U2/U2/DAC_FIFO/mem_array_15_26" BEL
        "U2/U2/DAC_FIFO/mem_array_15_25" BEL "U2/U2/DAC_FIFO/mem_array_15_24"
        BEL "U2/U2/DAC_FIFO/mem_array_15_18" BEL
        "U2/U2/DAC_FIFO/mem_array_15_17" BEL "U2/U2/DAC_FIFO/mem_array_15_16"
        BEL "U2/U2/DAC_FIFO/mem_array_15_15" BEL
        "U2/U2/DAC_FIFO/mem_array_15_14" BEL "U2/U2/DAC_FIFO/mem_array_15_13"
        BEL "U2/U2/DAC_FIFO/mem_array_15_12" BEL
        "U2/U2/DAC_FIFO/mem_array_15_11" BEL "U2/U2/DAC_FIFO/mem_array_15_10"
        BEL "U2/U2/DAC_FIFO/mem_array_15_9" BEL
        "U2/U2/DAC_FIFO/mem_array_15_8" BEL "U2/U2/DAC_FIFO/mem_array_15_7"
        BEL "U2/U2/DAC_FIFO/mem_array_15_6" BEL
        "U2/U2/DAC_FIFO/mem_array_15_5" BEL "U2/U2/DAC_FIFO/mem_array_15_4"
        BEL "U2/U2/DAC_FIFO/mem_array_15_3" BEL
        "U2/U2/DAC_FIFO/mem_array_15_2" BEL "U2/U2/DAC_FIFO/mem_array_15_1"
        BEL "U2/U2/DAC_FIFO/mem_array_15_0" BEL
        "U2/U2/DAC_FIFO/mem_array_13_55" BEL "U2/U2/DAC_FIFO/mem_array_13_54"
        BEL "U2/U2/DAC_FIFO/mem_array_13_53" BEL
        "U2/U2/DAC_FIFO/mem_array_13_52" BEL "U2/U2/DAC_FIFO/mem_array_13_51"
        BEL "U2/U2/DAC_FIFO/mem_array_13_50" BEL
        "U2/U2/DAC_FIFO/mem_array_13_49" BEL "U2/U2/DAC_FIFO/mem_array_13_48"
        BEL "U2/U2/DAC_FIFO/mem_array_13_47" BEL
        "U2/U2/DAC_FIFO/mem_array_13_46" BEL "U2/U2/DAC_FIFO/mem_array_13_45"
        BEL "U2/U2/DAC_FIFO/mem_array_13_44" BEL
        "U2/U2/DAC_FIFO/mem_array_13_43" BEL "U2/U2/DAC_FIFO/mem_array_13_42"
        BEL "U2/U2/DAC_FIFO/mem_array_13_41" BEL
        "U2/U2/DAC_FIFO/mem_array_13_40" BEL "U2/U2/DAC_FIFO/mem_array_13_39"
        BEL "U2/U2/DAC_FIFO/mem_array_13_38" BEL
        "U2/U2/DAC_FIFO/mem_array_13_37" BEL "U2/U2/DAC_FIFO/mem_array_13_36"
        BEL "U2/U2/DAC_FIFO/mem_array_13_35" BEL
        "U2/U2/DAC_FIFO/mem_array_13_34" BEL "U2/U2/DAC_FIFO/mem_array_13_33"
        BEL "U2/U2/DAC_FIFO/mem_array_13_32" BEL
        "U2/U2/DAC_FIFO/mem_array_13_31" BEL "U2/U2/DAC_FIFO/mem_array_13_30"
        BEL "U2/U2/DAC_FIFO/mem_array_13_29" BEL
        "U2/U2/DAC_FIFO/mem_array_13_28" BEL "U2/U2/DAC_FIFO/mem_array_13_27"
        BEL "U2/U2/DAC_FIFO/mem_array_13_26" BEL
        "U2/U2/DAC_FIFO/mem_array_13_25" BEL "U2/U2/DAC_FIFO/mem_array_13_24"
        BEL "U2/U2/DAC_FIFO/mem_array_13_18" BEL
        "U2/U2/DAC_FIFO/mem_array_13_17" BEL "U2/U2/DAC_FIFO/mem_array_13_16"
        BEL "U2/U2/DAC_FIFO/mem_array_13_15" BEL
        "U2/U2/DAC_FIFO/mem_array_13_14" BEL "U2/U2/DAC_FIFO/mem_array_13_13"
        BEL "U2/U2/DAC_FIFO/mem_array_13_12" BEL
        "U2/U2/DAC_FIFO/mem_array_13_11" BEL "U2/U2/DAC_FIFO/mem_array_13_10"
        BEL "U2/U2/DAC_FIFO/mem_array_13_9" BEL
        "U2/U2/DAC_FIFO/mem_array_13_8" BEL "U2/U2/DAC_FIFO/mem_array_13_7"
        BEL "U2/U2/DAC_FIFO/mem_array_13_6" BEL
        "U2/U2/DAC_FIFO/mem_array_13_5" BEL "U2/U2/DAC_FIFO/mem_array_13_4"
        BEL "U2/U2/DAC_FIFO/mem_array_13_3" BEL
        "U2/U2/DAC_FIFO/mem_array_13_2" BEL "U2/U2/DAC_FIFO/mem_array_13_1"
        BEL "U2/U2/DAC_FIFO/mem_array_13_0" BEL
        "U2/U2/DAC_FIFO/mem_array_12_55" BEL "U2/U2/DAC_FIFO/mem_array_12_54"
        BEL "U2/U2/DAC_FIFO/mem_array_12_53" BEL
        "U2/U2/DAC_FIFO/mem_array_12_52" BEL "U2/U2/DAC_FIFO/mem_array_12_51"
        BEL "U2/U2/DAC_FIFO/mem_array_12_50" BEL
        "U2/U2/DAC_FIFO/mem_array_12_49" BEL "U2/U2/DAC_FIFO/mem_array_12_48"
        BEL "U2/U2/DAC_FIFO/mem_array_12_47" BEL
        "U2/U2/DAC_FIFO/mem_array_12_46" BEL "U2/U2/DAC_FIFO/mem_array_12_45"
        BEL "U2/U2/DAC_FIFO/mem_array_12_44" BEL
        "U2/U2/DAC_FIFO/mem_array_12_43" BEL "U2/U2/DAC_FIFO/mem_array_12_42"
        BEL "U2/U2/DAC_FIFO/mem_array_12_41" BEL
        "U2/U2/DAC_FIFO/mem_array_12_40" BEL "U2/U2/DAC_FIFO/mem_array_12_39"
        BEL "U2/U2/DAC_FIFO/mem_array_12_38" BEL
        "U2/U2/DAC_FIFO/mem_array_12_37" BEL "U2/U2/DAC_FIFO/mem_array_12_36"
        BEL "U2/U2/DAC_FIFO/mem_array_12_35" BEL
        "U2/U2/DAC_FIFO/mem_array_12_34" BEL "U2/U2/DAC_FIFO/mem_array_12_33"
        BEL "U2/U2/DAC_FIFO/mem_array_12_32" BEL
        "U2/U2/DAC_FIFO/mem_array_12_31" BEL "U2/U2/DAC_FIFO/mem_array_12_30"
        BEL "U2/U2/DAC_FIFO/mem_array_12_29" BEL
        "U2/U2/DAC_FIFO/mem_array_12_28" BEL "U2/U2/DAC_FIFO/mem_array_12_27"
        BEL "U2/U2/DAC_FIFO/mem_array_12_26" BEL
        "U2/U2/DAC_FIFO/mem_array_12_25" BEL "U2/U2/DAC_FIFO/mem_array_12_24"
        BEL "U2/U2/DAC_FIFO/mem_array_12_18" BEL
        "U2/U2/DAC_FIFO/mem_array_12_17" BEL "U2/U2/DAC_FIFO/mem_array_12_16"
        BEL "U2/U2/DAC_FIFO/mem_array_12_15" BEL
        "U2/U2/DAC_FIFO/mem_array_12_14" BEL "U2/U2/DAC_FIFO/mem_array_12_13"
        BEL "U2/U2/DAC_FIFO/mem_array_12_12" BEL
        "U2/U2/DAC_FIFO/mem_array_12_11" BEL "U2/U2/DAC_FIFO/mem_array_12_10"
        BEL "U2/U2/DAC_FIFO/mem_array_12_9" BEL
        "U2/U2/DAC_FIFO/mem_array_12_8" BEL "U2/U2/DAC_FIFO/mem_array_12_7"
        BEL "U2/U2/DAC_FIFO/mem_array_12_6" BEL
        "U2/U2/DAC_FIFO/mem_array_12_5" BEL "U2/U2/DAC_FIFO/mem_array_12_4"
        BEL "U2/U2/DAC_FIFO/mem_array_12_3" BEL
        "U2/U2/DAC_FIFO/mem_array_12_2" BEL "U2/U2/DAC_FIFO/mem_array_12_1"
        BEL "U2/U2/DAC_FIFO/mem_array_12_0" BEL
        "U2/U2/DAC_FIFO/mem_array_14_55" BEL "U2/U2/DAC_FIFO/mem_array_14_54"
        BEL "U2/U2/DAC_FIFO/mem_array_14_53" BEL
        "U2/U2/DAC_FIFO/mem_array_14_52" BEL "U2/U2/DAC_FIFO/mem_array_14_51"
        BEL "U2/U2/DAC_FIFO/mem_array_14_50" BEL
        "U2/U2/DAC_FIFO/mem_array_14_49" BEL "U2/U2/DAC_FIFO/mem_array_14_48"
        BEL "U2/U2/DAC_FIFO/mem_array_14_47" BEL
        "U2/U2/DAC_FIFO/mem_array_14_46" BEL "U2/U2/DAC_FIFO/mem_array_14_45"
        BEL "U2/U2/DAC_FIFO/mem_array_14_44" BEL
        "U2/U2/DAC_FIFO/mem_array_14_43" BEL "U2/U2/DAC_FIFO/mem_array_14_42"
        BEL "U2/U2/DAC_FIFO/mem_array_14_41" BEL
        "U2/U2/DAC_FIFO/mem_array_14_40" BEL "U2/U2/DAC_FIFO/mem_array_14_39"
        BEL "U2/U2/DAC_FIFO/mem_array_14_38" BEL
        "U2/U2/DAC_FIFO/mem_array_14_37" BEL "U2/U2/DAC_FIFO/mem_array_14_36"
        BEL "U2/U2/DAC_FIFO/mem_array_14_35" BEL
        "U2/U2/DAC_FIFO/mem_array_14_34" BEL "U2/U2/DAC_FIFO/mem_array_14_33"
        BEL "U2/U2/DAC_FIFO/mem_array_14_32" BEL
        "U2/U2/DAC_FIFO/mem_array_14_31" BEL "U2/U2/DAC_FIFO/mem_array_14_30"
        BEL "U2/U2/DAC_FIFO/mem_array_14_29" BEL
        "U2/U2/DAC_FIFO/mem_array_14_28" BEL "U2/U2/DAC_FIFO/mem_array_14_27"
        BEL "U2/U2/DAC_FIFO/mem_array_14_26" BEL
        "U2/U2/DAC_FIFO/mem_array_14_25" BEL "U2/U2/DAC_FIFO/mem_array_14_24"
        BEL "U2/U2/DAC_FIFO/mem_array_14_18" BEL
        "U2/U2/DAC_FIFO/mem_array_14_17" BEL "U2/U2/DAC_FIFO/mem_array_14_16"
        BEL "U2/U2/DAC_FIFO/mem_array_14_15" BEL
        "U2/U2/DAC_FIFO/mem_array_14_14" BEL "U2/U2/DAC_FIFO/mem_array_14_13"
        BEL "U2/U2/DAC_FIFO/mem_array_14_12" BEL
        "U2/U2/DAC_FIFO/mem_array_14_11" BEL "U2/U2/DAC_FIFO/mem_array_14_10"
        BEL "U2/U2/DAC_FIFO/mem_array_14_9" BEL
        "U2/U2/DAC_FIFO/mem_array_14_8" BEL "U2/U2/DAC_FIFO/mem_array_14_7"
        BEL "U2/U2/DAC_FIFO/mem_array_14_6" BEL
        "U2/U2/DAC_FIFO/mem_array_14_5" BEL "U2/U2/DAC_FIFO/mem_array_14_4"
        BEL "U2/U2/DAC_FIFO/mem_array_14_3" BEL
        "U2/U2/DAC_FIFO/mem_array_14_2" BEL "U2/U2/DAC_FIFO/mem_array_14_1"
        BEL "U2/U2/DAC_FIFO/mem_array_14_0" BEL
        "U2/U2/DAC_FIFO/mem_array_10_55" BEL "U2/U2/DAC_FIFO/mem_array_10_54"
        BEL "U2/U2/DAC_FIFO/mem_array_10_53" BEL
        "U2/U2/DAC_FIFO/mem_array_10_52" BEL "U2/U2/DAC_FIFO/mem_array_10_51"
        BEL "U2/U2/DAC_FIFO/mem_array_10_50" BEL
        "U2/U2/DAC_FIFO/mem_array_10_49" BEL "U2/U2/DAC_FIFO/mem_array_10_48"
        BEL "U2/U2/DAC_FIFO/mem_array_10_47" BEL
        "U2/U2/DAC_FIFO/mem_array_10_46" BEL "U2/U2/DAC_FIFO/mem_array_10_45"
        BEL "U2/U2/DAC_FIFO/mem_array_10_44" BEL
        "U2/U2/DAC_FIFO/mem_array_10_43" BEL "U2/U2/DAC_FIFO/mem_array_10_42"
        BEL "U2/U2/DAC_FIFO/mem_array_10_41" BEL
        "U2/U2/DAC_FIFO/mem_array_10_40" BEL "U2/U2/DAC_FIFO/mem_array_10_39"
        BEL "U2/U2/DAC_FIFO/mem_array_10_38" BEL
        "U2/U2/DAC_FIFO/mem_array_10_37" BEL "U2/U2/DAC_FIFO/mem_array_10_36"
        BEL "U2/U2/DAC_FIFO/mem_array_10_35" BEL
        "U2/U2/DAC_FIFO/mem_array_10_34" BEL "U2/U2/DAC_FIFO/mem_array_10_33"
        BEL "U2/U2/DAC_FIFO/mem_array_10_32" BEL
        "U2/U2/DAC_FIFO/mem_array_10_31" BEL "U2/U2/DAC_FIFO/mem_array_10_30"
        BEL "U2/U2/DAC_FIFO/mem_array_10_29" BEL
        "U2/U2/DAC_FIFO/mem_array_10_28" BEL "U2/U2/DAC_FIFO/mem_array_10_27"
        BEL "U2/U2/DAC_FIFO/mem_array_10_26" BEL
        "U2/U2/DAC_FIFO/mem_array_10_25" BEL "U2/U2/DAC_FIFO/mem_array_10_24"
        BEL "U2/U2/DAC_FIFO/mem_array_10_18" BEL
        "U2/U2/DAC_FIFO/mem_array_10_17" BEL "U2/U2/DAC_FIFO/mem_array_10_16"
        BEL "U2/U2/DAC_FIFO/mem_array_10_15" BEL
        "U2/U2/DAC_FIFO/mem_array_10_14" BEL "U2/U2/DAC_FIFO/mem_array_10_13"
        BEL "U2/U2/DAC_FIFO/mem_array_10_12" BEL
        "U2/U2/DAC_FIFO/mem_array_10_11" BEL "U2/U2/DAC_FIFO/mem_array_10_10"
        BEL "U2/U2/DAC_FIFO/mem_array_10_9" BEL
        "U2/U2/DAC_FIFO/mem_array_10_8" BEL "U2/U2/DAC_FIFO/mem_array_10_7"
        BEL "U2/U2/DAC_FIFO/mem_array_10_6" BEL
        "U2/U2/DAC_FIFO/mem_array_10_5" BEL "U2/U2/DAC_FIFO/mem_array_10_4"
        BEL "U2/U2/DAC_FIFO/mem_array_10_3" BEL
        "U2/U2/DAC_FIFO/mem_array_10_2" BEL "U2/U2/DAC_FIFO/mem_array_10_1"
        BEL "U2/U2/DAC_FIFO/mem_array_10_0" BEL
        "U2/U2/DAC_FIFO/mem_array_9_55" BEL "U2/U2/DAC_FIFO/mem_array_9_54"
        BEL "U2/U2/DAC_FIFO/mem_array_9_53" BEL
        "U2/U2/DAC_FIFO/mem_array_9_52" BEL "U2/U2/DAC_FIFO/mem_array_9_51"
        BEL "U2/U2/DAC_FIFO/mem_array_9_50" BEL
        "U2/U2/DAC_FIFO/mem_array_9_49" BEL "U2/U2/DAC_FIFO/mem_array_9_48"
        BEL "U2/U2/DAC_FIFO/mem_array_9_47" BEL
        "U2/U2/DAC_FIFO/mem_array_9_46" BEL "U2/U2/DAC_FIFO/mem_array_9_45"
        BEL "U2/U2/DAC_FIFO/mem_array_9_44" BEL
        "U2/U2/DAC_FIFO/mem_array_9_43" BEL "U2/U2/DAC_FIFO/mem_array_9_42"
        BEL "U2/U2/DAC_FIFO/mem_array_9_41" BEL
        "U2/U2/DAC_FIFO/mem_array_9_40" BEL "U2/U2/DAC_FIFO/mem_array_9_39"
        BEL "U2/U2/DAC_FIFO/mem_array_9_38" BEL
        "U2/U2/DAC_FIFO/mem_array_9_37" BEL "U2/U2/DAC_FIFO/mem_array_9_36"
        BEL "U2/U2/DAC_FIFO/mem_array_9_35" BEL
        "U2/U2/DAC_FIFO/mem_array_9_34" BEL "U2/U2/DAC_FIFO/mem_array_9_33"
        BEL "U2/U2/DAC_FIFO/mem_array_9_32" BEL
        "U2/U2/DAC_FIFO/mem_array_9_31" BEL "U2/U2/DAC_FIFO/mem_array_9_30"
        BEL "U2/U2/DAC_FIFO/mem_array_9_29" BEL
        "U2/U2/DAC_FIFO/mem_array_9_28" BEL "U2/U2/DAC_FIFO/mem_array_9_27"
        BEL "U2/U2/DAC_FIFO/mem_array_9_26" BEL
        "U2/U2/DAC_FIFO/mem_array_9_25" BEL "U2/U2/DAC_FIFO/mem_array_9_24"
        BEL "U2/U2/DAC_FIFO/mem_array_9_18" BEL
        "U2/U2/DAC_FIFO/mem_array_9_17" BEL "U2/U2/DAC_FIFO/mem_array_9_16"
        BEL "U2/U2/DAC_FIFO/mem_array_9_15" BEL
        "U2/U2/DAC_FIFO/mem_array_9_14" BEL "U2/U2/DAC_FIFO/mem_array_9_13"
        BEL "U2/U2/DAC_FIFO/mem_array_9_12" BEL
        "U2/U2/DAC_FIFO/mem_array_9_11" BEL "U2/U2/DAC_FIFO/mem_array_9_10"
        BEL "U2/U2/DAC_FIFO/mem_array_9_9" BEL "U2/U2/DAC_FIFO/mem_array_9_8"
        BEL "U2/U2/DAC_FIFO/mem_array_9_7" BEL "U2/U2/DAC_FIFO/mem_array_9_6"
        BEL "U2/U2/DAC_FIFO/mem_array_9_5" BEL "U2/U2/DAC_FIFO/mem_array_9_4"
        BEL "U2/U2/DAC_FIFO/mem_array_9_3" BEL "U2/U2/DAC_FIFO/mem_array_9_2"
        BEL "U2/U2/DAC_FIFO/mem_array_9_1" BEL "U2/U2/DAC_FIFO/mem_array_9_0"
        BEL "U2/U2/DAC_FIFO/mem_array_11_55" BEL
        "U2/U2/DAC_FIFO/mem_array_11_54" BEL "U2/U2/DAC_FIFO/mem_array_11_53"
        BEL "U2/U2/DAC_FIFO/mem_array_11_52" BEL
        "U2/U2/DAC_FIFO/mem_array_11_51" BEL "U2/U2/DAC_FIFO/mem_array_11_50"
        BEL "U2/U2/DAC_FIFO/mem_array_11_49" BEL
        "U2/U2/DAC_FIFO/mem_array_11_48" BEL "U2/U2/DAC_FIFO/mem_array_11_47"
        BEL "U2/U2/DAC_FIFO/mem_array_11_46" BEL
        "U2/U2/DAC_FIFO/mem_array_11_45" BEL "U2/U2/DAC_FIFO/mem_array_11_44"
        BEL "U2/U2/DAC_FIFO/mem_array_11_43" BEL
        "U2/U2/DAC_FIFO/mem_array_11_42" BEL "U2/U2/DAC_FIFO/mem_array_11_41"
        BEL "U2/U2/DAC_FIFO/mem_array_11_40" BEL
        "U2/U2/DAC_FIFO/mem_array_11_39" BEL "U2/U2/DAC_FIFO/mem_array_11_38"
        BEL "U2/U2/DAC_FIFO/mem_array_11_37" BEL
        "U2/U2/DAC_FIFO/mem_array_11_36" BEL "U2/U2/DAC_FIFO/mem_array_11_35"
        BEL "U2/U2/DAC_FIFO/mem_array_11_34" BEL
        "U2/U2/DAC_FIFO/mem_array_11_33" BEL "U2/U2/DAC_FIFO/mem_array_11_32"
        BEL "U2/U2/DAC_FIFO/mem_array_11_31" BEL
        "U2/U2/DAC_FIFO/mem_array_11_30" BEL "U2/U2/DAC_FIFO/mem_array_11_29"
        BEL "U2/U2/DAC_FIFO/mem_array_11_28" BEL
        "U2/U2/DAC_FIFO/mem_array_11_27" BEL "U2/U2/DAC_FIFO/mem_array_11_26"
        BEL "U2/U2/DAC_FIFO/mem_array_11_25" BEL
        "U2/U2/DAC_FIFO/mem_array_11_24" BEL "U2/U2/DAC_FIFO/mem_array_11_18"
        BEL "U2/U2/DAC_FIFO/mem_array_11_17" BEL
        "U2/U2/DAC_FIFO/mem_array_11_16" BEL "U2/U2/DAC_FIFO/mem_array_11_15"
        BEL "U2/U2/DAC_FIFO/mem_array_11_14" BEL
        "U2/U2/DAC_FIFO/mem_array_11_13" BEL "U2/U2/DAC_FIFO/mem_array_11_12"
        BEL "U2/U2/DAC_FIFO/mem_array_11_11" BEL
        "U2/U2/DAC_FIFO/mem_array_11_10" BEL "U2/U2/DAC_FIFO/mem_array_11_9"
        BEL "U2/U2/DAC_FIFO/mem_array_11_8" BEL
        "U2/U2/DAC_FIFO/mem_array_11_7" BEL "U2/U2/DAC_FIFO/mem_array_11_6"
        BEL "U2/U2/DAC_FIFO/mem_array_11_5" BEL
        "U2/U2/DAC_FIFO/mem_array_11_4" BEL "U2/U2/DAC_FIFO/mem_array_11_3"
        BEL "U2/U2/DAC_FIFO/mem_array_11_2" BEL
        "U2/U2/DAC_FIFO/mem_array_11_1" BEL "U2/U2/DAC_FIFO/mem_array_11_0"
        BEL "U2/U2/DAC_FIFO/mem_array_7_55" BEL
        "U2/U2/DAC_FIFO/mem_array_7_54" BEL "U2/U2/DAC_FIFO/mem_array_7_53"
        BEL "U2/U2/DAC_FIFO/mem_array_7_52" BEL
        "U2/U2/DAC_FIFO/mem_array_7_51" BEL "U2/U2/DAC_FIFO/mem_array_7_50"
        BEL "U2/U2/DAC_FIFO/mem_array_7_49" BEL
        "U2/U2/DAC_FIFO/mem_array_7_48" BEL "U2/U2/DAC_FIFO/mem_array_7_47"
        BEL "U2/U2/DAC_FIFO/mem_array_7_46" BEL
        "U2/U2/DAC_FIFO/mem_array_7_45" BEL "U2/U2/DAC_FIFO/mem_array_7_44"
        BEL "U2/U2/DAC_FIFO/mem_array_7_43" BEL
        "U2/U2/DAC_FIFO/mem_array_7_42" BEL "U2/U2/DAC_FIFO/mem_array_7_41"
        BEL "U2/U2/DAC_FIFO/mem_array_7_40" BEL
        "U2/U2/DAC_FIFO/mem_array_7_39" BEL "U2/U2/DAC_FIFO/mem_array_7_38"
        BEL "U2/U2/DAC_FIFO/mem_array_7_37" BEL
        "U2/U2/DAC_FIFO/mem_array_7_36" BEL "U2/U2/DAC_FIFO/mem_array_7_35"
        BEL "U2/U2/DAC_FIFO/mem_array_7_34" BEL
        "U2/U2/DAC_FIFO/mem_array_7_33" BEL "U2/U2/DAC_FIFO/mem_array_7_32"
        BEL "U2/U2/DAC_FIFO/mem_array_7_31" BEL
        "U2/U2/DAC_FIFO/mem_array_7_30" BEL "U2/U2/DAC_FIFO/mem_array_7_29"
        BEL "U2/U2/DAC_FIFO/mem_array_7_28" BEL
        "U2/U2/DAC_FIFO/mem_array_7_27" BEL "U2/U2/DAC_FIFO/mem_array_7_26"
        BEL "U2/U2/DAC_FIFO/mem_array_7_25" BEL
        "U2/U2/DAC_FIFO/mem_array_7_24" BEL "U2/U2/DAC_FIFO/mem_array_7_18"
        BEL "U2/U2/DAC_FIFO/mem_array_7_17" BEL
        "U2/U2/DAC_FIFO/mem_array_7_16" BEL "U2/U2/DAC_FIFO/mem_array_7_15"
        BEL "U2/U2/DAC_FIFO/mem_array_7_14" BEL
        "U2/U2/DAC_FIFO/mem_array_7_13" BEL "U2/U2/DAC_FIFO/mem_array_7_12"
        BEL "U2/U2/DAC_FIFO/mem_array_7_11" BEL
        "U2/U2/DAC_FIFO/mem_array_7_10" BEL "U2/U2/DAC_FIFO/mem_array_7_9" BEL
        "U2/U2/DAC_FIFO/mem_array_7_8" BEL "U2/U2/DAC_FIFO/mem_array_7_7" BEL
        "U2/U2/DAC_FIFO/mem_array_7_6" BEL "U2/U2/DAC_FIFO/mem_array_7_5" BEL
        "U2/U2/DAC_FIFO/mem_array_7_4" BEL "U2/U2/DAC_FIFO/mem_array_7_3" BEL
        "U2/U2/DAC_FIFO/mem_array_7_2" BEL "U2/U2/DAC_FIFO/mem_array_7_1" BEL
        "U2/U2/DAC_FIFO/mem_array_7_0" BEL "U2/U2/DAC_FIFO/mem_array_6_55" BEL
        "U2/U2/DAC_FIFO/mem_array_6_54" BEL "U2/U2/DAC_FIFO/mem_array_6_53"
        BEL "U2/U2/DAC_FIFO/mem_array_6_52" BEL
        "U2/U2/DAC_FIFO/mem_array_6_51" BEL "U2/U2/DAC_FIFO/mem_array_6_50"
        BEL "U2/U2/DAC_FIFO/mem_array_6_49" BEL
        "U2/U2/DAC_FIFO/mem_array_6_48" BEL "U2/U2/DAC_FIFO/mem_array_6_47"
        BEL "U2/U2/DAC_FIFO/mem_array_6_46" BEL
        "U2/U2/DAC_FIFO/mem_array_6_45" BEL "U2/U2/DAC_FIFO/mem_array_6_44"
        BEL "U2/U2/DAC_FIFO/mem_array_6_43" BEL
        "U2/U2/DAC_FIFO/mem_array_6_42" BEL "U2/U2/DAC_FIFO/mem_array_6_41"
        BEL "U2/U2/DAC_FIFO/mem_array_6_40" BEL
        "U2/U2/DAC_FIFO/mem_array_6_39" BEL "U2/U2/DAC_FIFO/mem_array_6_38"
        BEL "U2/U2/DAC_FIFO/mem_array_6_37" BEL
        "U2/U2/DAC_FIFO/mem_array_6_36" BEL "U2/U2/DAC_FIFO/mem_array_6_35"
        BEL "U2/U2/DAC_FIFO/mem_array_6_34" BEL
        "U2/U2/DAC_FIFO/mem_array_6_33" BEL "U2/U2/DAC_FIFO/mem_array_6_32"
        BEL "U2/U2/DAC_FIFO/mem_array_6_31" BEL
        "U2/U2/DAC_FIFO/mem_array_6_30" BEL "U2/U2/DAC_FIFO/mem_array_6_29"
        BEL "U2/U2/DAC_FIFO/mem_array_6_28" BEL
        "U2/U2/DAC_FIFO/mem_array_6_27" BEL "U2/U2/DAC_FIFO/mem_array_6_26"
        BEL "U2/U2/DAC_FIFO/mem_array_6_25" BEL
        "U2/U2/DAC_FIFO/mem_array_6_24" BEL "U2/U2/DAC_FIFO/mem_array_6_18"
        BEL "U2/U2/DAC_FIFO/mem_array_6_17" BEL
        "U2/U2/DAC_FIFO/mem_array_6_16" BEL "U2/U2/DAC_FIFO/mem_array_6_15"
        BEL "U2/U2/DAC_FIFO/mem_array_6_14" BEL
        "U2/U2/DAC_FIFO/mem_array_6_13" BEL "U2/U2/DAC_FIFO/mem_array_6_12"
        BEL "U2/U2/DAC_FIFO/mem_array_6_11" BEL
        "U2/U2/DAC_FIFO/mem_array_6_10" BEL "U2/U2/DAC_FIFO/mem_array_6_9" BEL
        "U2/U2/DAC_FIFO/mem_array_6_8" BEL "U2/U2/DAC_FIFO/mem_array_6_7" BEL
        "U2/U2/DAC_FIFO/mem_array_6_6" BEL "U2/U2/DAC_FIFO/mem_array_6_5" BEL
        "U2/U2/DAC_FIFO/mem_array_6_4" BEL "U2/U2/DAC_FIFO/mem_array_6_3" BEL
        "U2/U2/DAC_FIFO/mem_array_6_2" BEL "U2/U2/DAC_FIFO/mem_array_6_1" BEL
        "U2/U2/DAC_FIFO/mem_array_6_0" BEL "U2/U2/DAC_FIFO/mem_array_8_55" BEL
        "U2/U2/DAC_FIFO/mem_array_8_54" BEL "U2/U2/DAC_FIFO/mem_array_8_53"
        BEL "U2/U2/DAC_FIFO/mem_array_8_52" BEL
        "U2/U2/DAC_FIFO/mem_array_8_51" BEL "U2/U2/DAC_FIFO/mem_array_8_50"
        BEL "U2/U2/DAC_FIFO/mem_array_8_49" BEL
        "U2/U2/DAC_FIFO/mem_array_8_48" BEL "U2/U2/DAC_FIFO/mem_array_8_47"
        BEL "U2/U2/DAC_FIFO/mem_array_8_46" BEL
        "U2/U2/DAC_FIFO/mem_array_8_45" BEL "U2/U2/DAC_FIFO/mem_array_8_44"
        BEL "U2/U2/DAC_FIFO/mem_array_8_43" BEL
        "U2/U2/DAC_FIFO/mem_array_8_42" BEL "U2/U2/DAC_FIFO/mem_array_8_41"
        BEL "U2/U2/DAC_FIFO/mem_array_8_40" BEL
        "U2/U2/DAC_FIFO/mem_array_8_39" BEL "U2/U2/DAC_FIFO/mem_array_8_38"
        BEL "U2/U2/DAC_FIFO/mem_array_8_37" BEL
        "U2/U2/DAC_FIFO/mem_array_8_36" BEL "U2/U2/DAC_FIFO/mem_array_8_35"
        BEL "U2/U2/DAC_FIFO/mem_array_8_34" BEL
        "U2/U2/DAC_FIFO/mem_array_8_33" BEL "U2/U2/DAC_FIFO/mem_array_8_32"
        BEL "U2/U2/DAC_FIFO/mem_array_8_31" BEL
        "U2/U2/DAC_FIFO/mem_array_8_30" BEL "U2/U2/DAC_FIFO/mem_array_8_29"
        BEL "U2/U2/DAC_FIFO/mem_array_8_28" BEL
        "U2/U2/DAC_FIFO/mem_array_8_27" BEL "U2/U2/DAC_FIFO/mem_array_8_26"
        BEL "U2/U2/DAC_FIFO/mem_array_8_25" BEL
        "U2/U2/DAC_FIFO/mem_array_8_24" BEL "U2/U2/DAC_FIFO/mem_array_8_18"
        BEL "U2/U2/DAC_FIFO/mem_array_8_17" BEL
        "U2/U2/DAC_FIFO/mem_array_8_16" BEL "U2/U2/DAC_FIFO/mem_array_8_15"
        BEL "U2/U2/DAC_FIFO/mem_array_8_14" BEL
        "U2/U2/DAC_FIFO/mem_array_8_13" BEL "U2/U2/DAC_FIFO/mem_array_8_12"
        BEL "U2/U2/DAC_FIFO/mem_array_8_11" BEL
        "U2/U2/DAC_FIFO/mem_array_8_10" BEL "U2/U2/DAC_FIFO/mem_array_8_9" BEL
        "U2/U2/DAC_FIFO/mem_array_8_8" BEL "U2/U2/DAC_FIFO/mem_array_8_7" BEL
        "U2/U2/DAC_FIFO/mem_array_8_6" BEL "U2/U2/DAC_FIFO/mem_array_8_5" BEL
        "U2/U2/DAC_FIFO/mem_array_8_4" BEL "U2/U2/DAC_FIFO/mem_array_8_3" BEL
        "U2/U2/DAC_FIFO/mem_array_8_2" BEL "U2/U2/DAC_FIFO/mem_array_8_1" BEL
        "U2/U2/DAC_FIFO/mem_array_8_0" BEL "U2/U2/DAC_FIFO/mem_array_4_55" BEL
        "U2/U2/DAC_FIFO/mem_array_4_54" BEL "U2/U2/DAC_FIFO/mem_array_4_53"
        BEL "U2/U2/DAC_FIFO/mem_array_4_52" BEL
        "U2/U2/DAC_FIFO/mem_array_4_51" BEL "U2/U2/DAC_FIFO/mem_array_4_50"
        BEL "U2/U2/DAC_FIFO/mem_array_4_49" BEL
        "U2/U2/DAC_FIFO/mem_array_4_48" BEL "U2/U2/DAC_FIFO/mem_array_4_47"
        BEL "U2/U2/DAC_FIFO/mem_array_4_46" BEL
        "U2/U2/DAC_FIFO/mem_array_4_45" BEL "U2/U2/DAC_FIFO/mem_array_4_44"
        BEL "U2/U2/DAC_FIFO/mem_array_4_43" BEL
        "U2/U2/DAC_FIFO/mem_array_4_42" BEL "U2/U2/DAC_FIFO/mem_array_4_41"
        BEL "U2/U2/DAC_FIFO/mem_array_4_40" BEL
        "U2/U2/DAC_FIFO/mem_array_4_39" BEL "U2/U2/DAC_FIFO/mem_array_4_38"
        BEL "U2/U2/DAC_FIFO/mem_array_4_37" BEL
        "U2/U2/DAC_FIFO/mem_array_4_36" BEL "U2/U2/DAC_FIFO/mem_array_4_35"
        BEL "U2/U2/DAC_FIFO/mem_array_4_34" BEL
        "U2/U2/DAC_FIFO/mem_array_4_33" BEL "U2/U2/DAC_FIFO/mem_array_4_32"
        BEL "U2/U2/DAC_FIFO/mem_array_4_31" BEL
        "U2/U2/DAC_FIFO/mem_array_4_30" BEL "U2/U2/DAC_FIFO/mem_array_4_29"
        BEL "U2/U2/DAC_FIFO/mem_array_4_28" BEL
        "U2/U2/DAC_FIFO/mem_array_4_27" BEL "U2/U2/DAC_FIFO/mem_array_4_26"
        BEL "U2/U2/DAC_FIFO/mem_array_4_25" BEL
        "U2/U2/DAC_FIFO/mem_array_4_24" BEL "U2/U2/DAC_FIFO/mem_array_4_18"
        BEL "U2/U2/DAC_FIFO/mem_array_4_17" BEL
        "U2/U2/DAC_FIFO/mem_array_4_16" BEL "U2/U2/DAC_FIFO/mem_array_4_15"
        BEL "U2/U2/DAC_FIFO/mem_array_4_14" BEL
        "U2/U2/DAC_FIFO/mem_array_4_13" BEL "U2/U2/DAC_FIFO/mem_array_4_12"
        BEL "U2/U2/DAC_FIFO/mem_array_4_11" BEL
        "U2/U2/DAC_FIFO/mem_array_4_10" BEL "U2/U2/DAC_FIFO/mem_array_4_9" BEL
        "U2/U2/DAC_FIFO/mem_array_4_8" BEL "U2/U2/DAC_FIFO/mem_array_4_7" BEL
        "U2/U2/DAC_FIFO/mem_array_4_6" BEL "U2/U2/DAC_FIFO/mem_array_4_5" BEL
        "U2/U2/DAC_FIFO/mem_array_4_4" BEL "U2/U2/DAC_FIFO/mem_array_4_3" BEL
        "U2/U2/DAC_FIFO/mem_array_4_2" BEL "U2/U2/DAC_FIFO/mem_array_4_1" BEL
        "U2/U2/DAC_FIFO/mem_array_4_0" BEL "U2/U2/DAC_FIFO/mem_array_3_55" BEL
        "U2/U2/DAC_FIFO/mem_array_3_54" BEL "U2/U2/DAC_FIFO/mem_array_3_53"
        BEL "U2/U2/DAC_FIFO/mem_array_3_52" BEL
        "U2/U2/DAC_FIFO/mem_array_3_51" BEL "U2/U2/DAC_FIFO/mem_array_3_50"
        BEL "U2/U2/DAC_FIFO/mem_array_3_49" BEL
        "U2/U2/DAC_FIFO/mem_array_3_48" BEL "U2/U2/DAC_FIFO/mem_array_3_47"
        BEL "U2/U2/DAC_FIFO/mem_array_3_46" BEL
        "U2/U2/DAC_FIFO/mem_array_3_45" BEL "U2/U2/DAC_FIFO/mem_array_3_44"
        BEL "U2/U2/DAC_FIFO/mem_array_3_43" BEL
        "U2/U2/DAC_FIFO/mem_array_3_42" BEL "U2/U2/DAC_FIFO/mem_array_3_41"
        BEL "U2/U2/DAC_FIFO/mem_array_3_40" BEL
        "U2/U2/DAC_FIFO/mem_array_3_39" BEL "U2/U2/DAC_FIFO/mem_array_3_38"
        BEL "U2/U2/DAC_FIFO/mem_array_3_37" BEL
        "U2/U2/DAC_FIFO/mem_array_3_36" BEL "U2/U2/DAC_FIFO/mem_array_3_35"
        BEL "U2/U2/DAC_FIFO/mem_array_3_34" BEL
        "U2/U2/DAC_FIFO/mem_array_3_33" BEL "U2/U2/DAC_FIFO/mem_array_3_32"
        BEL "U2/U2/DAC_FIFO/mem_array_3_31" BEL
        "U2/U2/DAC_FIFO/mem_array_3_30" BEL "U2/U2/DAC_FIFO/mem_array_3_29"
        BEL "U2/U2/DAC_FIFO/mem_array_3_28" BEL
        "U2/U2/DAC_FIFO/mem_array_3_27" BEL "U2/U2/DAC_FIFO/mem_array_3_26"
        BEL "U2/U2/DAC_FIFO/mem_array_3_25" BEL
        "U2/U2/DAC_FIFO/mem_array_3_24" BEL "U2/U2/DAC_FIFO/mem_array_3_18"
        BEL "U2/U2/DAC_FIFO/mem_array_3_17" BEL
        "U2/U2/DAC_FIFO/mem_array_3_16" BEL "U2/U2/DAC_FIFO/mem_array_3_15"
        BEL "U2/U2/DAC_FIFO/mem_array_3_14" BEL
        "U2/U2/DAC_FIFO/mem_array_3_13" BEL "U2/U2/DAC_FIFO/mem_array_3_12"
        BEL "U2/U2/DAC_FIFO/mem_array_3_11" BEL
        "U2/U2/DAC_FIFO/mem_array_3_10" BEL "U2/U2/DAC_FIFO/mem_array_3_9" BEL
        "U2/U2/DAC_FIFO/mem_array_3_8" BEL "U2/U2/DAC_FIFO/mem_array_3_7" BEL
        "U2/U2/DAC_FIFO/mem_array_3_6" BEL "U2/U2/DAC_FIFO/mem_array_3_5" BEL
        "U2/U2/DAC_FIFO/mem_array_3_4" BEL "U2/U2/DAC_FIFO/mem_array_3_3" BEL
        "U2/U2/DAC_FIFO/mem_array_3_2" BEL "U2/U2/DAC_FIFO/mem_array_3_1" BEL
        "U2/U2/DAC_FIFO/mem_array_3_0" BEL "U2/U2/DAC_FIFO/mem_array_5_55" BEL
        "U2/U2/DAC_FIFO/mem_array_5_54" BEL "U2/U2/DAC_FIFO/mem_array_5_53"
        BEL "U2/U2/DAC_FIFO/mem_array_5_52" BEL
        "U2/U2/DAC_FIFO/mem_array_5_51" BEL "U2/U2/DAC_FIFO/mem_array_5_50"
        BEL "U2/U2/DAC_FIFO/mem_array_5_49" BEL
        "U2/U2/DAC_FIFO/mem_array_5_48" BEL "U2/U2/DAC_FIFO/mem_array_5_47"
        BEL "U2/U2/DAC_FIFO/mem_array_5_46" BEL
        "U2/U2/DAC_FIFO/mem_array_5_45" BEL "U2/U2/DAC_FIFO/mem_array_5_44"
        BEL "U2/U2/DAC_FIFO/mem_array_5_43" BEL
        "U2/U2/DAC_FIFO/mem_array_5_42" BEL "U2/U2/DAC_FIFO/mem_array_5_41"
        BEL "U2/U2/DAC_FIFO/mem_array_5_40" BEL
        "U2/U2/DAC_FIFO/mem_array_5_39" BEL "U2/U2/DAC_FIFO/mem_array_5_38"
        BEL "U2/U2/DAC_FIFO/mem_array_5_37" BEL
        "U2/U2/DAC_FIFO/mem_array_5_36" BEL "U2/U2/DAC_FIFO/mem_array_5_35"
        BEL "U2/U2/DAC_FIFO/mem_array_5_34" BEL
        "U2/U2/DAC_FIFO/mem_array_5_33" BEL "U2/U2/DAC_FIFO/mem_array_5_32"
        BEL "U2/U2/DAC_FIFO/mem_array_5_31" BEL
        "U2/U2/DAC_FIFO/mem_array_5_30" BEL "U2/U2/DAC_FIFO/mem_array_5_29"
        BEL "U2/U2/DAC_FIFO/mem_array_5_28" BEL
        "U2/U2/DAC_FIFO/mem_array_5_27" BEL "U2/U2/DAC_FIFO/mem_array_5_26"
        BEL "U2/U2/DAC_FIFO/mem_array_5_25" BEL
        "U2/U2/DAC_FIFO/mem_array_5_24" BEL "U2/U2/DAC_FIFO/mem_array_5_18"
        BEL "U2/U2/DAC_FIFO/mem_array_5_17" BEL
        "U2/U2/DAC_FIFO/mem_array_5_16" BEL "U2/U2/DAC_FIFO/mem_array_5_15"
        BEL "U2/U2/DAC_FIFO/mem_array_5_14" BEL
        "U2/U2/DAC_FIFO/mem_array_5_13" BEL "U2/U2/DAC_FIFO/mem_array_5_12"
        BEL "U2/U2/DAC_FIFO/mem_array_5_11" BEL
        "U2/U2/DAC_FIFO/mem_array_5_10" BEL "U2/U2/DAC_FIFO/mem_array_5_9" BEL
        "U2/U2/DAC_FIFO/mem_array_5_8" BEL "U2/U2/DAC_FIFO/mem_array_5_7" BEL
        "U2/U2/DAC_FIFO/mem_array_5_6" BEL "U2/U2/DAC_FIFO/mem_array_5_5" BEL
        "U2/U2/DAC_FIFO/mem_array_5_4" BEL "U2/U2/DAC_FIFO/mem_array_5_3" BEL
        "U2/U2/DAC_FIFO/mem_array_5_2" BEL "U2/U2/DAC_FIFO/mem_array_5_1" BEL
        "U2/U2/DAC_FIFO/mem_array_5_0" BEL "U2/U2/DAC_FIFO/mem_array_1_55" BEL
        "U2/U2/DAC_FIFO/mem_array_1_54" BEL "U2/U2/DAC_FIFO/mem_array_1_53"
        BEL "U2/U2/DAC_FIFO/mem_array_1_52" BEL
        "U2/U2/DAC_FIFO/mem_array_1_51" BEL "U2/U2/DAC_FIFO/mem_array_1_50"
        BEL "U2/U2/DAC_FIFO/mem_array_1_49" BEL
        "U2/U2/DAC_FIFO/mem_array_1_48" BEL "U2/U2/DAC_FIFO/mem_array_1_47"
        BEL "U2/U2/DAC_FIFO/mem_array_1_46" BEL
        "U2/U2/DAC_FIFO/mem_array_1_45" BEL "U2/U2/DAC_FIFO/mem_array_1_44"
        BEL "U2/U2/DAC_FIFO/mem_array_1_43" BEL
        "U2/U2/DAC_FIFO/mem_array_1_42" BEL "U2/U2/DAC_FIFO/mem_array_1_41"
        BEL "U2/U2/DAC_FIFO/mem_array_1_40" BEL
        "U2/U2/DAC_FIFO/mem_array_1_39" BEL "U2/U2/DAC_FIFO/mem_array_1_38"
        BEL "U2/U2/DAC_FIFO/mem_array_1_37" BEL
        "U2/U2/DAC_FIFO/mem_array_1_36" BEL "U2/U2/DAC_FIFO/mem_array_1_35"
        BEL "U2/U2/DAC_FIFO/mem_array_1_34" BEL
        "U2/U2/DAC_FIFO/mem_array_1_33" BEL "U2/U2/DAC_FIFO/mem_array_1_32"
        BEL "U2/U2/DAC_FIFO/mem_array_1_31" BEL
        "U2/U2/DAC_FIFO/mem_array_1_30" BEL "U2/U2/DAC_FIFO/mem_array_1_29"
        BEL "U2/U2/DAC_FIFO/mem_array_1_28" BEL
        "U2/U2/DAC_FIFO/mem_array_1_27" BEL "U2/U2/DAC_FIFO/mem_array_1_26"
        BEL "U2/U2/DAC_FIFO/mem_array_1_25" BEL
        "U2/U2/DAC_FIFO/mem_array_1_24" BEL "U2/U2/DAC_FIFO/mem_array_1_18"
        BEL "U2/U2/DAC_FIFO/mem_array_1_17" BEL
        "U2/U2/DAC_FIFO/mem_array_1_16" BEL "U2/U2/DAC_FIFO/mem_array_1_15"
        BEL "U2/U2/DAC_FIFO/mem_array_1_14" BEL
        "U2/U2/DAC_FIFO/mem_array_1_13" BEL "U2/U2/DAC_FIFO/mem_array_1_12"
        BEL "U2/U2/DAC_FIFO/mem_array_1_11" BEL
        "U2/U2/DAC_FIFO/mem_array_1_10" BEL "U2/U2/DAC_FIFO/mem_array_1_9" BEL
        "U2/U2/DAC_FIFO/mem_array_1_8" BEL "U2/U2/DAC_FIFO/mem_array_1_7" BEL
        "U2/U2/DAC_FIFO/mem_array_1_6" BEL "U2/U2/DAC_FIFO/mem_array_1_5" BEL
        "U2/U2/DAC_FIFO/mem_array_1_4" BEL "U2/U2/DAC_FIFO/mem_array_1_3" BEL
        "U2/U2/DAC_FIFO/mem_array_1_2" BEL "U2/U2/DAC_FIFO/mem_array_1_1" BEL
        "U2/U2/DAC_FIFO/mem_array_1_0" BEL "U2/U2/DAC_FIFO/mem_array_0_55" BEL
        "U2/U2/DAC_FIFO/mem_array_0_54" BEL "U2/U2/DAC_FIFO/mem_array_0_53"
        BEL "U2/U2/DAC_FIFO/mem_array_0_52" BEL
        "U2/U2/DAC_FIFO/mem_array_0_51" BEL "U2/U2/DAC_FIFO/mem_array_0_50"
        BEL "U2/U2/DAC_FIFO/mem_array_0_49" BEL
        "U2/U2/DAC_FIFO/mem_array_0_48" BEL "U2/U2/DAC_FIFO/mem_array_0_47"
        BEL "U2/U2/DAC_FIFO/mem_array_0_46" BEL
        "U2/U2/DAC_FIFO/mem_array_0_45" BEL "U2/U2/DAC_FIFO/mem_array_0_44"
        BEL "U2/U2/DAC_FIFO/mem_array_0_43" BEL
        "U2/U2/DAC_FIFO/mem_array_0_42" BEL "U2/U2/DAC_FIFO/mem_array_0_41"
        BEL "U2/U2/DAC_FIFO/mem_array_0_40" BEL
        "U2/U2/DAC_FIFO/mem_array_0_39" BEL "U2/U2/DAC_FIFO/mem_array_0_38"
        BEL "U2/U2/DAC_FIFO/mem_array_0_37" BEL
        "U2/U2/DAC_FIFO/mem_array_0_36" BEL "U2/U2/DAC_FIFO/mem_array_0_35"
        BEL "U2/U2/DAC_FIFO/mem_array_0_34" BEL
        "U2/U2/DAC_FIFO/mem_array_0_33" BEL "U2/U2/DAC_FIFO/mem_array_0_32"
        BEL "U2/U2/DAC_FIFO/mem_array_0_31" BEL
        "U2/U2/DAC_FIFO/mem_array_0_30" BEL "U2/U2/DAC_FIFO/mem_array_0_29"
        BEL "U2/U2/DAC_FIFO/mem_array_0_28" BEL
        "U2/U2/DAC_FIFO/mem_array_0_27" BEL "U2/U2/DAC_FIFO/mem_array_0_26"
        BEL "U2/U2/DAC_FIFO/mem_array_0_25" BEL
        "U2/U2/DAC_FIFO/mem_array_0_24" BEL "U2/U2/DAC_FIFO/mem_array_0_18"
        BEL "U2/U2/DAC_FIFO/mem_array_0_17" BEL
        "U2/U2/DAC_FIFO/mem_array_0_16" BEL "U2/U2/DAC_FIFO/mem_array_0_15"
        BEL "U2/U2/DAC_FIFO/mem_array_0_14" BEL
        "U2/U2/DAC_FIFO/mem_array_0_13" BEL "U2/U2/DAC_FIFO/mem_array_0_12"
        BEL "U2/U2/DAC_FIFO/mem_array_0_11" BEL
        "U2/U2/DAC_FIFO/mem_array_0_10" BEL "U2/U2/DAC_FIFO/mem_array_0_9" BEL
        "U2/U2/DAC_FIFO/mem_array_0_8" BEL "U2/U2/DAC_FIFO/mem_array_0_7" BEL
        "U2/U2/DAC_FIFO/mem_array_0_6" BEL "U2/U2/DAC_FIFO/mem_array_0_5" BEL
        "U2/U2/DAC_FIFO/mem_array_0_4" BEL "U2/U2/DAC_FIFO/mem_array_0_3" BEL
        "U2/U2/DAC_FIFO/mem_array_0_2" BEL "U2/U2/DAC_FIFO/mem_array_0_1" BEL
        "U2/U2/DAC_FIFO/mem_array_0_0" BEL "U2/U2/DAC_FIFO/mem_array_2_55" BEL
        "U2/U2/DAC_FIFO/mem_array_2_54" BEL "U2/U2/DAC_FIFO/mem_array_2_53"
        BEL "U2/U2/DAC_FIFO/mem_array_2_52" BEL
        "U2/U2/DAC_FIFO/mem_array_2_51" BEL "U2/U2/DAC_FIFO/mem_array_2_50"
        BEL "U2/U2/DAC_FIFO/mem_array_2_49" BEL
        "U2/U2/DAC_FIFO/mem_array_2_48" BEL "U2/U2/DAC_FIFO/mem_array_2_47"
        BEL "U2/U2/DAC_FIFO/mem_array_2_46" BEL
        "U2/U2/DAC_FIFO/mem_array_2_45" BEL "U2/U2/DAC_FIFO/mem_array_2_44"
        BEL "U2/U2/DAC_FIFO/mem_array_2_43" BEL
        "U2/U2/DAC_FIFO/mem_array_2_42" BEL "U2/U2/DAC_FIFO/mem_array_2_41"
        BEL "U2/U2/DAC_FIFO/mem_array_2_40" BEL
        "U2/U2/DAC_FIFO/mem_array_2_39" BEL "U2/U2/DAC_FIFO/mem_array_2_38"
        BEL "U2/U2/DAC_FIFO/mem_array_2_37" BEL
        "U2/U2/DAC_FIFO/mem_array_2_36" BEL "U2/U2/DAC_FIFO/mem_array_2_35"
        BEL "U2/U2/DAC_FIFO/mem_array_2_34" BEL
        "U2/U2/DAC_FIFO/mem_array_2_33" BEL "U2/U2/DAC_FIFO/mem_array_2_32"
        BEL "U2/U2/DAC_FIFO/mem_array_2_31" BEL
        "U2/U2/DAC_FIFO/mem_array_2_30" BEL "U2/U2/DAC_FIFO/mem_array_2_29"
        BEL "U2/U2/DAC_FIFO/mem_array_2_28" BEL
        "U2/U2/DAC_FIFO/mem_array_2_27" BEL "U2/U2/DAC_FIFO/mem_array_2_26"
        BEL "U2/U2/DAC_FIFO/mem_array_2_25" BEL
        "U2/U2/DAC_FIFO/mem_array_2_24" BEL "U2/U2/DAC_FIFO/mem_array_2_18"
        BEL "U2/U2/DAC_FIFO/mem_array_2_17" BEL
        "U2/U2/DAC_FIFO/mem_array_2_16" BEL "U2/U2/DAC_FIFO/mem_array_2_15"
        BEL "U2/U2/DAC_FIFO/mem_array_2_14" BEL
        "U2/U2/DAC_FIFO/mem_array_2_13" BEL "U2/U2/DAC_FIFO/mem_array_2_12"
        BEL "U2/U2/DAC_FIFO/mem_array_2_11" BEL
        "U2/U2/DAC_FIFO/mem_array_2_10" BEL "U2/U2/DAC_FIFO/mem_array_2_9" BEL
        "U2/U2/DAC_FIFO/mem_array_2_8" BEL "U2/U2/DAC_FIFO/mem_array_2_7" BEL
        "U2/U2/DAC_FIFO/mem_array_2_6" BEL "U2/U2/DAC_FIFO/mem_array_2_5" BEL
        "U2/U2/DAC_FIFO/mem_array_2_4" BEL "U2/U2/DAC_FIFO/mem_array_2_3" BEL
        "U2/U2/DAC_FIFO/mem_array_2_2" BEL "U2/U2/DAC_FIFO/mem_array_2_1" BEL
        "U2/U2/DAC_FIFO/mem_array_2_0" BEL "U2/U2/ADC_FIFO/data_out_31" BEL
        "U2/U2/ADC_FIFO/data_out_30" BEL "U2/U2/ADC_FIFO/data_out_29" BEL
        "U2/U2/ADC_FIFO/data_out_28" BEL "U2/U2/ADC_FIFO/data_out_27" BEL
        "U2/U2/ADC_FIFO/data_out_26" BEL "U2/U2/ADC_FIFO/data_out_25" BEL
        "U2/U2/ADC_FIFO/data_out_24" BEL "U2/U2/ADC_FIFO/data_out_23" BEL
        "U2/U2/ADC_FIFO/data_out_22" BEL "U2/U2/ADC_FIFO/data_out_21" BEL
        "U2/U2/ADC_FIFO/data_out_20" BEL "U2/U2/ADC_FIFO/data_out_19" BEL
        "U2/U2/ADC_FIFO/data_out_18" BEL "U2/U2/ADC_FIFO/data_out_17" BEL
        "U2/U2/ADC_FIFO/data_out_16" BEL "U2/U2/ADC_FIFO/data_out_15" BEL
        "U2/U2/ADC_FIFO/data_out_14" BEL "U2/U2/ADC_FIFO/data_out_13" BEL
        "U2/U2/ADC_FIFO/data_out_12" BEL "U2/U2/ADC_FIFO/data_out_11" BEL
        "U2/U2/ADC_FIFO/data_out_10" BEL "U2/U2/ADC_FIFO/data_out_9" BEL
        "U2/U2/ADC_FIFO/data_out_8" BEL "U2/U2/ADC_FIFO/data_out_7" BEL
        "U2/U2/ADC_FIFO/data_out_6" BEL "U2/U2/ADC_FIFO/data_out_5" BEL
        "U2/U2/ADC_FIFO/data_out_4" BEL "U2/U2/ADC_FIFO/data_out_3" BEL
        "U2/U2/ADC_FIFO/data_out_2" BEL "U2/U2/ADC_FIFO/data_out_1" BEL
        "U2/U2/ADC_FIFO/data_out_0" BEL "U2/U2/ADC_FIFO/rd_ptr_3" BEL
        "U2/U2/ADC_FIFO/rd_ptr_2" BEL "U2/U2/ADC_FIFO/rd_ptr_1" BEL
        "U2/U2/ADC_FIFO/rd_ptr_0" BEL "U2/U2/ADC_FIFO/wr_ptr_3" BEL
        "U2/U2/ADC_FIFO/wr_ptr_2" BEL "U2/U2/ADC_FIFO/wr_ptr_1" BEL
        "U2/U2/ADC_FIFO/wr_ptr_0" BEL "U2/U2/ADC_FIFO/mem_array_15_31" BEL
        "U2/U2/ADC_FIFO/mem_array_15_30" BEL "U2/U2/ADC_FIFO/mem_array_15_29"
        BEL "U2/U2/ADC_FIFO/mem_array_15_28" BEL
        "U2/U2/ADC_FIFO/mem_array_15_27" BEL "U2/U2/ADC_FIFO/mem_array_15_26"
        BEL "U2/U2/ADC_FIFO/mem_array_15_25" BEL
        "U2/U2/ADC_FIFO/mem_array_15_24" BEL "U2/U2/ADC_FIFO/mem_array_15_23"
        BEL "U2/U2/ADC_FIFO/mem_array_15_22" BEL
        "U2/U2/ADC_FIFO/mem_array_15_21" BEL "U2/U2/ADC_FIFO/mem_array_15_20"
        BEL "U2/U2/ADC_FIFO/mem_array_15_19" BEL
        "U2/U2/ADC_FIFO/mem_array_15_18" BEL "U2/U2/ADC_FIFO/mem_array_15_17"
        BEL "U2/U2/ADC_FIFO/mem_array_15_16" BEL
        "U2/U2/ADC_FIFO/mem_array_15_15" BEL "U2/U2/ADC_FIFO/mem_array_15_14"
        BEL "U2/U2/ADC_FIFO/mem_array_15_13" BEL
        "U2/U2/ADC_FIFO/mem_array_15_12" BEL "U2/U2/ADC_FIFO/mem_array_15_11"
        BEL "U2/U2/ADC_FIFO/mem_array_15_10" BEL
        "U2/U2/ADC_FIFO/mem_array_15_9" BEL "U2/U2/ADC_FIFO/mem_array_15_8"
        BEL "U2/U2/ADC_FIFO/mem_array_15_7" BEL
        "U2/U2/ADC_FIFO/mem_array_15_6" BEL "U2/U2/ADC_FIFO/mem_array_15_5"
        BEL "U2/U2/ADC_FIFO/mem_array_15_4" BEL
        "U2/U2/ADC_FIFO/mem_array_15_3" BEL "U2/U2/ADC_FIFO/mem_array_15_2"
        BEL "U2/U2/ADC_FIFO/mem_array_15_1" BEL
        "U2/U2/ADC_FIFO/mem_array_15_0" BEL "U2/U2/ADC_FIFO/mem_array_13_31"
        BEL "U2/U2/ADC_FIFO/mem_array_13_30" BEL
        "U2/U2/ADC_FIFO/mem_array_13_29" BEL "U2/U2/ADC_FIFO/mem_array_13_28"
        BEL "U2/U2/ADC_FIFO/mem_array_13_27" BEL
        "U2/U2/ADC_FIFO/mem_array_13_26" BEL "U2/U2/ADC_FIFO/mem_array_13_25"
        BEL "U2/U2/ADC_FIFO/mem_array_13_24" BEL
        "U2/U2/ADC_FIFO/mem_array_13_23" BEL "U2/U2/ADC_FIFO/mem_array_13_22"
        BEL "U2/U2/ADC_FIFO/mem_array_13_21" BEL
        "U2/U2/ADC_FIFO/mem_array_13_20" BEL "U2/U2/ADC_FIFO/mem_array_13_19"
        BEL "U2/U2/ADC_FIFO/mem_array_13_18" BEL
        "U2/U2/ADC_FIFO/mem_array_13_17" BEL "U2/U2/ADC_FIFO/mem_array_13_16"
        BEL "U2/U2/ADC_FIFO/mem_array_13_15" BEL
        "U2/U2/ADC_FIFO/mem_array_13_14" BEL "U2/U2/ADC_FIFO/mem_array_13_13"
        BEL "U2/U2/ADC_FIFO/mem_array_13_12" BEL
        "U2/U2/ADC_FIFO/mem_array_13_11" BEL "U2/U2/ADC_FIFO/mem_array_13_10"
        BEL "U2/U2/ADC_FIFO/mem_array_13_9" BEL
        "U2/U2/ADC_FIFO/mem_array_13_8" BEL "U2/U2/ADC_FIFO/mem_array_13_7"
        BEL "U2/U2/ADC_FIFO/mem_array_13_6" BEL
        "U2/U2/ADC_FIFO/mem_array_13_5" BEL "U2/U2/ADC_FIFO/mem_array_13_4"
        BEL "U2/U2/ADC_FIFO/mem_array_13_3" BEL
        "U2/U2/ADC_FIFO/mem_array_13_2" BEL "U2/U2/ADC_FIFO/mem_array_13_1"
        BEL "U2/U2/ADC_FIFO/mem_array_13_0" BEL
        "U2/U2/ADC_FIFO/mem_array_12_31" BEL "U2/U2/ADC_FIFO/mem_array_12_30"
        BEL "U2/U2/ADC_FIFO/mem_array_12_29" BEL
        "U2/U2/ADC_FIFO/mem_array_12_28" BEL "U2/U2/ADC_FIFO/mem_array_12_27"
        BEL "U2/U2/ADC_FIFO/mem_array_12_26" BEL
        "U2/U2/ADC_FIFO/mem_array_12_25" BEL "U2/U2/ADC_FIFO/mem_array_12_24"
        BEL "U2/U2/ADC_FIFO/mem_array_12_23" BEL
        "U2/U2/ADC_FIFO/mem_array_12_22" BEL "U2/U2/ADC_FIFO/mem_array_12_21"
        BEL "U2/U2/ADC_FIFO/mem_array_12_20" BEL
        "U2/U2/ADC_FIFO/mem_array_12_19" BEL "U2/U2/ADC_FIFO/mem_array_12_18"
        BEL "U2/U2/ADC_FIFO/mem_array_12_17" BEL
        "U2/U2/ADC_FIFO/mem_array_12_16" BEL "U2/U2/ADC_FIFO/mem_array_12_15"
        BEL "U2/U2/ADC_FIFO/mem_array_12_14" BEL
        "U2/U2/ADC_FIFO/mem_array_12_13" BEL "U2/U2/ADC_FIFO/mem_array_12_12"
        BEL "U2/U2/ADC_FIFO/mem_array_12_11" BEL
        "U2/U2/ADC_FIFO/mem_array_12_10" BEL "U2/U2/ADC_FIFO/mem_array_12_9"
        BEL "U2/U2/ADC_FIFO/mem_array_12_8" BEL
        "U2/U2/ADC_FIFO/mem_array_12_7" BEL "U2/U2/ADC_FIFO/mem_array_12_6"
        BEL "U2/U2/ADC_FIFO/mem_array_12_5" BEL
        "U2/U2/ADC_FIFO/mem_array_12_4" BEL "U2/U2/ADC_FIFO/mem_array_12_3"
        BEL "U2/U2/ADC_FIFO/mem_array_12_2" BEL
        "U2/U2/ADC_FIFO/mem_array_12_1" BEL "U2/U2/ADC_FIFO/mem_array_12_0"
        BEL "U2/U2/ADC_FIFO/mem_array_14_31" BEL
        "U2/U2/ADC_FIFO/mem_array_14_30" BEL "U2/U2/ADC_FIFO/mem_array_14_29"
        BEL "U2/U2/ADC_FIFO/mem_array_14_28" BEL
        "U2/U2/ADC_FIFO/mem_array_14_27" BEL "U2/U2/ADC_FIFO/mem_array_14_26"
        BEL "U2/U2/ADC_FIFO/mem_array_14_25" BEL
        "U2/U2/ADC_FIFO/mem_array_14_24" BEL "U2/U2/ADC_FIFO/mem_array_14_23"
        BEL "U2/U2/ADC_FIFO/mem_array_14_22" BEL
        "U2/U2/ADC_FIFO/mem_array_14_21" BEL "U2/U2/ADC_FIFO/mem_array_14_20"
        BEL "U2/U2/ADC_FIFO/mem_array_14_19" BEL
        "U2/U2/ADC_FIFO/mem_array_14_18" BEL "U2/U2/ADC_FIFO/mem_array_14_17"
        BEL "U2/U2/ADC_FIFO/mem_array_14_16" BEL
        "U2/U2/ADC_FIFO/mem_array_14_15" BEL "U2/U2/ADC_FIFO/mem_array_14_14"
        BEL "U2/U2/ADC_FIFO/mem_array_14_13" BEL
        "U2/U2/ADC_FIFO/mem_array_14_12" BEL "U2/U2/ADC_FIFO/mem_array_14_11"
        BEL "U2/U2/ADC_FIFO/mem_array_14_10" BEL
        "U2/U2/ADC_FIFO/mem_array_14_9" BEL "U2/U2/ADC_FIFO/mem_array_14_8"
        BEL "U2/U2/ADC_FIFO/mem_array_14_7" BEL
        "U2/U2/ADC_FIFO/mem_array_14_6" BEL "U2/U2/ADC_FIFO/mem_array_14_5"
        BEL "U2/U2/ADC_FIFO/mem_array_14_4" BEL
        "U2/U2/ADC_FIFO/mem_array_14_3" BEL "U2/U2/ADC_FIFO/mem_array_14_2"
        BEL "U2/U2/ADC_FIFO/mem_array_14_1" BEL
        "U2/U2/ADC_FIFO/mem_array_14_0" BEL "U2/U2/ADC_FIFO/mem_array_10_31"
        BEL "U2/U2/ADC_FIFO/mem_array_10_30" BEL
        "U2/U2/ADC_FIFO/mem_array_10_29" BEL "U2/U2/ADC_FIFO/mem_array_10_28"
        BEL "U2/U2/ADC_FIFO/mem_array_10_27" BEL
        "U2/U2/ADC_FIFO/mem_array_10_26" BEL "U2/U2/ADC_FIFO/mem_array_10_25"
        BEL "U2/U2/ADC_FIFO/mem_array_10_24" BEL
        "U2/U2/ADC_FIFO/mem_array_10_23" BEL "U2/U2/ADC_FIFO/mem_array_10_22"
        BEL "U2/U2/ADC_FIFO/mem_array_10_21" BEL
        "U2/U2/ADC_FIFO/mem_array_10_20" BEL "U2/U2/ADC_FIFO/mem_array_10_19"
        BEL "U2/U2/ADC_FIFO/mem_array_10_18" BEL
        "U2/U2/ADC_FIFO/mem_array_10_17" BEL "U2/U2/ADC_FIFO/mem_array_10_16"
        BEL "U2/U2/ADC_FIFO/mem_array_10_15" BEL
        "U2/U2/ADC_FIFO/mem_array_10_14" BEL "U2/U2/ADC_FIFO/mem_array_10_13"
        BEL "U2/U2/ADC_FIFO/mem_array_10_12" BEL
        "U2/U2/ADC_FIFO/mem_array_10_11" BEL "U2/U2/ADC_FIFO/mem_array_10_10"
        BEL "U2/U2/ADC_FIFO/mem_array_10_9" BEL
        "U2/U2/ADC_FIFO/mem_array_10_8" BEL "U2/U2/ADC_FIFO/mem_array_10_7"
        BEL "U2/U2/ADC_FIFO/mem_array_10_6" BEL
        "U2/U2/ADC_FIFO/mem_array_10_5" BEL "U2/U2/ADC_FIFO/mem_array_10_4"
        BEL "U2/U2/ADC_FIFO/mem_array_10_3" BEL
        "U2/U2/ADC_FIFO/mem_array_10_2" BEL "U2/U2/ADC_FIFO/mem_array_10_1"
        BEL "U2/U2/ADC_FIFO/mem_array_10_0" BEL
        "U2/U2/ADC_FIFO/mem_array_9_31" BEL "U2/U2/ADC_FIFO/mem_array_9_30"
        BEL "U2/U2/ADC_FIFO/mem_array_9_29" BEL
        "U2/U2/ADC_FIFO/mem_array_9_28" BEL "U2/U2/ADC_FIFO/mem_array_9_27"
        BEL "U2/U2/ADC_FIFO/mem_array_9_26" BEL
        "U2/U2/ADC_FIFO/mem_array_9_25" BEL "U2/U2/ADC_FIFO/mem_array_9_24"
        BEL "U2/U2/ADC_FIFO/mem_array_9_23" BEL
        "U2/U2/ADC_FIFO/mem_array_9_22" BEL "U2/U2/ADC_FIFO/mem_array_9_21"
        BEL "U2/U2/ADC_FIFO/mem_array_9_20" BEL
        "U2/U2/ADC_FIFO/mem_array_9_19" BEL "U2/U2/ADC_FIFO/mem_array_9_18"
        BEL "U2/U2/ADC_FIFO/mem_array_9_17" BEL
        "U2/U2/ADC_FIFO/mem_array_9_16" BEL "U2/U2/ADC_FIFO/mem_array_9_15"
        BEL "U2/U2/ADC_FIFO/mem_array_9_14" BEL
        "U2/U2/ADC_FIFO/mem_array_9_13" BEL "U2/U2/ADC_FIFO/mem_array_9_12"
        BEL "U2/U2/ADC_FIFO/mem_array_9_11" BEL
        "U2/U2/ADC_FIFO/mem_array_9_10" BEL "U2/U2/ADC_FIFO/mem_array_9_9" BEL
        "U2/U2/ADC_FIFO/mem_array_9_8" BEL "U2/U2/ADC_FIFO/mem_array_9_7" BEL
        "U2/U2/ADC_FIFO/mem_array_9_6" BEL "U2/U2/ADC_FIFO/mem_array_9_5" BEL
        "U2/U2/ADC_FIFO/mem_array_9_4" BEL "U2/U2/ADC_FIFO/mem_array_9_3" BEL
        "U2/U2/ADC_FIFO/mem_array_9_2" BEL "U2/U2/ADC_FIFO/mem_array_9_1" BEL
        "U2/U2/ADC_FIFO/mem_array_9_0" BEL "U2/U2/ADC_FIFO/mem_array_11_31"
        BEL "U2/U2/ADC_FIFO/mem_array_11_30" BEL
        "U2/U2/ADC_FIFO/mem_array_11_29" BEL "U2/U2/ADC_FIFO/mem_array_11_28"
        BEL "U2/U2/ADC_FIFO/mem_array_11_27" BEL
        "U2/U2/ADC_FIFO/mem_array_11_26" BEL "U2/U2/ADC_FIFO/mem_array_11_25"
        BEL "U2/U2/ADC_FIFO/mem_array_11_24" BEL
        "U2/U2/ADC_FIFO/mem_array_11_23" BEL "U2/U2/ADC_FIFO/mem_array_11_22"
        BEL "U2/U2/ADC_FIFO/mem_array_11_21" BEL
        "U2/U2/ADC_FIFO/mem_array_11_20" BEL "U2/U2/ADC_FIFO/mem_array_11_19"
        BEL "U2/U2/ADC_FIFO/mem_array_11_18" BEL
        "U2/U2/ADC_FIFO/mem_array_11_17" BEL "U2/U2/ADC_FIFO/mem_array_11_16"
        BEL "U2/U2/ADC_FIFO/mem_array_11_15" BEL
        "U2/U2/ADC_FIFO/mem_array_11_14" BEL "U2/U2/ADC_FIFO/mem_array_11_13"
        BEL "U2/U2/ADC_FIFO/mem_array_11_12" BEL
        "U2/U2/ADC_FIFO/mem_array_11_11" BEL "U2/U2/ADC_FIFO/mem_array_11_10"
        BEL "U2/U2/ADC_FIFO/mem_array_11_9" BEL
        "U2/U2/ADC_FIFO/mem_array_11_8" BEL "U2/U2/ADC_FIFO/mem_array_11_7"
        BEL "U2/U2/ADC_FIFO/mem_array_11_6" BEL
        "U2/U2/ADC_FIFO/mem_array_11_5" BEL "U2/U2/ADC_FIFO/mem_array_11_4"
        BEL "U2/U2/ADC_FIFO/mem_array_11_3" BEL
        "U2/U2/ADC_FIFO/mem_array_11_2" BEL "U2/U2/ADC_FIFO/mem_array_11_1"
        BEL "U2/U2/ADC_FIFO/mem_array_11_0" BEL
        "U2/U2/ADC_FIFO/mem_array_7_31" BEL "U2/U2/ADC_FIFO/mem_array_7_30"
        BEL "U2/U2/ADC_FIFO/mem_array_7_29" BEL
        "U2/U2/ADC_FIFO/mem_array_7_28" BEL "U2/U2/ADC_FIFO/mem_array_7_27"
        BEL "U2/U2/ADC_FIFO/mem_array_7_26" BEL
        "U2/U2/ADC_FIFO/mem_array_7_25" BEL "U2/U2/ADC_FIFO/mem_array_7_24"
        BEL "U2/U2/ADC_FIFO/mem_array_7_23" BEL
        "U2/U2/ADC_FIFO/mem_array_7_22" BEL "U2/U2/ADC_FIFO/mem_array_7_21"
        BEL "U2/U2/ADC_FIFO/mem_array_7_20" BEL
        "U2/U2/ADC_FIFO/mem_array_7_19" BEL "U2/U2/ADC_FIFO/mem_array_7_18"
        BEL "U2/U2/ADC_FIFO/mem_array_7_17" BEL
        "U2/U2/ADC_FIFO/mem_array_7_16" BEL "U2/U2/ADC_FIFO/mem_array_7_15"
        BEL "U2/U2/ADC_FIFO/mem_array_7_14" BEL
        "U2/U2/ADC_FIFO/mem_array_7_13" BEL "U2/U2/ADC_FIFO/mem_array_7_12"
        BEL "U2/U2/ADC_FIFO/mem_array_7_11" BEL
        "U2/U2/ADC_FIFO/mem_array_7_10" BEL "U2/U2/ADC_FIFO/mem_array_7_9" BEL
        "U2/U2/ADC_FIFO/mem_array_7_8" BEL "U2/U2/ADC_FIFO/mem_array_7_7" BEL
        "U2/U2/ADC_FIFO/mem_array_7_6" BEL "U2/U2/ADC_FIFO/mem_array_7_5" BEL
        "U2/U2/ADC_FIFO/mem_array_7_4" BEL "U2/U2/ADC_FIFO/mem_array_7_3" BEL
        "U2/U2/ADC_FIFO/mem_array_7_2" BEL "U2/U2/ADC_FIFO/mem_array_7_1" BEL
        "U2/U2/ADC_FIFO/mem_array_7_0" BEL "U2/U2/ADC_FIFO/mem_array_6_31" BEL
        "U2/U2/ADC_FIFO/mem_array_6_30" BEL "U2/U2/ADC_FIFO/mem_array_6_29"
        BEL "U2/U2/ADC_FIFO/mem_array_6_28" BEL
        "U2/U2/ADC_FIFO/mem_array_6_27" BEL "U2/U2/ADC_FIFO/mem_array_6_26"
        BEL "U2/U2/ADC_FIFO/mem_array_6_25" BEL
        "U2/U2/ADC_FIFO/mem_array_6_24" BEL "U2/U2/ADC_FIFO/mem_array_6_23"
        BEL "U2/U2/ADC_FIFO/mem_array_6_22" BEL
        "U2/U2/ADC_FIFO/mem_array_6_21" BEL "U2/U2/ADC_FIFO/mem_array_6_20"
        BEL "U2/U2/ADC_FIFO/mem_array_6_19" BEL
        "U2/U2/ADC_FIFO/mem_array_6_18" BEL "U2/U2/ADC_FIFO/mem_array_6_17"
        BEL "U2/U2/ADC_FIFO/mem_array_6_16" BEL
        "U2/U2/ADC_FIFO/mem_array_6_15" BEL "U2/U2/ADC_FIFO/mem_array_6_14"
        BEL "U2/U2/ADC_FIFO/mem_array_6_13" BEL
        "U2/U2/ADC_FIFO/mem_array_6_12" BEL "U2/U2/ADC_FIFO/mem_array_6_11"
        BEL "U2/U2/ADC_FIFO/mem_array_6_10" BEL "U2/U2/ADC_FIFO/mem_array_6_9"
        BEL "U2/U2/ADC_FIFO/mem_array_6_8" BEL "U2/U2/ADC_FIFO/mem_array_6_7"
        BEL "U2/U2/ADC_FIFO/mem_array_6_6" BEL "U2/U2/ADC_FIFO/mem_array_6_5"
        BEL "U2/U2/ADC_FIFO/mem_array_6_4" BEL "U2/U2/ADC_FIFO/mem_array_6_3"
        BEL "U2/U2/ADC_FIFO/mem_array_6_2" BEL "U2/U2/ADC_FIFO/mem_array_6_1"
        BEL "U2/U2/ADC_FIFO/mem_array_6_0" BEL "U2/U2/ADC_FIFO/mem_array_8_31"
        BEL "U2/U2/ADC_FIFO/mem_array_8_30" BEL
        "U2/U2/ADC_FIFO/mem_array_8_29" BEL "U2/U2/ADC_FIFO/mem_array_8_28"
        BEL "U2/U2/ADC_FIFO/mem_array_8_27" BEL
        "U2/U2/ADC_FIFO/mem_array_8_26" BEL "U2/U2/ADC_FIFO/mem_array_8_25"
        BEL "U2/U2/ADC_FIFO/mem_array_8_24" BEL
        "U2/U2/ADC_FIFO/mem_array_8_23" BEL "U2/U2/ADC_FIFO/mem_array_8_22"
        BEL "U2/U2/ADC_FIFO/mem_array_8_21" BEL
        "U2/U2/ADC_FIFO/mem_array_8_20" BEL "U2/U2/ADC_FIFO/mem_array_8_19"
        BEL "U2/U2/ADC_FIFO/mem_array_8_18" BEL
        "U2/U2/ADC_FIFO/mem_array_8_17" BEL "U2/U2/ADC_FIFO/mem_array_8_16"
        BEL "U2/U2/ADC_FIFO/mem_array_8_15" BEL
        "U2/U2/ADC_FIFO/mem_array_8_14" BEL "U2/U2/ADC_FIFO/mem_array_8_13"
        BEL "U2/U2/ADC_FIFO/mem_array_8_12" BEL
        "U2/U2/ADC_FIFO/mem_array_8_11" BEL "U2/U2/ADC_FIFO/mem_array_8_10"
        BEL "U2/U2/ADC_FIFO/mem_array_8_9" BEL "U2/U2/ADC_FIFO/mem_array_8_8"
        BEL "U2/U2/ADC_FIFO/mem_array_8_7" BEL "U2/U2/ADC_FIFO/mem_array_8_6"
        BEL "U2/U2/ADC_FIFO/mem_array_8_5" BEL "U2/U2/ADC_FIFO/mem_array_8_4"
        BEL "U2/U2/ADC_FIFO/mem_array_8_3" BEL "U2/U2/ADC_FIFO/mem_array_8_2"
        BEL "U2/U2/ADC_FIFO/mem_array_8_1" BEL "U2/U2/ADC_FIFO/mem_array_8_0"
        BEL "U2/U2/ADC_FIFO/mem_array_4_31" BEL
        "U2/U2/ADC_FIFO/mem_array_4_30" BEL "U2/U2/ADC_FIFO/mem_array_4_29"
        BEL "U2/U2/ADC_FIFO/mem_array_4_28" BEL
        "U2/U2/ADC_FIFO/mem_array_4_27" BEL "U2/U2/ADC_FIFO/mem_array_4_26"
        BEL "U2/U2/ADC_FIFO/mem_array_4_25" BEL
        "U2/U2/ADC_FIFO/mem_array_4_24" BEL "U2/U2/ADC_FIFO/mem_array_4_23"
        BEL "U2/U2/ADC_FIFO/mem_array_4_22" BEL
        "U2/U2/ADC_FIFO/mem_array_4_21" BEL "U2/U2/ADC_FIFO/mem_array_4_20"
        BEL "U2/U2/ADC_FIFO/mem_array_4_19" BEL
        "U2/U2/ADC_FIFO/mem_array_4_18" BEL "U2/U2/ADC_FIFO/mem_array_4_17"
        BEL "U2/U2/ADC_FIFO/mem_array_4_16" BEL
        "U2/U2/ADC_FIFO/mem_array_4_15" BEL "U2/U2/ADC_FIFO/mem_array_4_14"
        BEL "U2/U2/ADC_FIFO/mem_array_4_13" BEL
        "U2/U2/ADC_FIFO/mem_array_4_12" BEL "U2/U2/ADC_FIFO/mem_array_4_11"
        BEL "U2/U2/ADC_FIFO/mem_array_4_10" BEL "U2/U2/ADC_FIFO/mem_array_4_9"
        BEL "U2/U2/ADC_FIFO/mem_array_4_8" BEL "U2/U2/ADC_FIFO/mem_array_4_7"
        BEL "U2/U2/ADC_FIFO/mem_array_4_6" BEL "U2/U2/ADC_FIFO/mem_array_4_5"
        BEL "U2/U2/ADC_FIFO/mem_array_4_4" BEL "U2/U2/ADC_FIFO/mem_array_4_3"
        BEL "U2/U2/ADC_FIFO/mem_array_4_2" BEL "U2/U2/ADC_FIFO/mem_array_4_1"
        BEL "U2/U2/ADC_FIFO/mem_array_4_0" BEL "U2/U2/ADC_FIFO/mem_array_3_31"
        BEL "U2/U2/ADC_FIFO/mem_array_3_30" BEL
        "U2/U2/ADC_FIFO/mem_array_3_29" BEL "U2/U2/ADC_FIFO/mem_array_3_28"
        BEL "U2/U2/ADC_FIFO/mem_array_3_27" BEL
        "U2/U2/ADC_FIFO/mem_array_3_26" BEL "U2/U2/ADC_FIFO/mem_array_3_25"
        BEL "U2/U2/ADC_FIFO/mem_array_3_24" BEL
        "U2/U2/ADC_FIFO/mem_array_3_23" BEL "U2/U2/ADC_FIFO/mem_array_3_22"
        BEL "U2/U2/ADC_FIFO/mem_array_3_21" BEL
        "U2/U2/ADC_FIFO/mem_array_3_20" BEL "U2/U2/ADC_FIFO/mem_array_3_19"
        BEL "U2/U2/ADC_FIFO/mem_array_3_18" BEL
        "U2/U2/ADC_FIFO/mem_array_3_17" BEL "U2/U2/ADC_FIFO/mem_array_3_16"
        BEL "U2/U2/ADC_FIFO/mem_array_3_15" BEL
        "U2/U2/ADC_FIFO/mem_array_3_14" BEL "U2/U2/ADC_FIFO/mem_array_3_13"
        BEL "U2/U2/ADC_FIFO/mem_array_3_12" BEL
        "U2/U2/ADC_FIFO/mem_array_3_11" BEL "U2/U2/ADC_FIFO/mem_array_3_10"
        BEL "U2/U2/ADC_FIFO/mem_array_3_9" BEL "U2/U2/ADC_FIFO/mem_array_3_8"
        BEL "U2/U2/ADC_FIFO/mem_array_3_7" BEL "U2/U2/ADC_FIFO/mem_array_3_6"
        BEL "U2/U2/ADC_FIFO/mem_array_3_5" BEL "U2/U2/ADC_FIFO/mem_array_3_4"
        BEL "U2/U2/ADC_FIFO/mem_array_3_3" BEL "U2/U2/ADC_FIFO/mem_array_3_2"
        BEL "U2/U2/ADC_FIFO/mem_array_3_1" BEL "U2/U2/ADC_FIFO/mem_array_3_0"
        BEL "U2/U2/ADC_FIFO/mem_array_5_31" BEL
        "U2/U2/ADC_FIFO/mem_array_5_30" BEL "U2/U2/ADC_FIFO/mem_array_5_29"
        BEL "U2/U2/ADC_FIFO/mem_array_5_28" BEL
        "U2/U2/ADC_FIFO/mem_array_5_27" BEL "U2/U2/ADC_FIFO/mem_array_5_26"
        BEL "U2/U2/ADC_FIFO/mem_array_5_25" BEL
        "U2/U2/ADC_FIFO/mem_array_5_24" BEL "U2/U2/ADC_FIFO/mem_array_5_23"
        BEL "U2/U2/ADC_FIFO/mem_array_5_22" BEL
        "U2/U2/ADC_FIFO/mem_array_5_21" BEL "U2/U2/ADC_FIFO/mem_array_5_20"
        BEL "U2/U2/ADC_FIFO/mem_array_5_19" BEL
        "U2/U2/ADC_FIFO/mem_array_5_18" BEL "U2/U2/ADC_FIFO/mem_array_5_17"
        BEL "U2/U2/ADC_FIFO/mem_array_5_16" BEL
        "U2/U2/ADC_FIFO/mem_array_5_15" BEL "U2/U2/ADC_FIFO/mem_array_5_14"
        BEL "U2/U2/ADC_FIFO/mem_array_5_13" BEL
        "U2/U2/ADC_FIFO/mem_array_5_12" BEL "U2/U2/ADC_FIFO/mem_array_5_11"
        BEL "U2/U2/ADC_FIFO/mem_array_5_10" BEL "U2/U2/ADC_FIFO/mem_array_5_9"
        BEL "U2/U2/ADC_FIFO/mem_array_5_8" BEL "U2/U2/ADC_FIFO/mem_array_5_7"
        BEL "U2/U2/ADC_FIFO/mem_array_5_6" BEL "U2/U2/ADC_FIFO/mem_array_5_5"
        BEL "U2/U2/ADC_FIFO/mem_array_5_4" BEL "U2/U2/ADC_FIFO/mem_array_5_3"
        BEL "U2/U2/ADC_FIFO/mem_array_5_2" BEL "U2/U2/ADC_FIFO/mem_array_5_1"
        BEL "U2/U2/ADC_FIFO/mem_array_5_0" BEL "U2/U2/ADC_FIFO/mem_array_1_31"
        BEL "U2/U2/ADC_FIFO/mem_array_1_30" BEL
        "U2/U2/ADC_FIFO/mem_array_1_29" BEL "U2/U2/ADC_FIFO/mem_array_1_28"
        BEL "U2/U2/ADC_FIFO/mem_array_1_27" BEL
        "U2/U2/ADC_FIFO/mem_array_1_26" BEL "U2/U2/ADC_FIFO/mem_array_1_25"
        BEL "U2/U2/ADC_FIFO/mem_array_1_24" BEL
        "U2/U2/ADC_FIFO/mem_array_1_23" BEL "U2/U2/ADC_FIFO/mem_array_1_22"
        BEL "U2/U2/ADC_FIFO/mem_array_1_21" BEL
        "U2/U2/ADC_FIFO/mem_array_1_20" BEL "U2/U2/ADC_FIFO/mem_array_1_19"
        BEL "U2/U2/ADC_FIFO/mem_array_1_18" BEL
        "U2/U2/ADC_FIFO/mem_array_1_17" BEL "U2/U2/ADC_FIFO/mem_array_1_16"
        BEL "U2/U2/ADC_FIFO/mem_array_1_15" BEL
        "U2/U2/ADC_FIFO/mem_array_1_14" BEL "U2/U2/ADC_FIFO/mem_array_1_13"
        BEL "U2/U2/ADC_FIFO/mem_array_1_12" BEL
        "U2/U2/ADC_FIFO/mem_array_1_11" BEL "U2/U2/ADC_FIFO/mem_array_1_10"
        BEL "U2/U2/ADC_FIFO/mem_array_1_9" BEL "U2/U2/ADC_FIFO/mem_array_1_8"
        BEL "U2/U2/ADC_FIFO/mem_array_1_7" BEL "U2/U2/ADC_FIFO/mem_array_1_6"
        BEL "U2/U2/ADC_FIFO/mem_array_1_5" BEL "U2/U2/ADC_FIFO/mem_array_1_4"
        BEL "U2/U2/ADC_FIFO/mem_array_1_3" BEL "U2/U2/ADC_FIFO/mem_array_1_2"
        BEL "U2/U2/ADC_FIFO/mem_array_1_1" BEL "U2/U2/ADC_FIFO/mem_array_1_0"
        BEL "U2/U2/ADC_FIFO/mem_array_0_31" BEL
        "U2/U2/ADC_FIFO/mem_array_0_30" BEL "U2/U2/ADC_FIFO/mem_array_0_29"
        BEL "U2/U2/ADC_FIFO/mem_array_0_28" BEL
        "U2/U2/ADC_FIFO/mem_array_0_27" BEL "U2/U2/ADC_FIFO/mem_array_0_26"
        BEL "U2/U2/ADC_FIFO/mem_array_0_25" BEL
        "U2/U2/ADC_FIFO/mem_array_0_24" BEL "U2/U2/ADC_FIFO/mem_array_0_23"
        BEL "U2/U2/ADC_FIFO/mem_array_0_22" BEL
        "U2/U2/ADC_FIFO/mem_array_0_21" BEL "U2/U2/ADC_FIFO/mem_array_0_20"
        BEL "U2/U2/ADC_FIFO/mem_array_0_19" BEL
        "U2/U2/ADC_FIFO/mem_array_0_18" BEL "U2/U2/ADC_FIFO/mem_array_0_17"
        BEL "U2/U2/ADC_FIFO/mem_array_0_16" BEL
        "U2/U2/ADC_FIFO/mem_array_0_15" BEL "U2/U2/ADC_FIFO/mem_array_0_14"
        BEL "U2/U2/ADC_FIFO/mem_array_0_13" BEL
        "U2/U2/ADC_FIFO/mem_array_0_12" BEL "U2/U2/ADC_FIFO/mem_array_0_11"
        BEL "U2/U2/ADC_FIFO/mem_array_0_10" BEL "U2/U2/ADC_FIFO/mem_array_0_9"
        BEL "U2/U2/ADC_FIFO/mem_array_0_8" BEL "U2/U2/ADC_FIFO/mem_array_0_7"
        BEL "U2/U2/ADC_FIFO/mem_array_0_6" BEL "U2/U2/ADC_FIFO/mem_array_0_5"
        BEL "U2/U2/ADC_FIFO/mem_array_0_4" BEL "U2/U2/ADC_FIFO/mem_array_0_3"
        BEL "U2/U2/ADC_FIFO/mem_array_0_2" BEL "U2/U2/ADC_FIFO/mem_array_0_1"
        BEL "U2/U2/ADC_FIFO/mem_array_0_0" BEL "U2/U2/ADC_FIFO/mem_array_2_31"
        BEL "U2/U2/ADC_FIFO/mem_array_2_30" BEL
        "U2/U2/ADC_FIFO/mem_array_2_29" BEL "U2/U2/ADC_FIFO/mem_array_2_28"
        BEL "U2/U2/ADC_FIFO/mem_array_2_27" BEL
        "U2/U2/ADC_FIFO/mem_array_2_26" BEL "U2/U2/ADC_FIFO/mem_array_2_25"
        BEL "U2/U2/ADC_FIFO/mem_array_2_24" BEL
        "U2/U2/ADC_FIFO/mem_array_2_23" BEL "U2/U2/ADC_FIFO/mem_array_2_22"
        BEL "U2/U2/ADC_FIFO/mem_array_2_21" BEL
        "U2/U2/ADC_FIFO/mem_array_2_20" BEL "U2/U2/ADC_FIFO/mem_array_2_19"
        BEL "U2/U2/ADC_FIFO/mem_array_2_18" BEL
        "U2/U2/ADC_FIFO/mem_array_2_17" BEL "U2/U2/ADC_FIFO/mem_array_2_16"
        BEL "U2/U2/ADC_FIFO/mem_array_2_15" BEL
        "U2/U2/ADC_FIFO/mem_array_2_14" BEL "U2/U2/ADC_FIFO/mem_array_2_13"
        BEL "U2/U2/ADC_FIFO/mem_array_2_12" BEL
        "U2/U2/ADC_FIFO/mem_array_2_11" BEL "U2/U2/ADC_FIFO/mem_array_2_10"
        BEL "U2/U2/ADC_FIFO/mem_array_2_9" BEL "U2/U2/ADC_FIFO/mem_array_2_8"
        BEL "U2/U2/ADC_FIFO/mem_array_2_7" BEL "U2/U2/ADC_FIFO/mem_array_2_6"
        BEL "U2/U2/ADC_FIFO/mem_array_2_5" BEL "U2/U2/ADC_FIFO/mem_array_2_4"
        BEL "U2/U2/ADC_FIFO/mem_array_2_3" BEL "U2/U2/ADC_FIFO/mem_array_2_2"
        BEL "U2/U2/ADC_FIFO/mem_array_2_1" BEL "U2/U2/ADC_FIFO/mem_array_2_0"
        BEL "U1/sync_time_s_31" BEL "U1/sync_time_s_30" BEL
        "U1/sync_time_s_29" BEL "U1/sync_time_s_28" BEL "U1/sync_time_s_27"
        BEL "U1/sync_time_s_26" BEL "U1/sync_time_s_25" BEL
        "U1/sync_time_s_24" BEL "U1/sync_time_s_23" BEL "U1/sync_time_s_22"
        BEL "U1/sync_time_s_21" BEL "U1/sync_time_s_20" BEL
        "U1/sync_time_s_19" BEL "U1/sync_time_s_18" BEL "U1/sync_time_s_17"
        BEL "U1/sync_time_s_16" BEL "U1/sync_time_s_15" BEL
        "U1/sync_time_s_14" BEL "U1/sync_time_s_13" BEL "U1/sync_time_s_12"
        BEL "U1/sync_time_s_11" BEL "U1/sync_time_s_10" BEL "U1/sync_time_s_9"
        BEL "U1/sync_time_s_8" BEL "U1/sync_time_s_7" BEL "U1/sync_time_s_6"
        BEL "U1/sync_time_s_5" BEL "U1/sync_time_s_4" BEL "U1/sync_time_s_3"
        BEL "U1/sync_time_s_2" BEL "U1/sync_time_s_1" BEL "U1/sync_time_s_0"
        BEL "U1/state_s_FSM_FFd1" BEL "U1/state_s_FSM_FFd2" BEL
        "U1/sync_clk_s_d_5" BEL "U1/sync_clk_s_d_4" BEL "U1/sync_clk_s_d_3"
        BEL "U2/reset_status_s" BEL "U2/U2/incomplete_command_rx_s" BEL
        "U2/U2/invalid_command_rx_s" BEL "U2/U2/adc_conversion_trig_s" BEL
        "U2/U2/adc_fifo_rd_data_ready_s" BEL "U2/U2/dac_fifo_rd_data_ready_s"
        BEL "U2/U2/DAC_SPI_MASTER/ss_n_0" BEL
        "U2/U2/DAC_SPI_MASTER/state[1]_clock_DFF_123" BEL
        "U2/U2/ADC_SPI_MASTER/ss_n_0" BEL "U2/U2/DAC_FIFO/full_ff" BEL
        "U2/U2/DAC_FIFO/empty_ff" BEL "U2/U2/ADC_FIFO/full_ff" BEL
        "U2/U2/ADC_FIFO/empty_ff" BEL "U2/alive_indicator_s" BEL
        "U2/U2/adc_state_s_FSM_FFd2" BEL "U2/U2/dac_state_s_FSM_FFd2" BEL
        "U2/U2/valid_command_completed_s" BEL
        "U2/U2/dac_write_fifo_register_ready_s" BEL "U2/U2/dac_fifo_rd_en_s"
        BEL "U2/U2/adc_fifo_rd_en_s" BEL "U2/U2/adc_read_result_trig_s" BEL
        "U2/U2/adc_convst_s" BEL "U2/U2/adc_fifo_full_flag_latch_s" BEL
        "U2/U2/dac_fifo_full_flag_latch_s" BEL "U2/U2/DAC_SPI_MASTER/sclk" BEL
        "U2/U2/DAC_SPI_MASTER/clk_ratio_31" BEL "U2/U1/sck_falling_edge_s" BEL
        "U2/U1/cs_falling_edge_s" BEL "U2/U1/sck_raising_edge_s" BEL
        "U2/U2/ADC_SPI_MASTER/sclk" BEL "U2/U2/ADC_SPI_MASTER/clk_ratio_31"
        BEL "U2/U2/valid_command_rx_s" BEL "U2/U1/byte_rx_ready_pulse_s" BEL
        "U2/U1/state_s" BEL "U2/command_ready_s" BEL
        "U2/U2/invalid_command_detected_s" BEL "U2/U2/dac_spi_master_en_s" BEL
        "U2/U1/byte_count_s_0_1" BEL "U2/U1/byte_count_s_1_1" BEL
        "U2/U1/byte_count_s_2_1" BEL "U2/U1/byte_count_s_3_1" BEL
        "U2/U1/byte_count_s_4_1" BEL "U2/U1/byte_count_s_5_1" BEL
        "U2/U1/byte_count_s_1_2" BEL "U2/U1/byte_count_s_0_2" BEL
        "U2/U1/byte_count_s_2_2" BEL "U2/U2/DAC_FIFO/rd_ptr_1_1" BEL
        "U2/U2/DAC_FIFO/rd_ptr_0_1" BEL "U2/U2/ADC_FIFO/rd_ptr_0_1" BEL
        "U2/U2/ADC_FIFO/rd_ptr_1_1" BEL "U2/U1/byte_count_s_1_3" BEL
        "U2/U2/DAC_FIFO/rd_ptr_1_2" BEL "U2/U1/byte_count_s_0_3" BEL
        "U2/U1/byte_count_s_2_3" BEL "U2/U1/byte_count_s_3_2" BEL
        "U2/U1/byte_count_s_4_2" BEL "U2/U1/byte_count_s_5_2" BEL
        "U2/U2/DAC_FIFO/rd_ptr_0_2" BEL "U2/U2/ADC_FIFO/rd_ptr_1_2" BEL
        "U2/U1/byte_count_s_1_4" BEL "U2/U1/byte_count_s_2_4" BEL
        "U2/U1/byte_count_s_0_4" BEL "U2/U1/byte_count_s_1_5" BEL
        "U2/U1/byte_count_s_0_5" BEL "U2/U1/byte_count_s_2_5" BEL
        "U2/U1/byte_count_s_2_6" BEL "U2/U1/Mshreg_byte_tx_load_d_s_5" BEL
        "U2/U1/byte_tx_load_d_s_5" BEL "U2/Mshreg_cs_d_s_1" BEL "U2/cs_d_s_1"
        BEL "U2/U2/Mshreg_adc_busy_d_s_2" BEL "U2/U2/adc_busy_d_s_2" BEL
        "U1/Mshreg_sync_reset_s_d_2" BEL "U1/sync_reset_s_d_2" BEL
        "U2/U1/Mshreg_mosi_d_s_3" BEL "U1/Mshreg_sync_clk_s_d_2" BEL
        "U1/sync_clk_s_d_2";
TS_CLK = PERIOD TIMEGRP "CLK" 100 MHz HIGH 50%;
SCHEMATIC END;

