Analysis & Synthesis report for single_cycle_BRAM_top
Tue Apr 26 13:56:21 2022
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |single_cycle_BRAM_top|Interrupt_Handler:Interrupt_Handler|S
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Source assignments for dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_9sn1:auto_generated
 18. Source assignments for dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_vok1:auto_generated
 19. Source assignments for dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_qon1:auto_generated
 20. Source assignments for dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_glk1:auto_generated
 21. Source assignments for dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_oqn1:auto_generated
 22. Source assignments for dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_enk1:auto_generated
 23. Source assignments for dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_pqn1:auto_generated
 24. Source assignments for dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_fnk1:auto_generated
 25. Parameter Settings for User Entity Instance: Top-level Entity: |single_cycle_BRAM_top
 26. Parameter Settings for User Entity Instance: pll_clock:pll|altpll:altpll_component
 27. Parameter Settings for User Entity Instance: single_cycle_core:core
 28. Parameter Settings for User Entity Instance: single_cycle_core:core|fetch_issue:FI
 29. Parameter Settings for User Entity Instance: single_cycle_core:core|fetch_receive:FR
 30. Parameter Settings for User Entity Instance: single_cycle_core:core|decode_unit:ID
 31. Parameter Settings for User Entity Instance: single_cycle_core:core|decode_unit:ID|regFile:registers
 32. Parameter Settings for User Entity Instance: single_cycle_core:core|single_cycle_control_unit:CTRL
 33. Parameter Settings for User Entity Instance: single_cycle_core:core|single_cycle_control_unit:CTRL|hazard_detection_unit:hazard_unit
 34. Parameter Settings for User Entity Instance: single_cycle_core:core|single_cycle_control_unit:CTRL|control_unit:control
 35. Parameter Settings for User Entity Instance: single_cycle_core:core|execution_unit:EX
 36. Parameter Settings for User Entity Instance: single_cycle_core:core|execution_unit:EX|ALU:EU
 37. Parameter Settings for User Entity Instance: single_cycle_core:core|memory_issue:MI
 38. Parameter Settings for User Entity Instance: single_cycle_core:core|memory_receive:MR
 39. Parameter Settings for User Entity Instance: single_cycle_core:core|writeback_unit:WB
 40. Parameter Settings for User Entity Instance: memory_interface:mem_interface
 41. Parameter Settings for User Entity Instance: dual_port_BRAM_memory_subsystem:memory
 42. Parameter Settings for User Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory
 43. Parameter Settings for User Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte
 44. Parameter Settings for User Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte
 45. Parameter Settings for User Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte
 46. Parameter Settings for User Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte
 47. Parameter Settings for User Entity Instance: eight_TC:eight_TC
 48. Parameter Settings for User Entity Instance: Interrupt_Handler:Interrupt_Handler
 49. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 50. Parameter Settings for Inferred Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0
 51. Parameter Settings for Inferred Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1
 52. Parameter Settings for Inferred Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0
 53. Parameter Settings for Inferred Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1
 54. Parameter Settings for Inferred Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0
 55. Parameter Settings for Inferred Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1
 56. Parameter Settings for Inferred Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0
 57. Parameter Settings for Inferred Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1
 58. altpll Parameter Settings by Entity Instance
 59. altsyncram Parameter Settings by Entity Instance
 60. Port Connectivity Checks: "eight_TC:eight_TC"
 61. Port Connectivity Checks: "PORT:EIMSK_PORT"
 62. Port Connectivity Checks: "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory"
 63. Port Connectivity Checks: "single_cycle_core:core|single_cycle_control_unit:CTRL|control_unit:control"
 64. Port Connectivity Checks: "single_cycle_core:core|single_cycle_control_unit:CTRL|hazard_detection_unit:hazard_unit"
 65. Port Connectivity Checks: "single_cycle_core:core"
 66. SignalTap II Logic Analyzer Settings
 67. Post-Synthesis Netlist Statistics for Top Partition
 68. Elapsed Time Per Partition
 69. Connections to In-System Debugging Instance "auto_signaltap_0"
 70. Analysis & Synthesis Messages
 71. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 26 13:56:20 2022       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; single_cycle_BRAM_top                       ;
; Top-level Entity Name              ; single_cycle_BRAM_top                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,520                                       ;
;     Total combinational functions  ; 3,706                                       ;
;     Dedicated logic registers      ; 3,548                                       ;
; Total registers                    ; 3548                                        ;
; Total pins                         ; 54                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,211,840                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+----------------------------------------------------------------------------+-----------------------+-----------------------+
; Option                                                                     ; Setting               ; Default Value         ;
+----------------------------------------------------------------------------+-----------------------+-----------------------+
; Device                                                                     ; EP4CE115F29C7         ;                       ;
; Top-level entity name                                                      ; single_cycle_BRAM_top ; single_cycle_BRAM_top ;
; Family name                                                                ; Cyclone IV E          ; Cyclone V             ;
; Maximum processors allowed for parallel compilation                        ; All                   ;                       ;
; Allow Any RAM Size For Recognition                                         ; On                    ; Off                   ;
; Allow Any ROM Size For Recognition                                         ; On                    ; Off                   ;
; Use smart compilation                                                      ; Off                   ; Off                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                    ; On                    ;
; Enable compact report table                                                ; Off                   ; Off                   ;
; Restructure Multiplexers                                                   ; Auto                  ; Auto                  ;
; Create Debugging Nodes for IP Cores                                        ; Off                   ; Off                   ;
; Preserve fewer node names                                                  ; On                    ; On                    ;
; OpenCore Plus hardware evaluation                                          ; Enable                ; Enable                ;
; Verilog Version                                                            ; Verilog_2001          ; Verilog_2001          ;
; VHDL Version                                                               ; VHDL_1993             ; VHDL_1993             ;
; State Machine Processing                                                   ; Auto                  ; Auto                  ;
; Safe State Machine                                                         ; Off                   ; Off                   ;
; Extract Verilog State Machines                                             ; On                    ; On                    ;
; Extract VHDL State Machines                                                ; On                    ; On                    ;
; Ignore Verilog initial constructs                                          ; Off                   ; Off                   ;
; Iteration limit for constant Verilog loops                                 ; 5000                  ; 5000                  ;
; Iteration limit for non-constant Verilog loops                             ; 250                   ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                    ; On                    ;
; Infer RAMs from Raw Logic                                                  ; On                    ; On                    ;
; Parallel Synthesis                                                         ; On                    ; On                    ;
; DSP Block Balancing                                                        ; Auto                  ; Auto                  ;
; NOT Gate Push-Back                                                         ; On                    ; On                    ;
; Power-Up Don't Care                                                        ; On                    ; On                    ;
; Remove Redundant Logic Cells                                               ; Off                   ; Off                   ;
; Remove Duplicate Registers                                                 ; On                    ; On                    ;
; Ignore CARRY Buffers                                                       ; Off                   ; Off                   ;
; Ignore CASCADE Buffers                                                     ; Off                   ; Off                   ;
; Ignore GLOBAL Buffers                                                      ; Off                   ; Off                   ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                   ; Off                   ;
; Ignore LCELL Buffers                                                       ; Off                   ; Off                   ;
; Ignore SOFT Buffers                                                        ; On                    ; On                    ;
; Limit AHDL Integers to 32 Bits                                             ; Off                   ; Off                   ;
; Optimization Technique                                                     ; Balanced              ; Balanced              ;
; Carry Chain Length                                                         ; 70                    ; 70                    ;
; Auto Carry Chains                                                          ; On                    ; On                    ;
; Auto Open-Drain Pins                                                       ; On                    ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                   ; Off                   ;
; Auto ROM Replacement                                                       ; On                    ; On                    ;
; Auto RAM Replacement                                                       ; On                    ; On                    ;
; Auto DSP Block Replacement                                                 ; On                    ; On                    ;
; Auto Shift Register Replacement                                            ; Auto                  ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                  ; Auto                  ;
; Auto Clock Enable Replacement                                              ; On                    ; On                    ;
; Strict RAM Replacement                                                     ; Off                   ; Off                   ;
; Allow Synchronous Control Signals                                          ; On                    ; On                    ;
; Force Use of Synchronous Clear Signals                                     ; Off                   ; Off                   ;
; Auto RAM Block Balancing                                                   ; On                    ; On                    ;
; Auto RAM to Logic Cell Conversion                                          ; Off                   ; Off                   ;
; Auto Resource Sharing                                                      ; Off                   ; Off                   ;
; Allow Any Shift Register Size For Recognition                              ; Off                   ; Off                   ;
; Use LogicLock Constraints during Resource Balancing                        ; On                    ; On                    ;
; Ignore translate_off and synthesis_off directives                          ; Off                   ; Off                   ;
; Timing-Driven Synthesis                                                    ; On                    ; On                    ;
; Report Parameter Settings                                                  ; On                    ; On                    ;
; Report Source Assignments                                                  ; On                    ; On                    ;
; Report Connectivity Checks                                                 ; On                    ; On                    ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                   ; Off                   ;
; Synchronization Register Chain Length                                      ; 2                     ; 2                     ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation    ; Normal compilation    ;
; HDL message level                                                          ; Level2                ; Level2                ;
; Suppress Register Optimization Related Messages                            ; Off                   ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                  ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                  ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                   ; 100                   ;
; Clock MUX Protection                                                       ; On                    ; On                    ;
; Auto Gated Clock Conversion                                                ; Off                   ; Off                   ;
; Block Design Naming                                                        ; Auto                  ; Auto                  ;
; SDC constraint protection                                                  ; Off                   ; Off                   ;
; Synthesis Effort                                                           ; Auto                  ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                    ; On                    ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                   ; Off                   ;
; Analysis & Synthesis Message Level                                         ; Medium                ; Medium                ;
; Disable Register Merging Across Hierarchies                                ; Auto                  ; Auto                  ;
; Resource Aware Inference For Block RAM                                     ; On                    ; On                    ;
+----------------------------------------------------------------------------+-----------------------+-----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                              ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+
; timer_prescaler.v                                                  ; yes             ; User Verilog HDL File                                 ; M:/RISC-V/quartus_project_revert_timer/timer_prescaler.v                                                  ;             ;
; 8bit_TC.v                                                          ; yes             ; User Verilog HDL File                                 ; M:/RISC-V/quartus_project_revert_timer/8bit_TC.v                                                          ;             ;
; Interrupt_Handler.v                                                ; yes             ; User Verilog HDL File                                 ; M:/RISC-V/quartus_project_revert_timer/Interrupt_Handler.v                                                ;             ;
; dual_port_BRAM_byte_en.v                                           ; yes             ; User Verilog HDL File                                 ; M:/RISC-V/quartus_project_revert_timer/dual_port_BRAM_byte_en.v                                           ;             ;
; PORTD.v                                                            ; yes             ; User Verilog HDL File                                 ; M:/RISC-V/quartus_project_revert_timer/PORTD.v                                                            ;             ;
; PORTB.v                                                            ; yes             ; User Verilog HDL File                                 ; M:/RISC-V/quartus_project_revert_timer/PORTB.v                                                            ;             ;
; single_cycle_BRAM_top.v                                            ; yes             ; User Verilog HDL File                                 ; M:/RISC-V/quartus_project_revert_timer/single_cycle_BRAM_top.v                                            ;             ;
; single_cycle_core.v                                                ; yes             ; User Verilog HDL File                                 ; M:/RISC-V/quartus_project_revert_timer/single_cycle_core.v                                                ;             ;
; fetch_issue.v                                                      ; yes             ; User Verilog HDL File                                 ; M:/RISC-V/quartus_project_revert_timer/fetch_issue.v                                                      ;             ;
; fetch_receive.v                                                    ; yes             ; User Verilog HDL File                                 ; M:/RISC-V/quartus_project_revert_timer/fetch_receive.v                                                    ;             ;
; decode_unit.v                                                      ; yes             ; User Verilog HDL File                                 ; M:/RISC-V/quartus_project_revert_timer/decode_unit.v                                                      ;             ;
; control_unit.v                                                     ; yes             ; User Verilog HDL File                                 ; M:/RISC-V/quartus_project_revert_timer/control_unit.v                                                     ;             ;
; execution_unit.v                                                   ; yes             ; User Verilog HDL File                                 ; M:/RISC-V/quartus_project_revert_timer/execution_unit.v                                                   ;             ;
; memory_issue.v                                                     ; yes             ; User Verilog HDL File                                 ; M:/RISC-V/quartus_project_revert_timer/memory_issue.v                                                     ;             ;
; memory_receive.v                                                   ; yes             ; User Verilog HDL File                                 ; M:/RISC-V/quartus_project_revert_timer/memory_receive.v                                                   ;             ;
; writeback_unit.v                                                   ; yes             ; User Verilog HDL File                                 ; M:/RISC-V/quartus_project_revert_timer/writeback_unit.v                                                   ;             ;
; regFile.v                                                          ; yes             ; User Verilog HDL File                                 ; M:/RISC-V/quartus_project_revert_timer/regFile.v                                                          ;             ;
; ALU.v                                                              ; yes             ; User Verilog HDL File                                 ; M:/RISC-V/quartus_project_revert_timer/ALU.v                                                              ;             ;
; hazard_detection_unit.v                                            ; yes             ; User Verilog HDL File                                 ; M:/RISC-V/quartus_project_revert_timer/hazard_detection_unit.v                                            ;             ;
; memory_interface.v                                                 ; yes             ; User Verilog HDL File                                 ; M:/RISC-V/quartus_project_revert_timer/memory_interface.v                                                 ;             ;
; dual_port_BRAM_memory_subsystem.v                                  ; yes             ; User Verilog HDL File                                 ; M:/RISC-V/quartus_project_revert_timer/dual_port_BRAM_memory_subsystem.v                                  ;             ;
; dual_port_BRAM.v                                                   ; yes             ; User Verilog HDL File                                 ; M:/RISC-V/quartus_project_revert_timer/dual_port_BRAM.v                                                   ;             ;
; single_cycle_control_unit.v                                        ; yes             ; User Verilog HDL File                                 ; M:/RISC-V/quartus_project_revert_timer/single_cycle_control_unit.v                                        ;             ;
; PORT.v                                                             ; yes             ; User Verilog HDL File                                 ; M:/RISC-V/quartus_project_revert_timer/PORT.v                                                             ;             ;
; pll_clock.v                                                        ; yes             ; User Wizard-Generated File                            ; M:/RISC-V/quartus_project_revert_timer/pll_clock.v                                                        ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf                                         ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                     ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc                                    ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc                                  ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                  ;             ;
; db/pll_clock_altpll.v                                              ; yes             ; Auto-Generated Megafunction                           ; M:/RISC-V/quartus_project_revert_timer/db/pll_clock_altpll.v                                              ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                  ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                             ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                   ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_constant.inc                                   ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dffeea.inc                                         ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                       ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                             ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                       ;             ;
; db/altsyncram_l924.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; M:/RISC-V/quartus_project_revert_timer/db/altsyncram_l924.tdf                                             ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf                                    ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                    ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cmpconst.inc                                       ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.inc                                    ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.inc                                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                            ;             ;
; db/cntr_dii.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; M:/RISC-V/quartus_project_revert_timer/db/cntr_dii.tdf                                                    ;             ;
; db/cmpr_ugc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; M:/RISC-V/quartus_project_revert_timer/db/cmpr_ugc.tdf                                                    ;             ;
; db/cntr_o9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; M:/RISC-V/quartus_project_revert_timer/db/cntr_o9j.tdf                                                    ;             ;
; db/cntr_pei.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; M:/RISC-V/quartus_project_revert_timer/db/cntr_pei.tdf                                                    ;             ;
; db/cmpr_ogc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; M:/RISC-V/quartus_project_revert_timer/db/cmpr_ogc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                  ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                        ; altera_sld  ;
; db/ip/sld7f7b68ae/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; M:/RISC-V/quartus_project_revert_timer/db/ip/sld7f7b68ae/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld7f7b68ae/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; M:/RISC-V/quartus_project_revert_timer/db/ip/sld7f7b68ae/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld7f7b68ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; M:/RISC-V/quartus_project_revert_timer/db/ip/sld7f7b68ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld7f7b68ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; M:/RISC-V/quartus_project_revert_timer/db/ip/sld7f7b68ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld7f7b68ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; M:/RISC-V/quartus_project_revert_timer/db/ip/sld7f7b68ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld7f7b68ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; M:/RISC-V/quartus_project_revert_timer/db/ip/sld7f7b68ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                   ;             ;
; db/altsyncram_9sn1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; M:/RISC-V/quartus_project_revert_timer/db/altsyncram_9sn1.tdf                                             ;             ;
; db/single_cycle_BRAM_top.ram0_dual_port_BRAM_9345fbd8.hdl.mif      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; M:/RISC-V/quartus_project_revert_timer/db/single_cycle_BRAM_top.ram0_dual_port_BRAM_9345fbd8.hdl.mif      ;             ;
; db/altsyncram_vok1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; M:/RISC-V/quartus_project_revert_timer/db/altsyncram_vok1.tdf                                             ;             ;
; db/altsyncram_qon1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; M:/RISC-V/quartus_project_revert_timer/db/altsyncram_qon1.tdf                                             ;             ;
; db/single_cycle_BRAM_top.ram0_dual_port_BRAM_2133708b.hdl.mif      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; M:/RISC-V/quartus_project_revert_timer/db/single_cycle_BRAM_top.ram0_dual_port_BRAM_2133708b.hdl.mif      ;             ;
; db/altsyncram_glk1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; M:/RISC-V/quartus_project_revert_timer/db/altsyncram_glk1.tdf                                             ;             ;
; db/altsyncram_oqn1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; M:/RISC-V/quartus_project_revert_timer/db/altsyncram_oqn1.tdf                                             ;             ;
; db/single_cycle_BRAM_top.ram0_dual_port_BRAM_933068da.hdl.mif      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; M:/RISC-V/quartus_project_revert_timer/db/single_cycle_BRAM_top.ram0_dual_port_BRAM_933068da.hdl.mif      ;             ;
; db/altsyncram_enk1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; M:/RISC-V/quartus_project_revert_timer/db/altsyncram_enk1.tdf                                             ;             ;
; db/altsyncram_pqn1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; M:/RISC-V/quartus_project_revert_timer/db/altsyncram_pqn1.tdf                                             ;             ;
; db/single_cycle_BRAM_top.ram0_dual_port_BRAM_16685a8b.hdl.mif      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; M:/RISC-V/quartus_project_revert_timer/db/single_cycle_BRAM_top.ram0_dual_port_BRAM_16685a8b.hdl.mif      ;             ;
; db/altsyncram_fnk1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; M:/RISC-V/quartus_project_revert_timer/db/altsyncram_fnk1.tdf                                             ;             ;
; db/altsyncram_c3h1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; M:/RISC-V/quartus_project_revert_timer/db/altsyncram_c3h1.tdf                                             ;             ;
; db/altsyncram_20e1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; M:/RISC-V/quartus_project_revert_timer/db/altsyncram_20e1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 6,520       ;
;                                             ;             ;
; Total combinational functions               ; 3706        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 2452        ;
;     -- 3 input functions                    ; 888         ;
;     -- <=2 input functions                  ; 366         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 3363        ;
;     -- arithmetic mode                      ; 343         ;
;                                             ;             ;
; Total registers                             ; 3548        ;
;     -- Dedicated logic registers            ; 3548        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 54          ;
; Total memory bits                           ; 2211840     ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 2011        ;
; Total fan-out                               ; 31271       ;
; Average fan-out                             ; 4.07        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |single_cycle_BRAM_top                                                                                                                  ; 3706 (26)           ; 3548 (0)                  ; 2211840     ; 0            ; 0       ; 0         ; 54   ; 0            ; |single_cycle_BRAM_top                                                                                                                                                                                                                                                                                                                                            ; single_cycle_BRAM_top             ; work         ;
;    |Interrupt_Handler:Interrupt_Handler|                                                                                                ; 86 (86)             ; 75 (75)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|Interrupt_Handler:Interrupt_Handler                                                                                                                                                                                                                                                                                                        ; Interrupt_Handler                 ; work         ;
;    |PORT:EIMSK_PORT|                                                                                                                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|PORT:EIMSK_PORT                                                                                                                                                                                                                                                                                                                            ; PORT                              ; work         ;
;    |PORTB:PORTB|                                                                                                                        ; 4 (4)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|PORTB:PORTB                                                                                                                                                                                                                                                                                                                                ; PORTB                             ; work         ;
;    |PORTD:PORTD|                                                                                                                        ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|PORTD:PORTD                                                                                                                                                                                                                                                                                                                                ; PORTD                             ; work         ;
;    |dual_port_BRAM_memory_subsystem:memory|                                                                                             ; 4 (0)               ; 65 (65)                   ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|dual_port_BRAM_memory_subsystem:memory                                                                                                                                                                                                                                                                                                     ; dual_port_BRAM_memory_subsystem   ; work         ;
;       |dual_port_BRAM_byte_en:memory|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory                                                                                                                                                                                                                                                                       ; dual_port_BRAM_byte_en            ; work         ;
;          |dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|                                                                                ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte                                                                                                                                                                                                                         ; dual_port_BRAM                    ; work         ;
;             |altsyncram:ram_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                |altsyncram_9sn1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_9sn1:auto_generated                                                                                                                                                                     ; altsyncram_9sn1                   ; work         ;
;             |altsyncram:ram_rtl_1|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                |altsyncram_vok1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_vok1:auto_generated                                                                                                                                                                     ; altsyncram_vok1                   ; work         ;
;          |dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|                                                                                ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte                                                                                                                                                                                                                         ; dual_port_BRAM                    ; work         ;
;             |altsyncram:ram_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                |altsyncram_qon1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_qon1:auto_generated                                                                                                                                                                     ; altsyncram_qon1                   ; work         ;
;             |altsyncram:ram_rtl_1|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                |altsyncram_glk1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_glk1:auto_generated                                                                                                                                                                     ; altsyncram_glk1                   ; work         ;
;          |dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|                                                                                ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte                                                                                                                                                                                                                         ; dual_port_BRAM                    ; work         ;
;             |altsyncram:ram_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                |altsyncram_oqn1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_oqn1:auto_generated                                                                                                                                                                     ; altsyncram_oqn1                   ; work         ;
;             |altsyncram:ram_rtl_1|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                |altsyncram_enk1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_enk1:auto_generated                                                                                                                                                                     ; altsyncram_enk1                   ; work         ;
;          |dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|                                                                                ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte                                                                                                                                                                                                                         ; dual_port_BRAM                    ; work         ;
;             |altsyncram:ram_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                |altsyncram_pqn1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_pqn1:auto_generated                                                                                                                                                                     ; altsyncram_pqn1                   ; work         ;
;             |altsyncram:ram_rtl_1|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;                |altsyncram_fnk1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_fnk1:auto_generated                                                                                                                                                                     ; altsyncram_fnk1                   ; work         ;
;    |eight_TC:eight_TC|                                                                                                                  ; 103 (88)            ; 59 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|eight_TC:eight_TC                                                                                                                                                                                                                                                                                                                          ; eight_TC                          ; work         ;
;       |prescaler:prescaler|                                                                                                             ; 15 (15)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|eight_TC:eight_TC|prescaler:prescaler                                                                                                                                                                                                                                                                                                      ; prescaler                         ; work         ;
;    |pll_clock:pll|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|pll_clock:pll                                                                                                                                                                                                                                                                                                                              ; pll_clock                         ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|pll_clock:pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                      ; altpll                            ; work         ;
;          |pll_clock_altpll:auto_generated|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|pll_clock:pll|altpll:altpll_component|pll_clock_altpll:auto_generated                                                                                                                                                                                                                                                                      ; pll_clock_altpll                  ; work         ;
;    |single_cycle_core:core|                                                                                                             ; 2840 (0)            ; 1056 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|single_cycle_core:core                                                                                                                                                                                                                                                                                                                     ; single_cycle_core                 ; work         ;
;       |decode_unit:ID|                                                                                                                  ; 1573 (95)           ; 1024 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|single_cycle_core:core|decode_unit:ID                                                                                                                                                                                                                                                                                                      ; decode_unit                       ; work         ;
;          |regFile:registers|                                                                                                            ; 1478 (1478)         ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|single_cycle_core:core|decode_unit:ID|regFile:registers                                                                                                                                                                                                                                                                                    ; regFile                           ; work         ;
;       |execution_unit:EX|                                                                                                               ; 882 (176)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|single_cycle_core:core|execution_unit:EX                                                                                                                                                                                                                                                                                                   ; execution_unit                    ; work         ;
;          |ALU:EU|                                                                                                                       ; 706 (706)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|single_cycle_core:core|execution_unit:EX|ALU:EU                                                                                                                                                                                                                                                                                            ; ALU                               ; work         ;
;       |fetch_issue:FI|                                                                                                                  ; 133 (133)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|single_cycle_core:core|fetch_issue:FI                                                                                                                                                                                                                                                                                                      ; fetch_issue                       ; work         ;
;       |fetch_receive:FR|                                                                                                                ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|single_cycle_core:core|fetch_receive:FR                                                                                                                                                                                                                                                                                                    ; fetch_receive                     ; work         ;
;       |memory_issue:MI|                                                                                                                 ; 51 (51)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|single_cycle_core:core|memory_issue:MI                                                                                                                                                                                                                                                                                                     ; memory_issue                      ; work         ;
;       |memory_receive:MR|                                                                                                               ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|single_cycle_core:core|memory_receive:MR                                                                                                                                                                                                                                                                                                   ; memory_receive                    ; work         ;
;       |single_cycle_control_unit:CTRL|                                                                                                  ; 155 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|single_cycle_core:core|single_cycle_control_unit:CTRL                                                                                                                                                                                                                                                                                      ; single_cycle_control_unit         ; work         ;
;          |control_unit:control|                                                                                                         ; 102 (102)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|single_cycle_core:core|single_cycle_control_unit:CTRL|control_unit:control                                                                                                                                                                                                                                                                 ; control_unit                      ; work         ;
;          |hazard_detection_unit:hazard_unit|                                                                                            ; 53 (53)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|single_cycle_core:core|single_cycle_control_unit:CTRL|hazard_detection_unit:hazard_unit                                                                                                                                                                                                                                                    ; hazard_detection_unit             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 124 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 123 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 123 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 123 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 122 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 122 (83)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 519 (2)             ; 2184 (240)                ; 1949696     ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 517 (0)             ; 1944 (0)                  ; 1949696     ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 517 (86)            ; 1944 (1527)               ; 1949696     ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1949696     ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_l924:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1949696     ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l924:auto_generated                                                                                                                                                 ; altsyncram_l924                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 29 (29)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 51 (51)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 7 (1)               ; 26 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 4 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 4 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 2 (2)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 300 (5)             ; 291 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_dii:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_dii:auto_generated                                                             ; cntr_dii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_o9j:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated                                                                                      ; cntr_o9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 5 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_pei:auto_generated|                                                                                             ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_pei:auto_generated                                                                            ; cntr_pei                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 238 (238)           ; 238 (238)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 2 (2)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |single_cycle_BRAM_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------------------------+
; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_9sn1:auto_generated|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768   ; db/single_cycle_BRAM_top.ram0_dual_port_BRAM_9345fbd8.hdl.mif ;
; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_vok1:auto_generated|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768   ; db/single_cycle_BRAM_top.ram0_dual_port_BRAM_9345fbd8.hdl.mif ;
; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_qon1:auto_generated|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768   ; db/single_cycle_BRAM_top.ram0_dual_port_BRAM_2133708b.hdl.mif ;
; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_glk1:auto_generated|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768   ; db/single_cycle_BRAM_top.ram0_dual_port_BRAM_2133708b.hdl.mif ;
; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_oqn1:auto_generated|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768   ; db/single_cycle_BRAM_top.ram0_dual_port_BRAM_933068da.hdl.mif ;
; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_enk1:auto_generated|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768   ; db/single_cycle_BRAM_top.ram0_dual_port_BRAM_933068da.hdl.mif ;
; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_pqn1:auto_generated|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768   ; db/single_cycle_BRAM_top.ram0_dual_port_BRAM_16685a8b.hdl.mif ;
; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_fnk1:auto_generated|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768   ; db/single_cycle_BRAM_top.ram0_dual_port_BRAM_16685a8b.hdl.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l924:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 8192         ; 238          ; 8192         ; 238          ; 1949696 ; None                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |single_cycle_BRAM_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |single_cycle_BRAM_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |single_cycle_BRAM_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |single_cycle_BRAM_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |single_cycle_BRAM_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 16.1    ; N/A          ; N/A          ; |single_cycle_BRAM_top|pll_clock:pll                                                                                                                                                                                                                                                       ; pll_clock.v     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |single_cycle_BRAM_top|Interrupt_Handler:Interrupt_Handler|S         ;
+-------------+---------+------------+---------+-------+-------------+--------+--------+
; Name        ; S.ERROR ; S.ISR_DONE ; S.ISR_1 ; S.ISR ; S.UPDATE_PC ; S.SAVE ; S.WAIT ;
+-------------+---------+------------+---------+-------+-------------+--------+--------+
; S.WAIT      ; 0       ; 0          ; 0       ; 0     ; 0           ; 0      ; 0      ;
; S.SAVE      ; 0       ; 0          ; 0       ; 0     ; 0           ; 1      ; 1      ;
; S.UPDATE_PC ; 0       ; 0          ; 0       ; 0     ; 1           ; 0      ; 1      ;
; S.ISR       ; 0       ; 0          ; 0       ; 1     ; 0           ; 0      ; 1      ;
; S.ISR_1     ; 0       ; 0          ; 1       ; 0     ; 0           ; 0      ; 1      ;
; S.ISR_DONE  ; 0       ; 1          ; 0       ; 0     ; 0           ; 0      ; 1      ;
; S.ERROR     ; 1       ; 0          ; 0       ; 0     ; 0           ; 0      ; 1      ;
+-------------+---------+------------+---------+-------+-------------+--------+--------+


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+----------------------------------------------------+----------------------------------------+
; Register name                                      ; Reason for Removal                     ;
+----------------------------------------------------+----------------------------------------+
; dual_port_BRAM_memory_subsystem:memory|i_mem_valid ; Stuck at VCC due to stuck port data_in ;
; eight_TC:eight_TC|BOT[1..7]                        ; Merged with eight_TC:eight_TC|BOT[0]   ;
; eight_TC:eight_TC|BOT[0]                           ; Stuck at GND due to stuck port data_in ;
; Interrupt_Handler:Interrupt_Handler|S~4            ; Lost fanout                            ;
; Interrupt_Handler:Interrupt_Handler|S~5            ; Lost fanout                            ;
; Interrupt_Handler:Interrupt_Handler|S~6            ; Lost fanout                            ;
; Interrupt_Handler:Interrupt_Handler|S.ERROR        ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 13             ;                                        ;
+----------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3548  ;
; Number of registers using Synchronous Clear  ; 98    ;
; Number of registers using Synchronous Load   ; 99    ;
; Number of registers using Asynchronous Clear ; 503   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1361  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 2       ;
; Total number of inverted registers = 4                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                       ; Megafunction                                                                                                                 ; Type ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------+
; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|readData_1[0..7] ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|ram_rtl_0 ; RAM  ;
; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|readData_2[0..7] ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|ram_rtl_1 ; RAM  ;
; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|readData_1[0..7] ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|ram_rtl_0 ; RAM  ;
; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|readData_2[0..7] ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|ram_rtl_1 ; RAM  ;
; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|readData_1[0..7] ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|ram_rtl_0 ; RAM  ;
; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|readData_2[0..7] ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|ram_rtl_1 ; RAM  ;
; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|readData_1[0..7] ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|ram_rtl_0 ; RAM  ;
; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|readData_2[0..7] ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|ram_rtl_1 ; RAM  ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |single_cycle_BRAM_top|eight_TC:eight_TC|prescaler:prescaler|ctr1024[2]                                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |single_cycle_BRAM_top|eight_TC:eight_TC|TOP[5]                                                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |single_cycle_BRAM_top|eight_TC:eight_TC|TCNT0[7]                                                                  ;
; 10:1               ; 30 bits   ; 180 LEs       ; 150 LEs              ; 30 LEs                 ; Yes        ; |single_cycle_BRAM_top|single_cycle_core:core|fetch_issue:FI|PC_reg[16]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |single_cycle_BRAM_top|eight_TC:eight_TC|OCR0A[7]                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |single_cycle_BRAM_top|single_cycle_core:core|memory_issue:MI|memory_data[29]                                      ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |single_cycle_BRAM_top|single_cycle_core:core|execution_unit:EX|operand_A[12]                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |single_cycle_BRAM_top|single_cycle_core:core|memory_receive:MR|ShiftRight0                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |single_cycle_BRAM_top|single_cycle_core:core|decode_unit:ID|extend_imm[0]                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |single_cycle_BRAM_top|single_cycle_core:core|execution_unit:EX|operand_A[1]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |single_cycle_BRAM_top|single_cycle_core:core|memory_issue:MI|memory_data[16]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |single_cycle_BRAM_top|single_cycle_core:core|memory_issue:MI|memory_data[12]                                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |single_cycle_BRAM_top|single_cycle_core:core|decode_unit:ID|regFile:registers|register_file                       ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |single_cycle_BRAM_top|single_cycle_core:core|decode_unit:ID|regFile:registers|register_file                       ;
; 20:1               ; 7 bits    ; 91 LEs        ; 49 LEs               ; 42 LEs                 ; No         ; |single_cycle_BRAM_top|single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[21]                              ;
; 19:1               ; 8 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; No         ; |single_cycle_BRAM_top|single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[10]                              ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |single_cycle_BRAM_top|single_cycle_core:core|decode_unit:ID|regFile:registers|register_file                       ;
; 21:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |single_cycle_BRAM_top|single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[27]                              ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; No         ; |single_cycle_BRAM_top|single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[7]                               ;
; 22:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; No         ; |single_cycle_BRAM_top|single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[29]                              ;
; 21:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |single_cycle_BRAM_top|single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[2]                               ;
; 113:1              ; 3 bits    ; 225 LEs       ; 225 LEs              ; 0 LEs                  ; No         ; |single_cycle_BRAM_top|single_cycle_core:core|single_cycle_control_unit:CTRL|control_unit:control|ALU_operation[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_9sn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_vok1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_qon1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_glk1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_oqn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_enk1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_pqn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_fnk1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |single_cycle_BRAM_top ;
+------------------+-------+------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                       ;
+------------------+-------+------------------------------------------------------------+
; CORE             ; 0     ; Signed Integer                                             ;
; DATA_WIDTH       ; 32    ; Signed Integer                                             ;
; ADDRESS_BITS     ; 32    ; Signed Integer                                             ;
; MEM_ADDRESS_BITS ; 14    ; Signed Integer                                             ;
; SCAN_CYCLES_MIN  ; 0     ; Signed Integer                                             ;
; SCAN_CYCLES_MAX  ; 1000  ; Signed Integer                                             ;
+------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_clock:pll|altpll:altpll_component ;
+-------------------------------+-----------------------------+----------------------+
; Parameter Name                ; Value                       ; Type                 ;
+-------------------------------+-----------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped              ;
; PLL_TYPE                      ; AUTO                        ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_clock ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped              ;
; SCAN_CHAIN                    ; LONG                        ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped              ;
; LOCK_HIGH                     ; 1                           ; Untyped              ;
; LOCK_LOW                      ; 1                           ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped              ;
; SKIP_VCO                      ; OFF                         ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped              ;
; BANDWIDTH                     ; 0                           ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped              ;
; DOWN_SPREAD                   ; 0                           ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK0_DIVIDE_BY                ; 2                           ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped              ;
; DPA_DIVIDER                   ; 0                           ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped              ;
; VCO_MIN                       ; 0                           ; Untyped              ;
; VCO_MAX                       ; 0                           ; Untyped              ;
; VCO_CENTER                    ; 0                           ; Untyped              ;
; PFD_MIN                       ; 0                           ; Untyped              ;
; PFD_MAX                       ; 0                           ; Untyped              ;
; M_INITIAL                     ; 0                           ; Untyped              ;
; M                             ; 0                           ; Untyped              ;
; N                             ; 1                           ; Untyped              ;
; M2                            ; 1                           ; Untyped              ;
; N2                            ; 1                           ; Untyped              ;
; SS                            ; 1                           ; Untyped              ;
; C0_HIGH                       ; 0                           ; Untyped              ;
; C1_HIGH                       ; 0                           ; Untyped              ;
; C2_HIGH                       ; 0                           ; Untyped              ;
; C3_HIGH                       ; 0                           ; Untyped              ;
; C4_HIGH                       ; 0                           ; Untyped              ;
; C5_HIGH                       ; 0                           ; Untyped              ;
; C6_HIGH                       ; 0                           ; Untyped              ;
; C7_HIGH                       ; 0                           ; Untyped              ;
; C8_HIGH                       ; 0                           ; Untyped              ;
; C9_HIGH                       ; 0                           ; Untyped              ;
; C0_LOW                        ; 0                           ; Untyped              ;
; C1_LOW                        ; 0                           ; Untyped              ;
; C2_LOW                        ; 0                           ; Untyped              ;
; C3_LOW                        ; 0                           ; Untyped              ;
; C4_LOW                        ; 0                           ; Untyped              ;
; C5_LOW                        ; 0                           ; Untyped              ;
; C6_LOW                        ; 0                           ; Untyped              ;
; C7_LOW                        ; 0                           ; Untyped              ;
; C8_LOW                        ; 0                           ; Untyped              ;
; C9_LOW                        ; 0                           ; Untyped              ;
; C0_INITIAL                    ; 0                           ; Untyped              ;
; C1_INITIAL                    ; 0                           ; Untyped              ;
; C2_INITIAL                    ; 0                           ; Untyped              ;
; C3_INITIAL                    ; 0                           ; Untyped              ;
; C4_INITIAL                    ; 0                           ; Untyped              ;
; C5_INITIAL                    ; 0                           ; Untyped              ;
; C6_INITIAL                    ; 0                           ; Untyped              ;
; C7_INITIAL                    ; 0                           ; Untyped              ;
; C8_INITIAL                    ; 0                           ; Untyped              ;
; C9_INITIAL                    ; 0                           ; Untyped              ;
; C0_MODE                       ; BYPASS                      ; Untyped              ;
; C1_MODE                       ; BYPASS                      ; Untyped              ;
; C2_MODE                       ; BYPASS                      ; Untyped              ;
; C3_MODE                       ; BYPASS                      ; Untyped              ;
; C4_MODE                       ; BYPASS                      ; Untyped              ;
; C5_MODE                       ; BYPASS                      ; Untyped              ;
; C6_MODE                       ; BYPASS                      ; Untyped              ;
; C7_MODE                       ; BYPASS                      ; Untyped              ;
; C8_MODE                       ; BYPASS                      ; Untyped              ;
; C9_MODE                       ; BYPASS                      ; Untyped              ;
; C0_PH                         ; 0                           ; Untyped              ;
; C1_PH                         ; 0                           ; Untyped              ;
; C2_PH                         ; 0                           ; Untyped              ;
; C3_PH                         ; 0                           ; Untyped              ;
; C4_PH                         ; 0                           ; Untyped              ;
; C5_PH                         ; 0                           ; Untyped              ;
; C6_PH                         ; 0                           ; Untyped              ;
; C7_PH                         ; 0                           ; Untyped              ;
; C8_PH                         ; 0                           ; Untyped              ;
; C9_PH                         ; 0                           ; Untyped              ;
; L0_HIGH                       ; 1                           ; Untyped              ;
; L1_HIGH                       ; 1                           ; Untyped              ;
; G0_HIGH                       ; 1                           ; Untyped              ;
; G1_HIGH                       ; 1                           ; Untyped              ;
; G2_HIGH                       ; 1                           ; Untyped              ;
; G3_HIGH                       ; 1                           ; Untyped              ;
; E0_HIGH                       ; 1                           ; Untyped              ;
; E1_HIGH                       ; 1                           ; Untyped              ;
; E2_HIGH                       ; 1                           ; Untyped              ;
; E3_HIGH                       ; 1                           ; Untyped              ;
; L0_LOW                        ; 1                           ; Untyped              ;
; L1_LOW                        ; 1                           ; Untyped              ;
; G0_LOW                        ; 1                           ; Untyped              ;
; G1_LOW                        ; 1                           ; Untyped              ;
; G2_LOW                        ; 1                           ; Untyped              ;
; G3_LOW                        ; 1                           ; Untyped              ;
; E0_LOW                        ; 1                           ; Untyped              ;
; E1_LOW                        ; 1                           ; Untyped              ;
; E2_LOW                        ; 1                           ; Untyped              ;
; E3_LOW                        ; 1                           ; Untyped              ;
; L0_INITIAL                    ; 1                           ; Untyped              ;
; L1_INITIAL                    ; 1                           ; Untyped              ;
; G0_INITIAL                    ; 1                           ; Untyped              ;
; G1_INITIAL                    ; 1                           ; Untyped              ;
; G2_INITIAL                    ; 1                           ; Untyped              ;
; G3_INITIAL                    ; 1                           ; Untyped              ;
; E0_INITIAL                    ; 1                           ; Untyped              ;
; E1_INITIAL                    ; 1                           ; Untyped              ;
; E2_INITIAL                    ; 1                           ; Untyped              ;
; E3_INITIAL                    ; 1                           ; Untyped              ;
; L0_MODE                       ; BYPASS                      ; Untyped              ;
; L1_MODE                       ; BYPASS                      ; Untyped              ;
; G0_MODE                       ; BYPASS                      ; Untyped              ;
; G1_MODE                       ; BYPASS                      ; Untyped              ;
; G2_MODE                       ; BYPASS                      ; Untyped              ;
; G3_MODE                       ; BYPASS                      ; Untyped              ;
; E0_MODE                       ; BYPASS                      ; Untyped              ;
; E1_MODE                       ; BYPASS                      ; Untyped              ;
; E2_MODE                       ; BYPASS                      ; Untyped              ;
; E3_MODE                       ; BYPASS                      ; Untyped              ;
; L0_PH                         ; 0                           ; Untyped              ;
; L1_PH                         ; 0                           ; Untyped              ;
; G0_PH                         ; 0                           ; Untyped              ;
; G1_PH                         ; 0                           ; Untyped              ;
; G2_PH                         ; 0                           ; Untyped              ;
; G3_PH                         ; 0                           ; Untyped              ;
; E0_PH                         ; 0                           ; Untyped              ;
; E1_PH                         ; 0                           ; Untyped              ;
; E2_PH                         ; 0                           ; Untyped              ;
; E3_PH                         ; 0                           ; Untyped              ;
; M_PH                          ; 0                           ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped              ;
; CLK0_COUNTER                  ; G0                          ; Untyped              ;
; CLK1_COUNTER                  ; G0                          ; Untyped              ;
; CLK2_COUNTER                  ; G0                          ; Untyped              ;
; CLK3_COUNTER                  ; G0                          ; Untyped              ;
; CLK4_COUNTER                  ; G0                          ; Untyped              ;
; CLK5_COUNTER                  ; G0                          ; Untyped              ;
; CLK6_COUNTER                  ; E0                          ; Untyped              ;
; CLK7_COUNTER                  ; E1                          ; Untyped              ;
; CLK8_COUNTER                  ; E2                          ; Untyped              ;
; CLK9_COUNTER                  ; E3                          ; Untyped              ;
; L0_TIME_DELAY                 ; 0                           ; Untyped              ;
; L1_TIME_DELAY                 ; 0                           ; Untyped              ;
; G0_TIME_DELAY                 ; 0                           ; Untyped              ;
; G1_TIME_DELAY                 ; 0                           ; Untyped              ;
; G2_TIME_DELAY                 ; 0                           ; Untyped              ;
; G3_TIME_DELAY                 ; 0                           ; Untyped              ;
; E0_TIME_DELAY                 ; 0                           ; Untyped              ;
; E1_TIME_DELAY                 ; 0                           ; Untyped              ;
; E2_TIME_DELAY                 ; 0                           ; Untyped              ;
; E3_TIME_DELAY                 ; 0                           ; Untyped              ;
; M_TIME_DELAY                  ; 0                           ; Untyped              ;
; N_TIME_DELAY                  ; 0                           ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped              ;
; ENABLE0_COUNTER               ; L0                          ; Untyped              ;
; ENABLE1_COUNTER               ; L0                          ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped              ;
; LOOP_FILTER_C                 ; 5                           ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped              ;
; VCO_POST_SCALE                ; 0                           ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped              ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped              ;
; M_TEST_SOURCE                 ; 5                           ; Untyped              ;
; C0_TEST_SOURCE                ; 5                           ; Untyped              ;
; C1_TEST_SOURCE                ; 5                           ; Untyped              ;
; C2_TEST_SOURCE                ; 5                           ; Untyped              ;
; C3_TEST_SOURCE                ; 5                           ; Untyped              ;
; C4_TEST_SOURCE                ; 5                           ; Untyped              ;
; C5_TEST_SOURCE                ; 5                           ; Untyped              ;
; C6_TEST_SOURCE                ; 5                           ; Untyped              ;
; C7_TEST_SOURCE                ; 5                           ; Untyped              ;
; C8_TEST_SOURCE                ; 5                           ; Untyped              ;
; C9_TEST_SOURCE                ; 5                           ; Untyped              ;
; CBXI_PARAMETER                ; pll_clock_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped              ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_core:core  ;
+-----------------+----------------------------------+-----------------+
; Parameter Name  ; Value                            ; Type            ;
+-----------------+----------------------------------+-----------------+
; CORE            ; 0                                ; Signed Integer  ;
; RESET_PC        ; 00000000000000000000000000000000 ; Unsigned Binary ;
; DATA_WIDTH      ; 32                               ; Signed Integer  ;
; ADDRESS_BITS    ; 32                               ; Signed Integer  ;
; NUM_BYTES       ; 4                                ; Signed Integer  ;
; SCAN_CYCLES_MIN ; 0                                ; Signed Integer  ;
; SCAN_CYCLES_MAX ; 1000                             ; Signed Integer  ;
+-----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_core:core|fetch_issue:FI ;
+-----------------+----------------------------------+-------------------------------+
; Parameter Name  ; Value                            ; Type                          ;
+-----------------+----------------------------------+-------------------------------+
; CORE            ; 0                                ; Signed Integer                ;
; RESET_PC        ; 00000000000000000000000000000000 ; Unsigned Binary               ;
; ADDRESS_BITS    ; 32                               ; Signed Integer                ;
; SCAN_CYCLES_MIN ; 0                                ; Signed Integer                ;
; SCAN_CYCLES_MAX ; 1000                             ; Signed Integer                ;
+-----------------+----------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_core:core|fetch_receive:FR ;
+-----------------+-------+------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                       ;
+-----------------+-------+------------------------------------------------------------+
; DATA_WIDTH      ; 32    ; Signed Integer                                             ;
; SCAN_CYCLES_MIN ; 0     ; Signed Integer                                             ;
; SCAN_CYCLES_MAX ; 1000  ; Signed Integer                                             ;
+-----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_core:core|decode_unit:ID ;
+-----------------+-------+----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                     ;
+-----------------+-------+----------------------------------------------------------+
; CORE            ; 0     ; Signed Integer                                           ;
; ADDRESS_BITS    ; 32    ; Signed Integer                                           ;
; SCAN_CYCLES_MIN ; 0     ; Signed Integer                                           ;
; SCAN_CYCLES_MAX ; 1000  ; Signed Integer                                           ;
+-----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_core:core|decode_unit:ID|regFile:registers ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; REG_DATA_WIDTH ; 32    ; Signed Integer                                                              ;
; REG_SEL_BITS   ; 5     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_core:core|single_cycle_control_unit:CTRL ;
+-----------------+-------+--------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------+
; CORE            ; 0     ; Signed Integer                                                           ;
; ADDRESS_BITS    ; 32    ; Signed Integer                                                           ;
; NUM_BYTES       ; 4     ; Signed Integer                                                           ;
; LOG2_NUM_BYTES  ; 2     ; Signed Integer                                                           ;
; SCAN_CYCLES_MIN ; 0     ; Signed Integer                                                           ;
; SCAN_CYCLES_MAX ; 1000  ; Signed Integer                                                           ;
+-----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_core:core|single_cycle_control_unit:CTRL|hazard_detection_unit:hazard_unit ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
; CORE            ; 0     ; Signed Integer                                                                                             ;
; ADDRESS_BITS    ; 32    ; Signed Integer                                                                                             ;
; SCAN_CYCLES_MIN ; 0     ; Signed Integer                                                                                             ;
; SCAN_CYCLES_MAX ; 1000  ; Signed Integer                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_core:core|single_cycle_control_unit:CTRL|control_unit:control ;
+-----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------+
; CORE            ; 0     ; Signed Integer                                                                                ;
; ADDRESS_BITS    ; 32    ; Signed Integer                                                                                ;
; NUM_BYTES       ; 4     ; Signed Integer                                                                                ;
; LOG2_NUM_BYTES  ; 2     ; Signed Integer                                                                                ;
; SCAN_CYCLES_MIN ; 0     ; Signed Integer                                                                                ;
; SCAN_CYCLES_MAX ; 1000  ; Signed Integer                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_core:core|execution_unit:EX ;
+-----------------+-------+-------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                        ;
+-----------------+-------+-------------------------------------------------------------+
; CORE            ; 0     ; Signed Integer                                              ;
; DATA_WIDTH      ; 32    ; Signed Integer                                              ;
; ADDRESS_BITS    ; 32    ; Signed Integer                                              ;
; SCAN_CYCLES_MIN ; 0     ; Signed Integer                                              ;
; SCAN_CYCLES_MAX ; 1000  ; Signed Integer                                              ;
+-----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_core:core|execution_unit:EX|ALU:EU ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_core:core|memory_issue:MI ;
+-----------------+-------+-----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                      ;
+-----------------+-------+-----------------------------------------------------------+
; CORE            ; 0     ; Signed Integer                                            ;
; DATA_WIDTH      ; 32    ; Signed Integer                                            ;
; ADDRESS_BITS    ; 32    ; Signed Integer                                            ;
; NUM_BYTES       ; 4     ; Signed Integer                                            ;
; LOG2_NUM_BYTES  ; 2     ; Signed Integer                                            ;
; SCAN_CYCLES_MIN ; 0     ; Signed Integer                                            ;
; SCAN_CYCLES_MAX ; 1000  ; Signed Integer                                            ;
+-----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_core:core|memory_receive:MR ;
+-----------------+-------+-------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                        ;
+-----------------+-------+-------------------------------------------------------------+
; CORE            ; 0     ; Signed Integer                                              ;
; DATA_WIDTH      ; 32    ; Signed Integer                                              ;
; ADDRESS_BITS    ; 32    ; Signed Integer                                              ;
; NUM_BYTES       ; 4     ; Signed Integer                                              ;
; LOG2_NUM_BYTES  ; 2     ; Signed Integer                                              ;
; SCAN_CYCLES_MIN ; 0     ; Signed Integer                                              ;
; SCAN_CYCLES_MAX ; 1000  ; Signed Integer                                              ;
+-----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_cycle_core:core|writeback_unit:WB ;
+-----------------+-------+-------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                        ;
+-----------------+-------+-------------------------------------------------------------+
; CORE            ; 0     ; Signed Integer                                              ;
; DATA_WIDTH      ; 32    ; Signed Integer                                              ;
; SCAN_CYCLES_MIN ; 0     ; Signed Integer                                              ;
; SCAN_CYCLES_MAX ; 1000  ; Signed Integer                                              ;
+-----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_interface:mem_interface ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                     ;
; ADDRESS_BITS   ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_port_BRAM_memory_subsystem:memory ;
+------------------+-------+----------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                     ;
+------------------+-------+----------------------------------------------------------+
; DATA_WIDTH       ; 32    ; Signed Integer                                           ;
; ADDRESS_BITS     ; 32    ; Signed Integer                                           ;
; MEM_ADDRESS_BITS ; 14    ; Signed Integer                                           ;
; SCAN_CYCLES_MIN  ; 0     ; Signed Integer                                           ;
; SCAN_CYCLES_MAX  ; 1000  ; Signed Integer                                           ;
+------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory ;
+-----------------+---------------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value         ; Type                                                                            ;
+-----------------+---------------+---------------------------------------------------------------------------------+
; CORE            ; 0             ; Signed Integer                                                                  ;
; DATA_WIDTH      ; 32            ; Signed Integer                                                                  ;
; ADDR_WIDTH      ; 12            ; Signed Integer                                                                  ;
; INIT_FILE_BASE  ; interrupt.vmh ; String                                                                          ;
; SCAN_CYCLES_MIN ; 0             ; Signed Integer                                                                  ;
; SCAN_CYCLES_MAX ; 1000          ; Signed Integer                                                                  ;
+-----------------+---------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte ;
+-----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value          ; Type                                                                                                                         ;
+-----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; CORE            ; 0              ; Signed Integer                                                                                                               ;
; DATA_WIDTH      ; 8              ; Signed Integer                                                                                                               ;
; ADDR_WIDTH      ; 12             ; Signed Integer                                                                                                               ;
; INIT_FILE       ; 0interrupt.vmh ; String                                                                                                                       ;
; SCAN_CYCLES_MIN ; 0              ; Signed Integer                                                                                                               ;
; SCAN_CYCLES_MAX ; 1000           ; Signed Integer                                                                                                               ;
+-----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte ;
+-----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value          ; Type                                                                                                                         ;
+-----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; CORE            ; 0              ; Signed Integer                                                                                                               ;
; DATA_WIDTH      ; 8              ; Signed Integer                                                                                                               ;
; ADDR_WIDTH      ; 12             ; Signed Integer                                                                                                               ;
; INIT_FILE       ; 1interrupt.vmh ; String                                                                                                                       ;
; SCAN_CYCLES_MIN ; 0              ; Signed Integer                                                                                                               ;
; SCAN_CYCLES_MAX ; 1000           ; Signed Integer                                                                                                               ;
+-----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte ;
+-----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value          ; Type                                                                                                                         ;
+-----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; CORE            ; 0              ; Signed Integer                                                                                                               ;
; DATA_WIDTH      ; 8              ; Signed Integer                                                                                                               ;
; ADDR_WIDTH      ; 12             ; Signed Integer                                                                                                               ;
; INIT_FILE       ; 2interrupt.vmh ; String                                                                                                                       ;
; SCAN_CYCLES_MIN ; 0              ; Signed Integer                                                                                                               ;
; SCAN_CYCLES_MAX ; 1000           ; Signed Integer                                                                                                               ;
+-----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte ;
+-----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value          ; Type                                                                                                                         ;
+-----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; CORE            ; 0              ; Signed Integer                                                                                                               ;
; DATA_WIDTH      ; 8              ; Signed Integer                                                                                                               ;
; ADDR_WIDTH      ; 12             ; Signed Integer                                                                                                               ;
; INIT_FILE       ; 3interrupt.vmh ; String                                                                                                                       ;
; SCAN_CYCLES_MIN ; 0              ; Signed Integer                                                                                                               ;
; SCAN_CYCLES_MAX ; 1000           ; Signed Integer                                                                                                               ;
+-----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eight_TC:eight_TC ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; INIT           ; 0     ; Unsigned Binary                       ;
; CNT            ; 1     ; Unsigned Binary                       ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Interrupt_Handler:Interrupt_Handler ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; ADDRESS_BITS   ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0              ;
+-------------------------------------------------+---------------------------+----------------+
; Parameter Name                                  ; Value                     ; Type           ;
+-------------------------------------------------+---------------------------+----------------+
; lpm_type                                        ; sld_signaltap             ; String         ;
; sld_node_info                                   ; 805334528                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0           ; String         ;
; SLD_IP_VERSION                                  ; 6                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                         ; Signed Integer ;
; sld_data_bits                                   ; 238                       ; Untyped        ;
; sld_trigger_bits                                ; 2                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                         ; Untyped        ;
; sld_sample_depth                                ; 8192                      ; Untyped        ;
; sld_segment_size                                ; 1                         ; Untyped        ;
; sld_ram_block_type                              ; M9K                       ; Untyped        ;
; sld_state_bits                                  ; 11                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                         ; Signed Integer ;
; sld_trigger_level                               ; 1                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                         ; Untyped        ;
; sld_ram_pipeline                                ; 2                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                      ; String         ;
; sld_inversion_mask_length                       ; 21                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000     ; Untyped        ;
; sld_power_up_trigger                            ; 0                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd ; String         ;
; sld_state_flow_use_generated                    ; 0                         ; Untyped        ;
; sld_current_resource_width                      ; 1                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 238                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                         ; Signed Integer ;
+-------------------------------------------------+---------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0 ;
+------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                         ; Type                                                                                ;
+------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                             ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                                            ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                           ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                                            ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                           ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                                                             ; Untyped                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                                     ; Untyped                                                                             ;
; WIDTH_A                            ; 8                                                             ; Untyped                                                                             ;
; WIDTHAD_A                          ; 12                                                            ; Untyped                                                                             ;
; NUMWORDS_A                         ; 4096                                                          ; Untyped                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                  ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                                          ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                                          ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                                          ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                                                          ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                                          ; Untyped                                                                             ;
; WIDTH_B                            ; 8                                                             ; Untyped                                                                             ;
; WIDTHAD_B                          ; 12                                                            ; Untyped                                                                             ;
; NUMWORDS_B                         ; 4096                                                          ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                                        ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                        ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                                        ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                                        ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                  ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                                        ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                                                          ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                                          ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                                          ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                                          ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                                          ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                                          ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                                             ; Untyped                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                                             ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                                          ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                                                             ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                          ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                          ; Untyped                                                                             ;
; INIT_FILE                          ; db/single_cycle_BRAM_top.ram0_dual_port_BRAM_9345fbd8.hdl.mif ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                        ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                                             ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                               ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                                                         ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                         ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                                             ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                  ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_9sn1                                               ; Untyped                                                                             ;
+------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1 ;
+------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                         ; Type                                                                                ;
+------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                             ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                                            ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                           ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                                            ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                           ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                                                             ; Untyped                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                                     ; Untyped                                                                             ;
; WIDTH_A                            ; 8                                                             ; Untyped                                                                             ;
; WIDTHAD_A                          ; 12                                                            ; Untyped                                                                             ;
; NUMWORDS_A                         ; 4096                                                          ; Untyped                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                  ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                                          ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                                          ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                                          ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                                                          ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                                          ; Untyped                                                                             ;
; WIDTH_B                            ; 8                                                             ; Untyped                                                                             ;
; WIDTHAD_B                          ; 12                                                            ; Untyped                                                                             ;
; NUMWORDS_B                         ; 4096                                                          ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                                        ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                        ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                                        ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                                        ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                  ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                                        ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                                                          ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                                          ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                                          ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                                          ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                                          ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                                          ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                                             ; Untyped                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                                             ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                                          ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                                                             ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                          ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                          ; Untyped                                                                             ;
; INIT_FILE                          ; db/single_cycle_BRAM_top.ram0_dual_port_BRAM_9345fbd8.hdl.mif ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                        ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                                             ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                               ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                                                         ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                         ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                                             ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                  ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_vok1                                               ; Untyped                                                                             ;
+------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0 ;
+------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                         ; Type                                                                                ;
+------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                             ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                                            ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                           ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                                            ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                           ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                                                             ; Untyped                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                                     ; Untyped                                                                             ;
; WIDTH_A                            ; 8                                                             ; Untyped                                                                             ;
; WIDTHAD_A                          ; 12                                                            ; Untyped                                                                             ;
; NUMWORDS_A                         ; 4096                                                          ; Untyped                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                  ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                                          ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                                          ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                                          ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                                                          ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                                          ; Untyped                                                                             ;
; WIDTH_B                            ; 8                                                             ; Untyped                                                                             ;
; WIDTHAD_B                          ; 12                                                            ; Untyped                                                                             ;
; NUMWORDS_B                         ; 4096                                                          ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                                        ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                        ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                                        ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                                        ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                  ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                                        ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                                                          ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                                          ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                                          ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                                          ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                                          ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                                          ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                                             ; Untyped                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                                             ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                                          ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                                                             ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                          ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                          ; Untyped                                                                             ;
; INIT_FILE                          ; db/single_cycle_BRAM_top.ram0_dual_port_BRAM_2133708b.hdl.mif ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                        ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                                             ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                               ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                                                         ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                         ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                                             ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                  ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_qon1                                               ; Untyped                                                                             ;
+------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1 ;
+------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                         ; Type                                                                                ;
+------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                             ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                                            ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                           ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                                            ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                           ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                                                             ; Untyped                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                                     ; Untyped                                                                             ;
; WIDTH_A                            ; 8                                                             ; Untyped                                                                             ;
; WIDTHAD_A                          ; 12                                                            ; Untyped                                                                             ;
; NUMWORDS_A                         ; 4096                                                          ; Untyped                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                  ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                                          ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                                          ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                                          ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                                                          ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                                          ; Untyped                                                                             ;
; WIDTH_B                            ; 8                                                             ; Untyped                                                                             ;
; WIDTHAD_B                          ; 12                                                            ; Untyped                                                                             ;
; NUMWORDS_B                         ; 4096                                                          ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                                        ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                        ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                                        ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                                        ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                  ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                                        ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                                                          ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                                          ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                                          ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                                          ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                                          ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                                          ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                                             ; Untyped                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                                             ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                                          ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                                                             ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                          ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                          ; Untyped                                                                             ;
; INIT_FILE                          ; db/single_cycle_BRAM_top.ram0_dual_port_BRAM_2133708b.hdl.mif ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                        ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                                             ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                               ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                                                         ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                         ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                                             ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                  ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_glk1                                               ; Untyped                                                                             ;
+------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0 ;
+------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                         ; Type                                                                                ;
+------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                             ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                                            ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                           ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                                            ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                           ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                                                             ; Untyped                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                                     ; Untyped                                                                             ;
; WIDTH_A                            ; 8                                                             ; Untyped                                                                             ;
; WIDTHAD_A                          ; 12                                                            ; Untyped                                                                             ;
; NUMWORDS_A                         ; 4096                                                          ; Untyped                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                  ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                                          ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                                          ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                                          ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                                                          ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                                          ; Untyped                                                                             ;
; WIDTH_B                            ; 8                                                             ; Untyped                                                                             ;
; WIDTHAD_B                          ; 12                                                            ; Untyped                                                                             ;
; NUMWORDS_B                         ; 4096                                                          ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                                        ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                        ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                                        ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                                        ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                  ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                                        ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                                                          ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                                          ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                                          ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                                          ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                                          ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                                          ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                                             ; Untyped                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                                             ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                                          ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                                                             ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                          ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                          ; Untyped                                                                             ;
; INIT_FILE                          ; db/single_cycle_BRAM_top.ram0_dual_port_BRAM_933068da.hdl.mif ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                        ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                                             ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                               ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                                                         ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                         ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                                             ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                  ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_oqn1                                               ; Untyped                                                                             ;
+------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1 ;
+------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                         ; Type                                                                                ;
+------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                             ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                                            ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                           ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                                            ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                           ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                                                             ; Untyped                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                                     ; Untyped                                                                             ;
; WIDTH_A                            ; 8                                                             ; Untyped                                                                             ;
; WIDTHAD_A                          ; 12                                                            ; Untyped                                                                             ;
; NUMWORDS_A                         ; 4096                                                          ; Untyped                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                  ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                                          ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                                          ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                                          ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                                                          ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                                          ; Untyped                                                                             ;
; WIDTH_B                            ; 8                                                             ; Untyped                                                                             ;
; WIDTHAD_B                          ; 12                                                            ; Untyped                                                                             ;
; NUMWORDS_B                         ; 4096                                                          ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                                        ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                        ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                                        ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                                        ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                  ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                                        ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                                                          ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                                          ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                                          ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                                          ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                                          ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                                          ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                                             ; Untyped                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                                             ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                                          ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                                                             ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                          ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                          ; Untyped                                                                             ;
; INIT_FILE                          ; db/single_cycle_BRAM_top.ram0_dual_port_BRAM_933068da.hdl.mif ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                        ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                                             ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                               ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                                                         ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                         ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                                             ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                  ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_enk1                                               ; Untyped                                                                             ;
+------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0 ;
+------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                         ; Type                                                                                ;
+------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                             ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                                            ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                           ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                                            ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                           ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                                                             ; Untyped                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                                     ; Untyped                                                                             ;
; WIDTH_A                            ; 8                                                             ; Untyped                                                                             ;
; WIDTHAD_A                          ; 12                                                            ; Untyped                                                                             ;
; NUMWORDS_A                         ; 4096                                                          ; Untyped                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                  ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                                          ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                                          ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                                          ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                                                          ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                                          ; Untyped                                                                             ;
; WIDTH_B                            ; 8                                                             ; Untyped                                                                             ;
; WIDTHAD_B                          ; 12                                                            ; Untyped                                                                             ;
; NUMWORDS_B                         ; 4096                                                          ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                                        ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                        ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                                        ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                                        ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                  ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                                        ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                                                          ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                                          ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                                          ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                                          ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                                          ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                                          ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                                             ; Untyped                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                                             ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                                          ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                                                             ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                          ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                          ; Untyped                                                                             ;
; INIT_FILE                          ; db/single_cycle_BRAM_top.ram0_dual_port_BRAM_16685a8b.hdl.mif ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                        ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                                             ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                               ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                                                         ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                         ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                                             ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                  ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_pqn1                                               ; Untyped                                                                             ;
+------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1 ;
+------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                         ; Type                                                                                ;
+------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                             ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                                            ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                           ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                                            ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                           ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                                                             ; Untyped                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                                     ; Untyped                                                                             ;
; WIDTH_A                            ; 8                                                             ; Untyped                                                                             ;
; WIDTHAD_A                          ; 12                                                            ; Untyped                                                                             ;
; NUMWORDS_A                         ; 4096                                                          ; Untyped                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                  ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                                          ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                                          ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                                          ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                                                          ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                                          ; Untyped                                                                             ;
; WIDTH_B                            ; 8                                                             ; Untyped                                                                             ;
; WIDTHAD_B                          ; 12                                                            ; Untyped                                                                             ;
; NUMWORDS_B                         ; 4096                                                          ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                                        ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                        ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                                        ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                                        ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                  ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                                        ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                                                          ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                                          ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                                          ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                                          ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                                          ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                                          ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                                             ; Untyped                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                                             ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                                          ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                                                             ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                          ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                          ; Untyped                                                                             ;
; INIT_FILE                          ; db/single_cycle_BRAM_top.ram0_dual_port_BRAM_16685a8b.hdl.mif ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                        ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                                             ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                        ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                               ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                                                         ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                         ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                                             ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                  ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_fnk1                                               ; Untyped                                                                             ;
+------------------------------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; pll_clock:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                                                                                       ;
; Entity Instance                           ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                ;
; Entity Instance                           ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                               ;
; Entity Instance                           ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                ;
; Entity Instance                           ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                               ;
; Entity Instance                           ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                ;
; Entity Instance                           ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                               ;
; Entity Instance                           ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                ;
; Entity Instance                           ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eight_TC:eight_TC"                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; T0   ; Input  ; Info     ; Stuck at GND                                                                        ;
; OC0B ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PORT:EIMSK_PORT"                                                                                   ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; PORT_data_out[7..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory" ;
+-------------------+-------+----------+-----------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                   ;
+-------------------+-------+----------+-----------------------------------------------------------+
; writeEnable_1     ; Input ; Info     ; Stuck at GND                                              ;
; writeByteEnable_1 ; Input ; Info     ; Stuck at GND                                              ;
; writeData_1       ; Input ; Info     ; Stuck at GND                                              ;
+-------------------+-------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "single_cycle_core:core|single_cycle_control_unit:CTRL|control_unit:control" ;
+------------------+-------+----------+------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                          ;
+------------------+-------+----------+------------------------------------------------------------------+
; true_data_hazard ; Input ; Info     ; Stuck at GND                                                     ;
+------------------+-------+----------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "single_cycle_core:core|single_cycle_control_unit:CTRL|hazard_detection_unit:hazard_unit" ;
+---------------+-------+----------+----------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                          ;
+---------------+-------+----------+----------------------------------------------------------------------------------+
; issue_request ; Input ; Info     ; Stuck at VCC                                                                     ;
+---------------+-------+----------+----------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "single_cycle_core:core" ;
+-----------------+-------+----------+---------------+
; Port            ; Type  ; Severity ; Details       ;
+-----------------+-------+----------+---------------+
; program_address ; Input ; Info     ; Stuck at GND  ;
+-----------------+-------+----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 2                   ; 238              ; 8192         ; 8192     ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 257                         ;
; cycloneiii_ff         ; 1273                        ;
;     CLR               ; 79                          ;
;     ENA               ; 1028                        ;
;     ENA CLR           ; 50                          ;
;     ENA CLR SCLR      ; 8                           ;
;     ENA SCLR          ; 2                           ;
;     ENA SCLR SLD      ; 30                          ;
;     SCLR              ; 10                          ;
;     plain             ; 66                          ;
; cycloneiii_lcell_comb ; 3063                        ;
;     arith             ; 259                         ;
;         2 data inputs ; 69                          ;
;         3 data inputs ; 190                         ;
;     normal            ; 2804                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 146                         ;
;         3 data inputs ; 360                         ;
;         4 data inputs ; 2292                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 28.00                       ;
; Average LUT depth     ; 21.08                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                                   ; Details ;
+-----------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Interrupt_Handler:Interrupt_Handler|I_request             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_request~0_wirecell                                                                                                                                                                ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|I_request             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I_request~0_wirecell                                                                                                                                                                ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_interrupt_done      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_interrupt_done                                                                                                                                ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_interrupt_execute   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_interrupt_execute                                                                                                                             ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_interrupt_stall     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_interrupt_stall                                                                                                                               ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[0]                                                                                                                                  ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[10]                                                                                                                                 ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[11]                                                                                                                                 ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[12]                                                                                                                                 ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[13]                                                                                                                                 ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[14]                                                                                                                                 ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[15]                                                                                                                                 ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[16]                                                                                                                                 ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[17]                                                                                                                                 ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[18]                                                                                                                                 ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[19]                                                                                                                                 ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[1]                                                                                                                                  ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[20]                                                                                                                                 ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[21]                                                                                                                                 ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[22]                                                                                                                                 ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[23]                                                                                                                                 ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[24]                                                                                                                                 ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[25]                                                                                                                                 ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[26]                                                                                                                                 ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[27]                                                                                                                                 ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[28]                                                                                                                                 ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[29]                                                                                                                                 ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[2]                                                                                                                                  ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[30]                                                                                                                                 ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[31]                                                                                                                                 ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[3]                                                                                                                                  ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[4]                                                                                                                                  ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[5]                                                                                                                                  ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[6]                                                                                                                                  ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[7]                                                                                                                                  ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[8]                                                                                                                                  ; N/A     ;
; Interrupt_Handler:Interrupt_Handler|O_target_PC[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Interrupt_Handler:Interrupt_Handler|O_target_PC[9]                                                                                                                                  ; N/A     ;
; PC[0]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[0]                                                                                                                         ; N/A     ;
; PC[10]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[10]                                                                                                                        ; N/A     ;
; PC[11]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[11]                                                                                                                        ; N/A     ;
; PC[12]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[12]                                                                                                                        ; N/A     ;
; PC[13]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[13]                                                                                                                        ; N/A     ;
; PC[14]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[14]                                                                                                                        ; N/A     ;
; PC[15]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[15]                                                                                                                        ; N/A     ;
; PC[16]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[16]                                                                                                                        ; N/A     ;
; PC[17]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[17]                                                                                                                        ; N/A     ;
; PC[18]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[18]                                                                                                                        ; N/A     ;
; PC[19]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[19]                                                                                                                        ; N/A     ;
; PC[1]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[1]                                                                                                                         ; N/A     ;
; PC[20]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[20]                                                                                                                        ; N/A     ;
; PC[21]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[21]                                                                                                                        ; N/A     ;
; PC[22]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[22]                                                                                                                        ; N/A     ;
; PC[23]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[23]                                                                                                                        ; N/A     ;
; PC[24]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[24]                                                                                                                        ; N/A     ;
; PC[25]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[25]                                                                                                                        ; N/A     ;
; PC[26]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[26]                                                                                                                        ; N/A     ;
; PC[27]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[27]                                                                                                                        ; N/A     ;
; PC[28]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[28]                                                                                                                        ; N/A     ;
; PC[29]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[29]                                                                                                                        ; N/A     ;
; PC[2]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[2]                                                                                                                         ; N/A     ;
; PC[30]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[30]                                                                                                                        ; N/A     ;
; PC[31]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[31]                                                                                                                        ; N/A     ;
; PC[3]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[3]                                                                                                                         ; N/A     ;
; PC[4]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[4]                                                                                                                         ; N/A     ;
; PC[5]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[5]                                                                                                                         ; N/A     ;
; PC[6]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[6]                                                                                                                         ; N/A     ;
; PC[7]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[7]                                                                                                                         ; N/A     ;
; PC[8]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[8]                                                                                                                         ; N/A     ;
; PC[9]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|i_mem_address_out[9]                                                                                                                         ; N/A     ;
; PIND2_in                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIND2_in                                                                                                                                                                            ; N/A     ;
; PORTB:PORTB|PORTB_data_out[5]~reg0                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PORTB:PORTB|PORTB_data_out[5]                                                                                                                                                       ; N/A     ;
; PORTD:PORTD|PORTD_data_out[5]~reg0                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PORTD:PORTD|PORTD_data_out[5]                                                                                                                                                       ; N/A     ;
; clock                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clock                                                                                                                                                                               ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[0]~1                                                                                                                             ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[10]~2                                                                                                                            ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[11]~3                                                                                                                            ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[12]~4                                                                                                                            ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[13]~5                                                                                                                            ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[14]~6                                                                                                                            ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[15]~7                                                                                                                            ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[16]~8                                                                                                                            ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[17]~10                                                                                                                           ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[18]~11                                                                                                                           ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[19]~13                                                                                                                           ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[1]~14                                                                                                                            ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[20]~15                                                                                                                           ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[21]~17                                                                                                                           ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[22]~18                                                                                                                           ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[23]~20                                                                                                                           ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[24]~22                                                                                                                           ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[25]~24                                                                                                                           ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[26]~26                                                                                                                           ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[27]~28                                                                                                                           ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[28]~30                                                                                                                           ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[29]~32                                                                                                                           ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[2]~33                                                                                                                            ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[30]~35                                                                                                                           ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[31]~37                                                                                                                           ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[3]~38                                                                                                                            ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[4]~39                                                                                                                            ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[5]~40                                                                                                                            ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[6]~41                                                                                                                            ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[7]~42                                                                                                                            ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[8]~43                                                                                                                            ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_in[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|memory_data[9]~44                                                                                                                            ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_vok1:auto_generated|ram_block1a0 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_glk1:auto_generated|ram_block1a2 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_glk1:auto_generated|ram_block1a3 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_glk1:auto_generated|ram_block1a4 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_glk1:auto_generated|ram_block1a5 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_glk1:auto_generated|ram_block1a6 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_glk1:auto_generated|ram_block1a7 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_enk1:auto_generated|ram_block1a0 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_enk1:auto_generated|ram_block1a1 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_enk1:auto_generated|ram_block1a2 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_enk1:auto_generated|ram_block1a3 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_vok1:auto_generated|ram_block1a1 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_enk1:auto_generated|ram_block1a4 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_enk1:auto_generated|ram_block1a5 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_enk1:auto_generated|ram_block1a6 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_enk1:auto_generated|ram_block1a7 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_fnk1:auto_generated|ram_block1a0 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_fnk1:auto_generated|ram_block1a1 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_fnk1:auto_generated|ram_block1a2 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_fnk1:auto_generated|ram_block1a3 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_fnk1:auto_generated|ram_block1a4 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_fnk1:auto_generated|ram_block1a5 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_vok1:auto_generated|ram_block1a2 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_fnk1:auto_generated|ram_block1a6 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_fnk1:auto_generated|ram_block1a7 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_vok1:auto_generated|ram_block1a3 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_vok1:auto_generated|ram_block1a4 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_vok1:auto_generated|ram_block1a5 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_vok1:auto_generated|ram_block1a6 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_vok1:auto_generated|ram_block1a7 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_glk1:auto_generated|ram_block1a0 ; N/A     ;
; dual_port_BRAM_memory_subsystem:memory|d_mem_data_out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1|altsyncram_glk1:auto_generated|ram_block1a1 ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[0]~175                                                                                                                   ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[10]                                                                                                                      ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[11]                                                                                                                      ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[12]                                                                                                                      ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[13]                                                                                                                      ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[14]                                                                                                                      ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[15]                                                                                                                      ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[16]~217                                                                                                                  ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[17]~232                                                                                                                  ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[18]~239                                                                                                                  ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[19]~247                                                                                                                  ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[1]~259                                                                                                                   ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[20]~266                                                                                                                  ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[21]~274                                                                                                                  ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[22]~281                                                                                                                  ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[23]~289                                                                                                                  ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[24]~299                                                                                                                  ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[25]~308                                                                                                                  ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[26]~317                                                                                                                  ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[27]~326                                                                                                                  ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[28]~341                                                                                                                  ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[29]~349                                                                                                                  ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[2]~359                                                                                                                   ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[30]~455                                                                                                                  ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[31]~373                                                                                                                  ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[3]~382                                                                                                                   ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[4]~392                                                                                                                   ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[5]~399                                                                                                                   ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[6]~406                                                                                                                   ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[7]~413                                                                                                                   ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[8]                                                                                                                       ; N/A     ;
; memory_interface:mem_interface|d_mem_address_in[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|execution_unit:EX|ALU:EU|ALU_result[9]                                                                                                                       ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[0]                                                                                                                         ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[10]                                                                                                                        ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[11]                                                                                                                        ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[12]                                                                                                                        ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[13]                                                                                                                        ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[14]                                                                                                                        ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[15]                                                                                                                        ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[16]                                                                                                                        ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[17]                                                                                                                        ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[18]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[18]                                                                                                                        ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[19]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[19]                                                                                                                        ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[1]                                                                                                                         ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[20]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[20]                                                                                                                        ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[21]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[21]                                                                                                                        ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[22]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[22]                                                                                                                        ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[23]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[23]                                                                                                                        ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[24]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[24]                                                                                                                        ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[25]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[25]                                                                                                                        ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[26]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[26]                                                                                                                        ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[27]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[27]                                                                                                                        ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[28]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[28]                                                                                                                        ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[29]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[29]                                                                                                                        ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[2]                                                                                                                         ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[30]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[30]                                                                                                                        ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[31]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[31]                                                                                                                        ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[3]                                                                                                                         ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[4]                                                                                                                         ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[5]                                                                                                                         ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[6]                                                                                                                         ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[7]                                                                                                                         ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[8]                                                                                                                         ; N/A     ;
; memory_interface:mem_interface|d_mem_address_out[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|d_mem_address_out[9]                                                                                                                         ; N/A     ;
; memory_interface:mem_interface|d_mem_byte_en[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|Equal0~0_wirecell                                                                                                                            ; N/A     ;
; memory_interface:mem_interface|d_mem_byte_en[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|Mux2~2                                                                                                                                       ; N/A     ;
; memory_interface:mem_interface|d_mem_byte_en[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|Mux1~0                                                                                                                                       ; N/A     ;
; memory_interface:mem_interface|d_mem_byte_en[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; single_cycle_core:core|memory_issue:MI|Mux0~0                                                                                                                                       ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_9sn1:auto_generated|ram_block1a0 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_qon1:auto_generated|ram_block1a2 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_qon1:auto_generated|ram_block1a3 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_qon1:auto_generated|ram_block1a4 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_qon1:auto_generated|ram_block1a5 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_qon1:auto_generated|ram_block1a6 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_qon1:auto_generated|ram_block1a7 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_oqn1:auto_generated|ram_block1a0 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_oqn1:auto_generated|ram_block1a1 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_oqn1:auto_generated|ram_block1a2 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_oqn1:auto_generated|ram_block1a3 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_9sn1:auto_generated|ram_block1a1 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_oqn1:auto_generated|ram_block1a4 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_oqn1:auto_generated|ram_block1a5 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_oqn1:auto_generated|ram_block1a6 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_oqn1:auto_generated|ram_block1a7 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_pqn1:auto_generated|ram_block1a0 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_pqn1:auto_generated|ram_block1a1 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_pqn1:auto_generated|ram_block1a2 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_pqn1:auto_generated|ram_block1a3 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_pqn1:auto_generated|ram_block1a4 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_pqn1:auto_generated|ram_block1a5 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_9sn1:auto_generated|ram_block1a2 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_pqn1:auto_generated|ram_block1a6 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_pqn1:auto_generated|ram_block1a7 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_9sn1:auto_generated|ram_block1a3 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_9sn1:auto_generated|ram_block1a4 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_9sn1:auto_generated|ram_block1a5 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_9sn1:auto_generated|ram_block1a6 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_9sn1:auto_generated|ram_block1a7 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_qon1:auto_generated|ram_block1a0 ; N/A     ;
; memory_interface:mem_interface|i_mem_data_out[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0|altsyncram_qon1:auto_generated|ram_block1a1 ; N/A     ;
; single_cycle_core:core|fetch_read                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                                 ; N/A     ;
; start                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; start                                                                                                                                                                               ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                 ; N/A     ;
; reset                                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; reset                                                                                                                                                                               ; N/A     ;
; reset                                                     ; post-fitting  ; connected ; Top                            ; post-synthesis    ; reset                                                                                                                                                                               ; N/A     ;
+-----------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Tue Apr 26 13:55:30 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle_BRAM_top -c single_cycle_BRAM_top
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file timer_prescaler.v
    Info (12023): Found entity 1: prescaler File: M:/RISC-V/quartus_project_revert_timer/timer_prescaler.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file 8bit_tc.v
    Info (12023): Found entity 1: eight_TC File: M:/RISC-V/quartus_project_revert_timer/8bit_TC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file interrupt_setup.v
    Info (12023): Found entity 1: interrupt_setup File: M:/RISC-V/quartus_project_revert_timer/interrupt_setup.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file interrupt_pint.v
    Info (12023): Found entity 1: interrupt_PINT File: M:/RISC-V/quartus_project_revert_timer/interrupt_PINT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file interrupt_int.v
    Info (12023): Found entity 1: interrupt_INT File: M:/RISC-V/quartus_project_revert_timer/interrupt_INT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file interrupt_handler.v
    Info (12023): Found entity 1: Interrupt_Handler File: M:/RISC-V/quartus_project_revert_timer/Interrupt_Handler.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file interrupt_detect.v
    Info (12023): Found entity 1: interrupt_detect File: M:/RISC-V/quartus_project_revert_timer/interrupt_detect.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dual_port_bram_byte_en.v
    Info (12023): Found entity 1: dual_port_BRAM_byte_en File: M:/RISC-V/quartus_project_revert_timer/dual_port_BRAM_byte_en.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file portd.v
    Info (12023): Found entity 1: PORTD File: M:/RISC-V/quartus_project_revert_timer/PORTD.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file portb.v
    Info (12023): Found entity 1: PORTB File: M:/RISC-V/quartus_project_revert_timer/PORTB.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file single_cycle_bram_top.v
    Info (12023): Found entity 1: single_cycle_BRAM_top File: M:/RISC-V/quartus_project_revert_timer/single_cycle_BRAM_top.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file single_cycle_core.v
    Info (12023): Found entity 1: single_cycle_core File: M:/RISC-V/quartus_project_revert_timer/single_cycle_core.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file fetch_issue.v
    Info (12023): Found entity 1: fetch_issue File: M:/RISC-V/quartus_project_revert_timer/fetch_issue.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file fetch_receive.v
    Info (12023): Found entity 1: fetch_receive File: M:/RISC-V/quartus_project_revert_timer/fetch_receive.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file decode_unit.v
    Info (12023): Found entity 1: decode_unit File: M:/RISC-V/quartus_project_revert_timer/decode_unit.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: M:/RISC-V/quartus_project_revert_timer/control_unit.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file execution_unit.v
    Info (12023): Found entity 1: execution_unit File: M:/RISC-V/quartus_project_revert_timer/execution_unit.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file memory_issue.v
    Info (12023): Found entity 1: memory_issue File: M:/RISC-V/quartus_project_revert_timer/memory_issue.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file memory_receive.v
    Info (12023): Found entity 1: memory_receive File: M:/RISC-V/quartus_project_revert_timer/memory_receive.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file writeback_unit.v
    Info (12023): Found entity 1: writeback_unit File: M:/RISC-V/quartus_project_revert_timer/writeback_unit.v Line: 23
Warning (10335): Unrecognized synthesis attribute "ram_style" at regFile.v(39) File: M:/RISC-V/quartus_project_revert_timer/regFile.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regFile File: M:/RISC-V/quartus_project_revert_timer/regFile.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: M:/RISC-V/quartus_project_revert_timer/ALU.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file hazard_detection_unit.v
    Info (12023): Found entity 1: hazard_detection_unit File: M:/RISC-V/quartus_project_revert_timer/hazard_detection_unit.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file memory_interface.v
    Info (12023): Found entity 1: memory_interface File: M:/RISC-V/quartus_project_revert_timer/memory_interface.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file dual_port_bram_memory_subsystem.v
    Info (12023): Found entity 1: dual_port_BRAM_memory_subsystem File: M:/RISC-V/quartus_project_revert_timer/dual_port_BRAM_memory_subsystem.v Line: 23
Warning (10335): Unrecognized synthesis attribute "ram_style" at dual_port_BRAM.v(56) File: M:/RISC-V/quartus_project_revert_timer/dual_port_BRAM.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file dual_port_bram.v
    Info (12023): Found entity 1: dual_port_BRAM File: M:/RISC-V/quartus_project_revert_timer/dual_port_BRAM.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file single_cycle_control_unit.v
    Info (12023): Found entity 1: single_cycle_control_unit File: M:/RISC-V/quartus_project_revert_timer/single_cycle_control_unit.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file port.v
    Info (12023): Found entity 1: PORT File: M:/RISC-V/quartus_project_revert_timer/PORT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll_clock.v
    Info (12023): Found entity 1: pll_clock File: M:/RISC-V/quartus_project_revert_timer/pll_clock.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file debouncer.v
    Info (12023): Found entity 1: debouncer File: M:/RISC-V/quartus_project_revert_timer/debouncer.v Line: 1
Info (12127): Elaborating entity "single_cycle_BRAM_top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at single_cycle_BRAM_top.v(101): truncated value with size 32 to match size of target (8) File: M:/RISC-V/quartus_project_revert_timer/single_cycle_BRAM_top.v Line: 101
Info (12128): Elaborating entity "pll_clock" for hierarchy "pll_clock:pll" File: M:/RISC-V/quartus_project_revert_timer/single_cycle_BRAM_top.v Line: 111
Info (12128): Elaborating entity "altpll" for hierarchy "pll_clock:pll|altpll:altpll_component" File: M:/RISC-V/quartus_project_revert_timer/pll_clock.v Line: 100
Info (12130): Elaborated megafunction instantiation "pll_clock:pll|altpll:altpll_component" File: M:/RISC-V/quartus_project_revert_timer/pll_clock.v Line: 100
Info (12133): Instantiated megafunction "pll_clock:pll|altpll:altpll_component" with the following parameter: File: M:/RISC-V/quartus_project_revert_timer/pll_clock.v Line: 100
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clock_altpll.v
    Info (12023): Found entity 1: pll_clock_altpll File: M:/RISC-V/quartus_project_revert_timer/db/pll_clock_altpll.v Line: 30
Info (12128): Elaborating entity "pll_clock_altpll" for hierarchy "pll_clock:pll|altpll:altpll_component|pll_clock_altpll:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "single_cycle_core" for hierarchy "single_cycle_core:core" File: M:/RISC-V/quartus_project_revert_timer/single_cycle_BRAM_top.v Line: 149
Info (12128): Elaborating entity "fetch_issue" for hierarchy "single_cycle_core:core|fetch_issue:FI" File: M:/RISC-V/quartus_project_revert_timer/single_cycle_core.v Line: 136
Info (12128): Elaborating entity "fetch_receive" for hierarchy "single_cycle_core:core|fetch_receive:FR" File: M:/RISC-V/quartus_project_revert_timer/single_cycle_core.v Line: 150
Info (12128): Elaborating entity "decode_unit" for hierarchy "single_cycle_core:core|decode_unit:ID" File: M:/RISC-V/quartus_project_revert_timer/single_cycle_core.v Line: 181
Info (12128): Elaborating entity "regFile" for hierarchy "single_cycle_core:core|decode_unit:ID|regFile:registers" File: M:/RISC-V/quartus_project_revert_timer/decode_unit.v Line: 125
Info (12128): Elaborating entity "single_cycle_control_unit" for hierarchy "single_cycle_core:core|single_cycle_control_unit:CTRL" File: M:/RISC-V/quartus_project_revert_timer/single_cycle_core.v Line: 243
Info (12128): Elaborating entity "hazard_detection_unit" for hierarchy "single_cycle_core:core|single_cycle_control_unit:CTRL|hazard_detection_unit:hazard_unit" File: M:/RISC-V/quartus_project_revert_timer/single_cycle_control_unit.v Line: 141
Info (12128): Elaborating entity "control_unit" for hierarchy "single_cycle_core:core|single_cycle_control_unit:CTRL|control_unit:control" File: M:/RISC-V/quartus_project_revert_timer/single_cycle_control_unit.v Line: 193
Info (12128): Elaborating entity "execution_unit" for hierarchy "single_cycle_core:core|execution_unit:EX" File: M:/RISC-V/quartus_project_revert_timer/single_cycle_core.v Line: 270
Info (12128): Elaborating entity "ALU" for hierarchy "single_cycle_core:core|execution_unit:EX|ALU:EU" File: M:/RISC-V/quartus_project_revert_timer/execution_unit.v Line: 72
Info (12128): Elaborating entity "memory_issue" for hierarchy "single_cycle_core:core|memory_issue:MI" File: M:/RISC-V/quartus_project_revert_timer/single_cycle_core.v Line: 298
Info (12128): Elaborating entity "memory_receive" for hierarchy "single_cycle_core:core|memory_receive:MR" File: M:/RISC-V/quartus_project_revert_timer/single_cycle_core.v Line: 319
Info (12128): Elaborating entity "writeback_unit" for hierarchy "single_cycle_core:core|writeback_unit:WB" File: M:/RISC-V/quartus_project_revert_timer/single_cycle_core.v Line: 343
Info (12128): Elaborating entity "memory_interface" for hierarchy "memory_interface:mem_interface" File: M:/RISC-V/quartus_project_revert_timer/single_cycle_BRAM_top.v Line: 192
Info (12128): Elaborating entity "dual_port_BRAM_memory_subsystem" for hierarchy "dual_port_BRAM_memory_subsystem:memory" File: M:/RISC-V/quartus_project_revert_timer/single_cycle_BRAM_top.v Line: 223
Info (12128): Elaborating entity "dual_port_BRAM_byte_en" for hierarchy "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory" File: M:/RISC-V/quartus_project_revert_timer/dual_port_BRAM_memory_subsystem.v Line: 91
Info (12128): Elaborating entity "dual_port_BRAM" for hierarchy "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte" File: M:/RISC-V/quartus_project_revert_timer/dual_port_BRAM_byte_en.v Line: 90
Warning (10850): Verilog HDL warning at dual_port_BRAM.v(70): number of words (252) in memory file does not match the number of elements in the address range [0:4095] File: M:/RISC-V/quartus_project_revert_timer/dual_port_BRAM.v Line: 70
Info (12128): Elaborating entity "dual_port_BRAM" for hierarchy "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte" File: M:/RISC-V/quartus_project_revert_timer/dual_port_BRAM_byte_en.v Line: 90
Warning (10850): Verilog HDL warning at dual_port_BRAM.v(70): number of words (252) in memory file does not match the number of elements in the address range [0:4095] File: M:/RISC-V/quartus_project_revert_timer/dual_port_BRAM.v Line: 70
Info (12128): Elaborating entity "dual_port_BRAM" for hierarchy "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte" File: M:/RISC-V/quartus_project_revert_timer/dual_port_BRAM_byte_en.v Line: 90
Warning (10850): Verilog HDL warning at dual_port_BRAM.v(70): number of words (252) in memory file does not match the number of elements in the address range [0:4095] File: M:/RISC-V/quartus_project_revert_timer/dual_port_BRAM.v Line: 70
Info (12128): Elaborating entity "dual_port_BRAM" for hierarchy "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte" File: M:/RISC-V/quartus_project_revert_timer/dual_port_BRAM_byte_en.v Line: 90
Warning (10850): Verilog HDL warning at dual_port_BRAM.v(70): number of words (252) in memory file does not match the number of elements in the address range [0:4095] File: M:/RISC-V/quartus_project_revert_timer/dual_port_BRAM.v Line: 70
Info (12128): Elaborating entity "PORTB" for hierarchy "PORTB:PORTB" File: M:/RISC-V/quartus_project_revert_timer/single_cycle_BRAM_top.v Line: 256
Info (12128): Elaborating entity "PORTD" for hierarchy "PORTD:PORTD" File: M:/RISC-V/quartus_project_revert_timer/single_cycle_BRAM_top.v Line: 264
Info (12128): Elaborating entity "PORT" for hierarchy "PORT:EIMSK_PORT" File: M:/RISC-V/quartus_project_revert_timer/single_cycle_BRAM_top.v Line: 272
Info (12128): Elaborating entity "eight_TC" for hierarchy "eight_TC:eight_TC" File: M:/RISC-V/quartus_project_revert_timer/single_cycle_BRAM_top.v Line: 287
Warning (10036): Verilog HDL or VHDL warning at 8bit_TC.v(48): object "TOV0" assigned a value but never read File: M:/RISC-V/quartus_project_revert_timer/8bit_TC.v Line: 48
Info (12128): Elaborating entity "prescaler" for hierarchy "eight_TC:eight_TC|prescaler:prescaler" File: M:/RISC-V/quartus_project_revert_timer/8bit_TC.v Line: 451
Info (12128): Elaborating entity "Interrupt_Handler" for hierarchy "Interrupt_Handler:Interrupt_Handler" File: M:/RISC-V/quartus_project_revert_timer/single_cycle_BRAM_top.v Line: 307
Info (10264): Verilog HDL Case Statement information at Interrupt_Handler.v(84): all case item expressions in this case statement are onehot File: M:/RISC-V/quartus_project_revert_timer/Interrupt_Handler.v Line: 84
Info (10264): Verilog HDL Case Statement information at Interrupt_Handler.v(138): all case item expressions in this case statement are onehot File: M:/RISC-V/quartus_project_revert_timer/Interrupt_Handler.v Line: 138
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l924.tdf
    Info (12023): Found entity 1: altsyncram_l924 File: M:/RISC-V/quartus_project_revert_timer/db/altsyncram_l924.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_dii.tdf
    Info (12023): Found entity 1: cntr_dii File: M:/RISC-V/quartus_project_revert_timer/db/cntr_dii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc File: M:/RISC-V/quartus_project_revert_timer/db/cmpr_ugc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf
    Info (12023): Found entity 1: cntr_o9j File: M:/RISC-V/quartus_project_revert_timer/db/cntr_o9j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pei.tdf
    Info (12023): Found entity 1: cntr_pei File: M:/RISC-V/quartus_project_revert_timer/db/cntr_pei.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: M:/RISC-V/quartus_project_revert_timer/db/cmpr_ogc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.04.26.13:55:52 Progress: Loading sld7f7b68ae/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7f7b68ae/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: M:/RISC-V/quartus_project_revert_timer/db/ip/sld7f7b68ae/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7f7b68ae/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: M:/RISC-V/quartus_project_revert_timer/db/ip/sld7f7b68ae/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7f7b68ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: M:/RISC-V/quartus_project_revert_timer/db/ip/sld7f7b68ae/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7f7b68ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: M:/RISC-V/quartus_project_revert_timer/db/ip/sld7f7b68ae/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7f7b68ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: M:/RISC-V/quartus_project_revert_timer/db/ip/sld7f7b68ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: M:/RISC-V/quartus_project_revert_timer/db/ip/sld7f7b68ae/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7f7b68ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: M:/RISC-V/quartus_project_revert_timer/db/ip/sld7f7b68ae/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer eight_TC:eight_TC|Mux0 File: M:/RISC-V/quartus_project_revert_timer/8bit_TC.v Line: 93
Warning (276027): Inferred dual-clock RAM node "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|ram_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|ram_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|ram_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|ram_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "single_cycle_core:core|decode_unit:ID|regFile:registers|register_file" is uninferred due to asynchronous read logic File: M:/RISC-V/quartus_project_revert_timer/regFile.v Line: 40
Info (19000): Inferred 8 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/single_cycle_BRAM_top.ram0_dual_port_BRAM_9345fbd8.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|ram_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/single_cycle_BRAM_top.ram0_dual_port_BRAM_9345fbd8.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/single_cycle_BRAM_top.ram0_dual_port_BRAM_2133708b.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|ram_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/single_cycle_BRAM_top.ram0_dual_port_BRAM_2133708b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/single_cycle_BRAM_top.ram0_dual_port_BRAM_933068da.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|ram_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/single_cycle_BRAM_top.ram0_dual_port_BRAM_933068da.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/single_cycle_BRAM_top.ram0_dual_port_BRAM_16685a8b.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|ram_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/single_cycle_BRAM_top.ram0_dual_port_BRAM_16685a8b.hdl.mif
Info (12130): Elaborated megafunction instantiation "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/single_cycle_BRAM_top.ram0_dual_port_BRAM_9345fbd8.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9sn1.tdf
    Info (12023): Found entity 1: altsyncram_9sn1 File: M:/RISC-V/quartus_project_revert_timer/db/altsyncram_9sn1.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "M:/RISC-V/quartus_project_revert_timer/db/single_cycle_BRAM_top.ram0_dual_port_BRAM_9345fbd8.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "M:/RISC-V/quartus_project_revert_timer/db/single_cycle_BRAM_top.ram0_dual_port_BRAM_9345fbd8.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1"
Info (12133): Instantiated megafunction "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[0].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/single_cycle_BRAM_top.ram0_dual_port_BRAM_9345fbd8.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vok1.tdf
    Info (12023): Found entity 1: altsyncram_vok1 File: M:/RISC-V/quartus_project_revert_timer/db/altsyncram_vok1.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "M:/RISC-V/quartus_project_revert_timer/db/single_cycle_BRAM_top.ram0_dual_port_BRAM_9345fbd8.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "M:/RISC-V/quartus_project_revert_timer/db/single_cycle_BRAM_top.ram0_dual_port_BRAM_9345fbd8.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/single_cycle_BRAM_top.ram0_dual_port_BRAM_2133708b.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qon1.tdf
    Info (12023): Found entity 1: altsyncram_qon1 File: M:/RISC-V/quartus_project_revert_timer/db/altsyncram_qon1.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "M:/RISC-V/quartus_project_revert_timer/db/single_cycle_BRAM_top.ram0_dual_port_BRAM_2133708b.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "M:/RISC-V/quartus_project_revert_timer/db/single_cycle_BRAM_top.ram0_dual_port_BRAM_2133708b.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1"
Info (12133): Instantiated megafunction "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[1].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/single_cycle_BRAM_top.ram0_dual_port_BRAM_2133708b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_glk1.tdf
    Info (12023): Found entity 1: altsyncram_glk1 File: M:/RISC-V/quartus_project_revert_timer/db/altsyncram_glk1.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "M:/RISC-V/quartus_project_revert_timer/db/single_cycle_BRAM_top.ram0_dual_port_BRAM_2133708b.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "M:/RISC-V/quartus_project_revert_timer/db/single_cycle_BRAM_top.ram0_dual_port_BRAM_2133708b.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/single_cycle_BRAM_top.ram0_dual_port_BRAM_933068da.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oqn1.tdf
    Info (12023): Found entity 1: altsyncram_oqn1 File: M:/RISC-V/quartus_project_revert_timer/db/altsyncram_oqn1.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "M:/RISC-V/quartus_project_revert_timer/db/single_cycle_BRAM_top.ram0_dual_port_BRAM_933068da.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "M:/RISC-V/quartus_project_revert_timer/db/single_cycle_BRAM_top.ram0_dual_port_BRAM_933068da.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1"
Info (12133): Instantiated megafunction "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[2].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/single_cycle_BRAM_top.ram0_dual_port_BRAM_933068da.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_enk1.tdf
    Info (12023): Found entity 1: altsyncram_enk1 File: M:/RISC-V/quartus_project_revert_timer/db/altsyncram_enk1.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "M:/RISC-V/quartus_project_revert_timer/db/single_cycle_BRAM_top.ram0_dual_port_BRAM_933068da.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "M:/RISC-V/quartus_project_revert_timer/db/single_cycle_BRAM_top.ram0_dual_port_BRAM_933068da.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/single_cycle_BRAM_top.ram0_dual_port_BRAM_16685a8b.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pqn1.tdf
    Info (12023): Found entity 1: altsyncram_pqn1 File: M:/RISC-V/quartus_project_revert_timer/db/altsyncram_pqn1.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "M:/RISC-V/quartus_project_revert_timer/db/single_cycle_BRAM_top.ram0_dual_port_BRAM_16685a8b.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "M:/RISC-V/quartus_project_revert_timer/db/single_cycle_BRAM_top.ram0_dual_port_BRAM_16685a8b.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1"
Info (12133): Instantiated megafunction "dual_port_BRAM_memory_subsystem:memory|dual_port_BRAM_byte_en:memory|dual_port_BRAM:BYTE_LOOP[3].IF_INIT.BRAM_byte|altsyncram:ram_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/single_cycle_BRAM_top.ram0_dual_port_BRAM_16685a8b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fnk1.tdf
    Info (12023): Found entity 1: altsyncram_fnk1 File: M:/RISC-V/quartus_project_revert_timer/db/altsyncram_fnk1.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "M:/RISC-V/quartus_project_revert_timer/db/single_cycle_BRAM_top.ram0_dual_port_BRAM_16685a8b.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "M:/RISC-V/quartus_project_revert_timer/db/single_cycle_BRAM_top.ram0_dual_port_BRAM_16685a8b.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "eight_TC:eight_TC|OCR0A[0]" is converted into an equivalent circuit using register "eight_TC:eight_TC|OCR0A[0]~_emulated" and latch "eight_TC:eight_TC|OCR0A[0]~1" File: M:/RISC-V/quartus_project_revert_timer/8bit_TC.v Line: 133
    Warning (13310): Register "eight_TC:eight_TC|OCR0A[1]" is converted into an equivalent circuit using register "eight_TC:eight_TC|OCR0A[1]~_emulated" and latch "eight_TC:eight_TC|OCR0A[1]~5" File: M:/RISC-V/quartus_project_revert_timer/8bit_TC.v Line: 133
    Warning (13310): Register "eight_TC:eight_TC|OCR0A[2]" is converted into an equivalent circuit using register "eight_TC:eight_TC|OCR0A[2]~_emulated" and latch "eight_TC:eight_TC|OCR0A[2]~9" File: M:/RISC-V/quartus_project_revert_timer/8bit_TC.v Line: 133
    Warning (13310): Register "eight_TC:eight_TC|OCR0A[3]" is converted into an equivalent circuit using register "eight_TC:eight_TC|OCR0A[3]~_emulated" and latch "eight_TC:eight_TC|OCR0A[3]~13" File: M:/RISC-V/quartus_project_revert_timer/8bit_TC.v Line: 133
    Warning (13310): Register "eight_TC:eight_TC|OCR0A[4]" is converted into an equivalent circuit using register "eight_TC:eight_TC|OCR0A[4]~_emulated" and latch "eight_TC:eight_TC|OCR0A[4]~17" File: M:/RISC-V/quartus_project_revert_timer/8bit_TC.v Line: 133
    Warning (13310): Register "eight_TC:eight_TC|OCR0A[5]" is converted into an equivalent circuit using register "eight_TC:eight_TC|OCR0A[5]~_emulated" and latch "eight_TC:eight_TC|OCR0A[5]~21" File: M:/RISC-V/quartus_project_revert_timer/8bit_TC.v Line: 133
    Warning (13310): Register "eight_TC:eight_TC|OCR0A[6]" is converted into an equivalent circuit using register "eight_TC:eight_TC|OCR0A[6]~_emulated" and latch "eight_TC:eight_TC|OCR0A[6]~25" File: M:/RISC-V/quartus_project_revert_timer/8bit_TC.v Line: 133
    Warning (13310): Register "eight_TC:eight_TC|OCR0A[7]" is converted into an equivalent circuit using register "eight_TC:eight_TC|OCR0A[7]~_emulated" and latch "eight_TC:eight_TC|OCR0A[7]~29" File: M:/RISC-V/quartus_project_revert_timer/8bit_TC.v Line: 133
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file M:/RISC-V/quartus_project_revert_timer/output_files/single_cycle_BRAM_top.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 273 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "scan" File: M:/RISC-V/quartus_project_revert_timer/single_cycle_BRAM_top.v Line: 44
Info (21057): Implemented 7003 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 49 output pins
    Info (21061): Implemented 6641 logic cells
    Info (21064): Implemented 302 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 4922 megabytes
    Info: Processing ended: Tue Apr 26 13:56:21 2022
    Info: Elapsed time: 00:00:51
    Info: Total CPU time (on all processors): 00:01:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in M:/RISC-V/quartus_project_revert_timer/output_files/single_cycle_BRAM_top.map.smsg.


