Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mbeDadda_mult_wRegs
Version: Z-2007.03-SP1
Date   : Wed Mar 20 00:26:54 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: y_reg_in/Q_reg[13]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: p_reg_out/Q_reg[6]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mbeDadda_mult_wRegs
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  y_reg_in/Q_reg[13]/CK (DFF_X1)                          0.00       0.00 r
  y_reg_in/Q_reg[13]/QN (DFF_X1)                          0.08       0.08 f
  U1793/ZN (INV_X1)                                       0.05       0.13 r
  U3191/ZN (NAND3_X1)                                     0.06       0.19 f
  U2557/ZN (NAND2_X1)                                     0.05       0.24 r
  U2296/ZN (NOR2_X1)                                      0.03       0.26 f
  U3555/ZN (AOI21_X1)                                     0.05       0.32 r
  U2799/ZN (XNOR2_X1)                                     0.07       0.38 r
  U3556/ZN (INV_X1)                                       0.03       0.41 f
  U3651/ZN (XNOR2_X1)                                     0.06       0.47 f
  U1709/ZN (XNOR2_X1)                                     0.06       0.53 f
  U2650/Z (XOR2_X1)                                       0.07       0.60 f
  U2734/ZN (OAI22_X1)                                     0.05       0.65 r
  U3662/S (FA_X1)                                         0.12       0.77 f
  U3772/ZN (XNOR2_X1)                                     0.07       0.84 f
  U3773/ZN (XNOR2_X1)                                     0.06       0.90 f
  U3775/ZN (OAI21_X1)                                     0.04       0.95 r
  U3776/ZN (NAND2_X1)                                     0.03       0.98 f
  add_4053/A[22] (mbeDadda_mult_wRegs_DW01_add_0)         0.00       0.98 f
  add_4053/U445/ZN (NOR2_X1)                              0.06       1.04 r
  add_4053/U738/ZN (NOR2_X1)                              0.03       1.07 f
  add_4053/U718/ZN (AOI21_X1)                             0.05       1.12 r
  add_4053/U564/ZN (OAI21_X1)                             0.05       1.16 f
  add_4053/U449/ZN (AOI21_X2)                             0.11       1.28 r
  add_4053/U794/ZN (OAI21_X1)                             0.04       1.32 f
  add_4053/U648/ZN (XNOR2_X1)                             0.06       1.38 f
  add_4053/SUM[25] (mbeDadda_mult_wRegs_DW01_add_0)       0.00       1.38 f
  p_reg_out/Q_reg[6]/D (DFF_X1)                           0.01       1.39 f
  data arrival time                                                  1.39

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  p_reg_out/Q_reg[6]/CK (DFF_X1)                          0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.50


1
