###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        19640   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        12138   # Number of read row buffer hits
num_read_cmds                  =        19640   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         7514   # Number of ACT commands
num_pre_cmds                   =         7499   # Number of PRE commands
num_ondemand_pres              =         2835   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2826689   # Cyles of rank active rank.0
rank_active_cycles.1           =      2175171   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7173311   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7824829   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        17971   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          139   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           38   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           30   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           25   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           13   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           10   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           10   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            6   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            2   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1396   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6143   # Read request latency (cycles)
read_latency[40-59]            =         4404   # Read request latency (cycles)
read_latency[60-79]            =         2839   # Read request latency (cycles)
read_latency[80-99]            =          820   # Read request latency (cycles)
read_latency[100-119]          =          833   # Read request latency (cycles)
read_latency[120-139]          =          565   # Read request latency (cycles)
read_latency[140-159]          =          342   # Read request latency (cycles)
read_latency[160-179]          =          286   # Read request latency (cycles)
read_latency[180-199]          =          264   # Read request latency (cycles)
read_latency[200-]             =         3144   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.91885e+07   # Read energy
act_energy                     =  2.05583e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.44319e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.75592e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.76385e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.35731e+09   # Active standby energy rank.1
average_read_latency           =      142.742   # Average read request latency (cycles)
average_interarrival           =      509.105   # Average request interarrival latency (cycles)
total_energy                   =  1.11247e+10   # Total energy (pJ)
average_power                  =      1112.47   # Average power (mW)
average_bandwidth              =     0.167595   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        17696   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        12771   # Number of read row buffer hits
num_read_cmds                  =        17696   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4929   # Number of ACT commands
num_pre_cmds                   =         4912   # Number of PRE commands
num_ondemand_pres              =           54   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2311684   # Cyles of rank active rank.0
rank_active_cycles.1           =      2382687   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7688316   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7617313   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        16039   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          132   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           49   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           29   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           30   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           18   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            7   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           13   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            8   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            2   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1369   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         7048   # Read request latency (cycles)
read_latency[40-59]            =         4928   # Read request latency (cycles)
read_latency[60-79]            =         1496   # Read request latency (cycles)
read_latency[80-99]            =          699   # Read request latency (cycles)
read_latency[100-119]          =          454   # Read request latency (cycles)
read_latency[120-139]          =          379   # Read request latency (cycles)
read_latency[140-159]          =          312   # Read request latency (cycles)
read_latency[160-179]          =          247   # Read request latency (cycles)
read_latency[180-199]          =          209   # Read request latency (cycles)
read_latency[200-]             =         1924   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.13503e+07   # Read energy
act_energy                     =  1.34857e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.69039e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.65631e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.44249e+09   # Active standby energy rank.0
act_stb_energy.1               =   1.4868e+09   # Active standby energy rank.1
average_read_latency           =      88.1307   # Average read request latency (cycles)
average_interarrival           =      565.032   # Average request interarrival latency (cycles)
total_energy                   =  1.10655e+10   # Total energy (pJ)
average_power                  =      1106.55   # Average power (mW)
average_bandwidth              =     0.151006   # Average bandwidth
