

================================================================
== Vivado HLS Report for 'MatcherRee'
================================================================
* Date:           Sat Mar  9 18:41:44 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        matchedRee
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.22|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 1.40ns
ST_1: start_V_read (38)  [1/1] 0.00ns
.preheader252.preheader:6  %start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)

ST_1: currentState_load (44)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:66
.preheader252.preheader:12  %currentState_load = load i1* @currentState, align 1

ST_1: StgValue_6 (46)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:73
.preheader252.preheader:14  br i1 %currentState_load, label %2, label %0

ST_1: StgValue_7 (48)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:75
:0  br i1 %start_V_read, label %1, label %._crit_edge259

ST_1: StgValue_8 (50)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:76
:0  store i1 true, i1* @currentState, align 1

ST_1: empty (55)  [2/2] 0.00ns  loc: matchedRee/matched.cpp:80
:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)


 <State 2>: 4.22ns
ST_2: empty (55)  [1/2] 0.00ns  loc: matchedRee/matched.cpp:80
:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)

ST_2: tmp_data_V_1 (56)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:80
:1  %tmp_data_V_1 = extractvalue { i32, i1 } %empty, 0

ST_2: buffQ_V_14_load (57)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:2  %buffQ_V_14_load = load i16* @buffQ_V_14, align 4

ST_2: buffQ_V_13_load (58)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:3  %buffQ_V_13_load = load i16* @buffQ_V_13, align 2

ST_2: StgValue_14 (59)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:4  store i16 %buffQ_V_13_load, i16* @buffQ_V_14, align 4

ST_2: buffQ_V_12_load (60)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:5  %buffQ_V_12_load = load i16* @buffQ_V_12, align 8

ST_2: StgValue_16 (61)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:6  store i16 %buffQ_V_12_load, i16* @buffQ_V_13, align 2

ST_2: buffQ_V_11_load (62)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:7  %buffQ_V_11_load = load i16* @buffQ_V_11, align 2

ST_2: StgValue_18 (63)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:8  store i16 %buffQ_V_11_load, i16* @buffQ_V_12, align 8

ST_2: buffQ_V_10_load (64)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:9  %buffQ_V_10_load = load i16* @buffQ_V_10, align 4

ST_2: StgValue_20 (65)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:10  store i16 %buffQ_V_10_load, i16* @buffQ_V_11, align 2

ST_2: buffQ_V_9_load (66)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:11  %buffQ_V_9_load = load i16* @buffQ_V_9, align 2

ST_2: StgValue_22 (67)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:12  store i16 %buffQ_V_9_load, i16* @buffQ_V_10, align 4

ST_2: buffQ_V_8_load (68)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:13  %buffQ_V_8_load = load i16* @buffQ_V_8, align 16

ST_2: StgValue_24 (69)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:14  store i16 %buffQ_V_8_load, i16* @buffQ_V_9, align 2

ST_2: buffI_V_8_load (70)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:15  %buffI_V_8_load = load i16* @buffI_V_8, align 16

ST_2: StgValue_26 (71)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:16  store i16 %buffI_V_8_load, i16* @buffI_V_9, align 2

ST_2: buffQ_V_7_load (72)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:17  %buffQ_V_7_load = load i16* @buffQ_V_7, align 2

ST_2: StgValue_28 (73)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:18  store i16 %buffQ_V_7_load, i16* @buffQ_V_8, align 16

ST_2: buffI_V_7_load (74)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:19  %buffI_V_7_load = load i16* @buffI_V_7, align 2

ST_2: StgValue_30 (75)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:20  store i16 %buffI_V_7_load, i16* @buffI_V_8, align 16

ST_2: buffQ_V_6_load (76)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:21  %buffQ_V_6_load = load i16* @buffQ_V_6, align 4

ST_2: StgValue_32 (77)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:22  store i16 %buffQ_V_6_load, i16* @buffQ_V_7, align 2

ST_2: buffI_V_6_load (78)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:23  %buffI_V_6_load = load i16* @buffI_V_6, align 4

ST_2: StgValue_34 (79)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:24  store i16 %buffI_V_6_load, i16* @buffI_V_7, align 2

ST_2: buffQ_V_5_load (80)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:25  %buffQ_V_5_load = load i16* @buffQ_V_5, align 2

ST_2: StgValue_36 (81)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:26  store i16 %buffQ_V_5_load, i16* @buffQ_V_6, align 4

ST_2: buffI_V_5_load (82)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:27  %buffI_V_5_load = load i16* @buffI_V_5, align 2

ST_2: StgValue_38 (83)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:28  store i16 %buffI_V_5_load, i16* @buffI_V_6, align 4

ST_2: buffQ_V_4_load (84)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:29  %buffQ_V_4_load = load i16* @buffQ_V_4, align 8

ST_2: StgValue_40 (85)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:30  store i16 %buffQ_V_4_load, i16* @buffQ_V_5, align 2

ST_2: buffI_V_4_load (86)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:31  %buffI_V_4_load = load i16* @buffI_V_4, align 8

ST_2: StgValue_42 (87)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:32  store i16 %buffI_V_4_load, i16* @buffI_V_5, align 2

ST_2: buffQ_V_3_load (88)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:33  %buffQ_V_3_load = load i16* @buffQ_V_3, align 2

ST_2: StgValue_44 (89)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:34  store i16 %buffQ_V_3_load, i16* @buffQ_V_4, align 8

ST_2: buffI_V_3_load (90)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:35  %buffI_V_3_load = load i16* @buffI_V_3, align 2

ST_2: StgValue_46 (91)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:36  store i16 %buffI_V_3_load, i16* @buffI_V_4, align 8

ST_2: buffQ_V_2_load (92)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:37  %buffQ_V_2_load = load i16* @buffQ_V_2, align 4

ST_2: StgValue_48 (93)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:38  store i16 %buffQ_V_2_load, i16* @buffQ_V_3, align 2

ST_2: buffI_V_2_load (94)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:39  %buffI_V_2_load = load i16* @buffI_V_2, align 4

ST_2: StgValue_50 (95)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:40  store i16 %buffI_V_2_load, i16* @buffI_V_3, align 2

ST_2: buffQ_V_1_load (96)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:41  %buffQ_V_1_load = load i16* @buffQ_V_1, align 2

ST_2: StgValue_52 (97)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:42  store i16 %buffQ_V_1_load, i16* @buffQ_V_2, align 4

ST_2: buffI_V_1_load (98)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:43  %buffI_V_1_load = load i16* @buffI_V_1, align 2

ST_2: StgValue_54 (99)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:44  store i16 %buffI_V_1_load, i16* @buffI_V_2, align 4

ST_2: buffQ_V_0_load (100)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:45  %buffQ_V_0_load = load i16* @buffQ_V_0, align 16

ST_2: StgValue_56 (101)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:83
:46  store i16 %buffQ_V_0_load, i16* @buffQ_V_1, align 2

ST_2: buffI_V_0_load (102)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:47  %buffI_V_0_load = load i16* @buffI_V_0, align 16

ST_2: StgValue_58 (103)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:84
:48  store i16 %buffI_V_0_load, i16* @buffI_V_1, align 2

ST_2: tmp_1 (104)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:80
:49  %tmp_1 = trunc i32 %tmp_data_V_1 to i11

ST_2: tmp_5 (105)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:86
:50  %tmp_5 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_1, i5 0)

ST_2: StgValue_61 (106)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:86
:51  store i16 %tmp_5, i16* @buffQ_V_0, align 16

ST_2: tmp_2 (107)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:80
:52  %tmp_2 = call i11 @_ssdm_op_PartSelect.i11.i32.i32.i32(i32 %tmp_data_V_1, i32 16, i32 26)

ST_2: tmp_7 (108)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:87
:53  %tmp_7 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_2, i5 0)

ST_2: StgValue_64 (109)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:87
:54  store i16 %tmp_7, i16* @buffI_V_0, align 16

ST_2: tmp1 (110)  [1/1] 1.68ns  loc: matchedRee/matched.cpp:91
:55  %tmp1 = add i16 %buffQ_V_1_load, %buffQ_V_0_load

ST_2: tmp2 (111)  [1/1] 1.27ns  loc: matchedRee/matched.cpp:91
:56  %tmp2 = add i16 %buffQ_V_7_load, %buffQ_V_2_load

ST_2: tmp (112)  [1/1] 1.27ns  loc: matchedRee/matched.cpp:91
:57  %tmp = add i16 %tmp1, %tmp2

ST_2: tmp4 (113)  [1/1] 1.68ns  loc: matchedRee/matched.cpp:91
:58  %tmp4 = add i16 %buffQ_V_12_load, %buffQ_V_9_load

ST_2: tmp5 (114)  [1/1] 1.68ns  loc: matchedRee/matched.cpp:91
:59  %tmp5 = add i16 %tmp_5, %buffQ_V_14_load

ST_2: tmp3 (115)  [1/1] 1.27ns  loc: matchedRee/matched.cpp:91
:60  %tmp3 = add i16 %tmp4, %tmp5

ST_2: p_Val2_6_5 (116)  [1/1] 1.27ns  loc: matchedRee/matched.cpp:91
:61  %p_Val2_6_5 = add i16 %tmp, %tmp3

ST_2: tmp_data_V (117)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:96
:62  %tmp_data_V = zext i16 %p_Val2_6_5 to i32

ST_2: StgValue_73 (118)  [2/2] 0.00ns  loc: matchedRee/matched.cpp:97
:63  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %tmp_data_V, i1 undef)


 <State 3>: 0.00ns
ST_3: StgValue_74 (32)  [1/1] 0.00ns
.preheader252.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !105

ST_3: StgValue_75 (33)  [1/1] 0.00ns
.preheader252.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !109

ST_3: StgValue_76 (34)  [1/1] 0.00ns
.preheader252.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !113

ST_3: StgValue_77 (35)  [1/1] 0.00ns
.preheader252.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !117

ST_3: StgValue_78 (36)  [1/1] 0.00ns
.preheader252.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !121

ST_3: StgValue_79 (37)  [1/1] 0.00ns
.preheader252.preheader:5  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @MatcherRee_str) nounwind

ST_3: StgValue_80 (39)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:36
.preheader252.preheader:7  call void (...)* @_ssdm_op_SpecResource(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_3: StgValue_81 (40)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:38
.preheader252.preheader:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_3: StgValue_82 (41)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:39
.preheader252.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_3: StgValue_83 (42)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:40
.preheader252.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_3: StgValue_84 (43)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:41
.preheader252.preheader:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_3: StgValue_85 (45)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:66
.preheader252.preheader:13  call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str) nounwind

ST_3: StgValue_86 (51)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:77
:1  br label %._crit_edge259

ST_3: StgValue_87 (53)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:78
._crit_edge259:0  br label %._crit_edge258

ST_3: StgValue_88 (118)  [1/2] 0.00ns  loc: matchedRee/matched.cpp:97
:63  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %tmp_data_V, i1 undef)

ST_3: StgValue_89 (119)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:98
:64  br label %._crit_edge258

ST_3: StgValue_90 (121)  [1/1] 0.00ns  loc: matchedRee/matched.cpp:101
._crit_edge258:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.4ns
The critical path consists of the following:
	'load' operation ('currentState_load', matchedRee/matched.cpp:66) on static variable 'currentState' [44]  (0 ns)
	blocking operation 1.4 ns on control path)

 <State 2>: 4.22ns
The critical path consists of the following:
	axis read on port 'i_data_V_data_V' (matchedRee/matched.cpp:80) [55]  (0 ns)
	'add' operation ('tmp5', matchedRee/matched.cpp:91) [114]  (1.68 ns)
	'add' operation ('tmp3', matchedRee/matched.cpp:91) [115]  (1.27 ns)
	'add' operation ('p_Val2_6_5', matchedRee/matched.cpp:91) [116]  (1.27 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
