

================================================================
== Vitis HLS Report for 'get_qk'
================================================================
* Date:           Fri Nov 10 02:18:04 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_EMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+--------+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
    +---------+---------+-----------+-----------+--------+--------+---------+
    |   439049|   439049|  21.952 ms|  21.952 ms|  439049|  439049|       no|
    +---------+---------+-----------+-----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                         Loop Name                         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- init_in_VITIS_LOOP_42_2_VITIS_LOOP_46_4_VITIS_LOOP_48_5  |   439047|   439047|        19|         14|          1|  31360|       yes|
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      6|        -|        -|     -|
|Expression           |        -|      -|        0|     1029|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      0|        0|       16|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      322|     -|
|Register             |        -|      -|      502|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      6|      502|     1367|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------+---------------------+---------+----+---+----+-----+
    |          Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |mul_2ns_13ns_14_1_1_U3985  |mul_2ns_13ns_14_1_1  |        0|   0|  0|   4|    0|
    |mul_2ns_13ns_14_1_1_U3986  |mul_2ns_13ns_14_1_1  |        0|   0|  0|   4|    0|
    |mul_3ns_13ns_14_1_1_U3987  |mul_3ns_13ns_14_1_1  |        0|   0|  0|   4|    0|
    |mul_3ns_13ns_14_1_1_U3988  |mul_3ns_13ns_14_1_1  |        0|   0|  0|   4|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |Total                      |                     |        0|   0|  0|  16|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------------+---------------------------------+--------------+
    |                Instance               |              Module             |  Expression  |
    +---------------------------------------+---------------------------------+--------------+
    |mac_muladd_3ns_10ns_14ns_14_4_1_U3991  |mac_muladd_3ns_10ns_14ns_14_4_1  |  i0 * i1 + i2|
    |mac_muladd_3ns_10ns_14ns_14_4_1_U3992  |mac_muladd_3ns_10ns_14ns_14_4_1  |  i0 * i1 + i2|
    |mac_muladd_3ns_13ns_14ns_15_4_1_U3989  |mac_muladd_3ns_13ns_14ns_15_4_1  |  i0 * i1 + i2|
    |mac_muladd_3ns_13ns_14ns_15_4_1_U3990  |mac_muladd_3ns_13ns_14ns_15_4_1  |  i0 * i1 + i2|
    |mac_muladd_5ns_6ns_14ns_14_4_1_U3993   |mac_muladd_5ns_6ns_14ns_14_4_1   |  i0 * i1 + i2|
    |mac_muladd_5ns_6ns_14ns_14_4_1_U3994   |mac_muladd_5ns_6ns_14ns_14_4_1   |  i0 * i1 + i2|
    +---------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln38_2_fu_449_p2                 |         +|   0|  0|   9|           2|           1|
    |add_ln38_fu_383_p2                   |         +|   0|  0|  22|          15|           1|
    |add_ln40_1_fu_419_p2                 |         +|   0|  0|  22|          15|           1|
    |add_ln40_fu_488_p2                   |         +|   0|  0|  10|           3|           1|
    |add_ln42_1_fu_749_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln42_2_fu_637_p2                 |         +|   0|  0|  20|          13|           1|
    |add_ln42_fu_607_p2                   |         +|   0|  0|  10|           3|           1|
    |add_ln44_1_fu_927_p2                 |         +|   0|  0|  18|          11|           1|
    |add_ln44_fu_875_p2                   |         +|   0|  0|  12|           5|           1|
    |add_ln46_1_fu_1199_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln46_fu_1066_p2                  |         +|   0|  0|  10|           3|           1|
    |add_ln48_fu_1194_p2                  |         +|   0|  0|  10|           3|           1|
    |add_ln51_2_fu_957_p2                 |         +|   0|  0|  21|          14|          14|
    |add_ln51_3_fu_1169_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln51_4_fu_1151_p2                |         +|   0|  0|  22|          15|          15|
    |add_ln51_5_fu_1141_p2                |         +|   0|  0|  19|          12|          12|
    |add_ln51_7_fu_1041_p2                |         +|   0|  0|  21|          14|          14|
    |add_ln51_fu_1111_p2                  |         +|   0|  0|  14|           7|           7|
    |add_ln58_1_fu_1276_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln58_fu_1258_p2                  |         +|   0|  0|  22|          15|          15|
    |sub_ln51_1_fu_1088_p2                |         -|   0|  0|  14|           7|           7|
    |sub_ln51_fu_978_p2                   |         -|   0|  0|  14|           7|           7|
    |and_ln38_1_fu_549_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln38_2_fu_560_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln38_3_fu_410_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln38_fu_700_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln42_1_fu_595_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln42_2_fu_601_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln42_3_fu_779_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln42_4_fu_623_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln42_5_fu_784_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln42_fu_764_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln44_1_fu_815_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln44_fu_809_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln46_fu_838_p2                   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage13_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_io                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_515                     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op199_readreq_state7    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op300_writereq_state14  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op301_writereq_state14  |       and|   0|  0|   2|           1|           1|
    |cmp26293_fu_470_p2                   |      icmp|   0|  0|   8|           2|           1|
    |cmp26_mid1_fu_464_p2                 |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln38_fu_377_p2                  |      icmp|   0|  0|  12|          15|          12|
    |icmp_ln40_fu_392_p2                  |      icmp|   0|  0|  12|          15|          14|
    |icmp_ln42_fu_404_p2                  |      icmp|   0|  0|  12|          13|          12|
    |icmp_ln44_fu_554_p2                  |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln46_fu_543_p2                  |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln48_fu_694_p2                  |      icmp|   0|  0|   8|           3|           2|
    |ap_block_state14_io                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state15_io                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage5_iter1    |        or|   0|  0|   2|           1|           1|
    |or_ln38_1_fu_676_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln38_2_fu_681_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln38_3_fu_686_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln38_fu_671_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln42_1_fu_565_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln42_2_fu_710_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln42_3_fu_715_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln42_4_fu_720_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln42_5_fu_590_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln42_6_fu_859_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln42_7_fu_863_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln42_8_fu_769_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln42_9_fu_774_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln42_fu_705_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln44_1_fu_1021_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln44_2_fu_794_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln44_3_fu_1025_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln44_4_fu_804_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln44_5_fu_821_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln44_fu_789_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln46_1_fu_892_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln46_2_fu_896_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln46_3_fu_902_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln46_fu_826_p2                    |        or|   0|  0|   2|           1|           1|
    |grp_fu_1325_p2                       |    select|   0|  0|  14|           1|          14|
    |select_ln38_2_fu_534_p3              |    select|   0|  0|  14|           1|          14|
    |select_ln38_3_fu_475_p3              |    select|   0|  0|   2|           1|           1|
    |select_ln38_4_fu_844_p3              |    select|   0|  0|  14|           1|           1|
    |select_ln38_5_fu_984_p3              |    select|   0|  0|  14|           1|           1|
    |select_ln38_6_fu_1228_p3             |    select|   0|  0|  14|           1|           1|
    |select_ln38_7_fu_990_p3              |    select|   0|  0|  14|           1|           1|
    |select_ln38_8_fu_482_p3              |    select|   0|  0|   2|           1|           2|
    |select_ln38_9_fu_725_p3              |    select|   0|  0|  15|           1|          15|
    |select_ln38_fu_443_p3                |    select|   0|  0|   3|           1|           1|
    |select_ln40_1_fu_425_p3              |    select|   0|  0|  15|           1|           1|
    |select_ln40_fu_498_p3                |    select|   0|  0|   3|           1|           3|
    |select_ln42_10_fu_629_p3             |    select|   0|  0|   3|           1|           3|
    |select_ln42_11_fu_643_p3             |    select|   0|  0|  13|           1|           1|
    |select_ln42_2_fu_731_p3              |    select|   0|  0|  15|           1|          15|
    |select_ln42_3_fu_997_p3              |    select|   0|  0|  14|           1|          14|
    |select_ln42_4_fu_1234_p3             |    select|   0|  0|  14|           1|          14|
    |select_ln42_5_fu_1003_p3             |    select|   0|  0|  14|           1|          14|
    |select_ln42_6_fu_868_p3              |    select|   0|  0|   5|           1|           1|
    |select_ln42_7_fu_1009_p3             |    select|   0|  0|  14|           1|          14|
    |select_ln42_8_fu_1240_p3             |    select|   0|  0|  14|           1|          14|
    |select_ln42_9_fu_1015_p3             |    select|   0|  0|  14|           1|          14|
    |select_ln42_fu_569_p3                |    select|   0|  0|   3|           1|           1|
    |select_ln44_1_fu_1246_p3             |    select|   0|  0|  14|           1|          14|
    |select_ln44_2_fu_1047_p3             |    select|   0|  0|  14|           1|          14|
    |select_ln44_3_fu_1058_p3             |    select|   0|  0|   7|           1|           1|
    |select_ln44_4_fu_885_p3              |    select|   0|  0|   5|           1|           5|
    |select_ln44_5_fu_933_p3              |    select|   0|  0|  11|           1|           1|
    |select_ln44_fu_1030_p3               |    select|   0|  0|   3|           1|           1|
    |select_ln46_1_fu_1094_p3             |    select|   0|  0|   7|           1|           7|
    |select_ln46_2_fu_1101_p3             |    select|   0|  0|   3|           1|           3|
    |select_ln46_3_fu_1205_p3             |    select|   0|  0|   6|           1|           1|
    |select_ln46_fu_907_p3                |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    |xor_ln38_fu_398_p2                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln42_1_fu_617_p2                 |       xor|   0|  0|   2|           2|           1|
    |xor_ln42_fu_585_p2                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_fu_799_p2                   |       xor|   0|  0|   2|           2|           1|
    |xor_ln46_fu_832_p2                   |       xor|   0|  0|   2|           2|           1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0|1029|         521|         618|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  65|         15|    1|         15|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_01_phi_fu_259_p4  |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_02_phi_fu_270_p4  |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_03_phi_fu_282_p4  |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_0_phi_fu_248_p4   |   9|          2|    1|          2|
    |b_fu_166                                |   9|          2|    3|          6|
    |c_fu_158                                |   9|          2|    3|          6|
    |dh_fu_150                               |   9|          2|    5|         10|
    |first_iter_01_reg_255                   |   9|          2|    1|          2|
    |first_iter_02_reg_266                   |   9|          2|    1|          2|
    |first_iter_0_reg_244                    |   9|          2|    1|          2|
    |gmem_blk_n_AR                           |   9|          2|    1|          2|
    |gmem_blk_n_AW                           |   9|          2|    1|          2|
    |gmem_blk_n_B                            |   9|          2|    1|          2|
    |gmem_blk_n_R                            |   9|          2|    1|          2|
    |gmem_blk_n_W                            |   9|          2|    1|          2|
    |h_fu_142                                |   9|          2|    3|          6|
    |indvar_flatten161_fu_170                |   9|          2|   15|         30|
    |indvar_flatten262_fu_178                |   9|          2|   15|         30|
    |indvar_flatten29_fu_154                 |   9|          2|   11|         22|
    |indvar_flatten81_fu_162                 |   9|          2|   13|         26|
    |indvar_flatten_fu_146                   |   9|          2|    6|         12|
    |m_axi_gmem_AWADDR                       |  14|          3|   64|        192|
    |qk_fu_174                               |   9|          2|    2|          4|
    |w_fu_138                                |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 322|         72|  160|        397|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln40_reg_1531                     |   3|   0|    3|          0|
    |add_ln44_reg_1689                     |   5|   0|    5|          0|
    |add_ln51_1_reg_1677                   |  14|   0|   14|          0|
    |add_ln51_6_reg_1715                   |  14|   0|   14|          0|
    |add_ln51_reg_1725                     |   7|   0|    7|          0|
    |and_ln38_3_reg_1505                   |   1|   0|    1|          0|
    |and_ln42_1_reg_1590                   |   1|   0|    1|          0|
    |and_ln42_2_reg_1595                   |   1|   0|    1|          0|
    |and_ln42_4_reg_1619                   |   1|   0|    1|          0|
    |and_ln42_5_reg_1651                   |   1|   0|    1|          0|
    |and_ln44_reg_1656                     |   1|   0|    1|          0|
    |and_ln46_reg_1672                     |   1|   0|    1|          0|
    |ap_CS_fsm                             |  14|   0|   14|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |b_3_reg_1444                          |   3|   0|    3|          0|
    |b_fu_166                              |   3|   0|    3|          0|
    |c_6_reg_1541                          |   3|   0|    3|          0|
    |c_fu_158                              |   3|   0|    3|          0|
    |dh_1_reg_1630                         |   5|   0|    5|          0|
    |dh_fu_150                             |   5|   0|    5|          0|
    |empty_432_reg_1562                    |  15|   0|   15|          0|
    |empty_reg_1457                        |  14|   0|   14|          0|
    |first_iter_01_reg_255                 |   1|   0|    1|          0|
    |first_iter_02_reg_266                 |   1|   0|    1|          0|
    |first_iter_03_reg_277                 |   1|   0|    1|          0|
    |first_iter_0_reg_244                  |   1|   0|    1|          0|
    |gmem_addr84_read_reg_1747             |  32|   0|   32|          0|
    |gmem_addr_68_reg_1730                 |  64|   0|   64|          0|
    |gmem_addr_69_reg_1741                 |  64|   0|   64|          0|
    |h_fu_142                              |   3|   0|    3|          0|
    |icmp_ln38_reg_1468                    |   1|   0|    1|          0|
    |icmp_ln38_reg_1468_pp0_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln40_reg_1472                    |   1|   0|    1|          0|
    |icmp_ln42_reg_1500                    |   1|   0|    1|          0|
    |indvar_flatten161_fu_170              |  15|   0|   15|          0|
    |indvar_flatten262_fu_178              |  15|   0|   15|          0|
    |indvar_flatten29_fu_154               |  11|   0|   11|          0|
    |indvar_flatten81_fu_162               |  13|   0|   13|          0|
    |indvar_flatten_fu_146                 |   6|   0|    6|          0|
    |mul_ln42_1_reg_1577                   |  14|   0|   14|          0|
    |mul_ln42_reg_1551                     |  14|   0|   14|          0|
    |or_ln42_1_reg_1572                    |   1|   0|    1|          0|
    |or_ln42_5_reg_1585                    |   1|   0|    1|          0|
    |or_ln44_5_reg_1663                    |   1|   0|    1|          0|
    |or_ln46_reg_1668                      |   1|   0|    1|          0|
    |p_mid1182_reg_1521                    |  14|   0|   14|          0|
    |qk_1_reg_1450                         |   2|   0|    2|          0|
    |qk_fu_174                             |   2|   0|    2|          0|
    |select_ln38_3_reg_1527                |   1|   0|    1|          0|
    |select_ln38_3_reg_1527_pp0_iter1_reg  |   1|   0|    1|          0|
    |select_ln42_7_reg_1720                |  14|   0|   14|          0|
    |select_ln42_8_reg_1736                |  14|   0|   14|          0|
    |select_ln46_reg_1699                  |   3|   0|    3|          0|
    |sext_ln42_mid2_v_reg_1646             |  62|   0|   62|          0|
    |w_fu_138                              |   3|   0|    3|          0|
    |w_load_reg_1641                       |   3|   0|    3|          0|
    |xor_ln38_reg_1493                     |   1|   0|    1|          0|
    |xor_ln42_1_reg_1613                   |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 502|   0|  502|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        get_qk|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        get_qk|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        get_qk|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        get_qk|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        get_qk|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        get_qk|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|          gmem|       pointer|
|in_qk                |   in|   64|     ap_none|         in_qk|        scalar|
|in_q                 |   in|   64|     ap_none|          in_q|        scalar|
|in_k                 |   in|   64|     ap_none|          in_k|        scalar|
+---------------------+-----+-----+------------+--------------+--------------+

