digraph "CFG for '_ZNSt6vectorIS_IiSaIiEESaIS1_EED2Ev' function" {
	label="CFG for '_ZNSt6vectorIS_IiSaIiEESaIS1_EED2Ev' function";

	Node0x564907f2dee0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%1:\l  %2 = getelementptr inbounds %\"class.std::vector\", %\"class.std::vector\"* %0,\l... i64 0, i32 0, i32 0, i32 0, i32 0\l  %3 = load %\"class.std::vector.0\"*, %\"class.std::vector.0\"** %2, align 8,\l... !tbaa !3\l  %4 = getelementptr inbounds %\"class.std::vector\", %\"class.std::vector\"* %0,\l... i64 0, i32 0, i32 0, i32 0, i32 1\l  %5 = load %\"class.std::vector.0\"*, %\"class.std::vector.0\"** %4, align 8,\l... !tbaa !8\l  %6 = icmp eq %\"class.std::vector.0\"* %3, %5\l  br i1 %6, label %19, label %7\l|{<s0>T|<s1>F}}"];
	Node0x564907f2dee0:s0 -> Node0x564907f2ee80;
	Node0x564907f2dee0:s1 -> Node0x564907f2ef10;
	Node0x564907f2ef10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l7:                                                \l  %8 = phi %\"class.std::vector.0\"* [ %15, %14 ], [ %3, %1 ]\l  %9 = getelementptr inbounds %\"class.std::vector.0\", %\"class.std::vector.0\"*\l... %8, i64 0, i32 0, i32 0, i32 0, i32 0\l  %10 = load i32*, i32** %9, align 8, !tbaa !9\l  %11 = icmp eq i32* %10, null\l  br i1 %11, label %14, label %12\l|{<s0>T|<s1>F}}"];
	Node0x564907f2ef10:s0 -> Node0x564907f2f050;
	Node0x564907f2ef10:s1 -> Node0x564907f2ec30;
	Node0x564907f2ec30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#d24b4070",label="{%12:\l12:                                               \l  %13 = bitcast i32* %10 to i8*\l  tail call void @_ZdlPv(i8* nonnull %13) #16\l  br label %14\l}"];
	Node0x564907f2ec30 -> Node0x564907f2f050;
	Node0x564907f2f050 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%14:\l14:                                               \l  %15 = getelementptr inbounds %\"class.std::vector.0\", %\"class.std::vector.0\"*\l... %8, i64 1\l  %16 = icmp eq %\"class.std::vector.0\"* %15, %5\l  br i1 %16, label %17, label %7, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x564907f2f050:s0 -> Node0x564907f2fb00;
	Node0x564907f2f050:s1 -> Node0x564907f2ef10;
	Node0x564907f2fb00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%17:\l17:                                               \l  %18 = load %\"class.std::vector.0\"*, %\"class.std::vector.0\"** %2, align 8,\l... !tbaa !3\l  br label %19\l}"];
	Node0x564907f2fb00 -> Node0x564907f2ee80;
	Node0x564907f2ee80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%19:\l19:                                               \l  %20 = phi %\"class.std::vector.0\"* [ %18, %17 ], [ %3, %1 ]\l  %21 = icmp eq %\"class.std::vector.0\"* %20, null\l  br i1 %21, label %24, label %22\l|{<s0>T|<s1>F}}"];
	Node0x564907f2ee80:s0 -> Node0x564907f30480;
	Node0x564907f2ee80:s1 -> Node0x564907f304d0;
	Node0x564907f304d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%22:\l22:                                               \l  %23 = bitcast %\"class.std::vector.0\"* %20 to i8*\l  tail call void @_ZdlPv(i8* nonnull %23) #16\l  br label %24\l}"];
	Node0x564907f304d0 -> Node0x564907f30480;
	Node0x564907f30480 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%24:\l24:                                               \l  ret void\l}"];
}
