/*
 * Copyright Â© 2013 Intel Corporation
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * Author: Jani Nikula <jani.nikula@intel.com>
 *	 : Shobhit Kumar <shobhit.kumar@intel.com>
 *	 : Yogesh Mohan Marimuthu <yogesh.mohan.marimuthu@intel.com> */

/**
 * This file should lay the groundwork for supporting DSI video and command mode
 * panels. In the short term, this could be hard-coded to support some panel. In
 * the long term, this should use a framework (such as the Common Display
 * Framework, CDF) to control the panel specific functionality. Thus this file
 * should be the MIPI DSI IP block driver, while panel specific stuff should be
 * elsewhere.
 *
 * It should probably be possible to initialize the DSI output without the panel
 * driver being probed. In this case, the output should be disconnected until
 * the panel driver is loaded. This has a certain resemblance of hotplug,
 * although the panel is fixed in the assembly.
 *
 * The the CLV driver, panel specific stuff is, at least in theory, in separate
 * files, and called through callbacks (struct panel_funcs *). This should be
 * replaced with CDF.
 *
 * We should provide a framework to send DSI commands, once the rest is in
 * place.
 *
 * Make the whole shebang pipe aware. There are two DSI pipes available. Lane
 * configuration between pipes needs to be sorted out.
 *
 * Panel/display self refresh for command mode.
 *
 * ACPI/BIOS/Firmware provided info:
 *
 * - connected pipe(s), number of DSI panels
 * - lane configuration between pipes
 * - resolution and timings for each panel
 * - connector->display_info.{width,height}_mm
 * - video mode vs. command mode for each panel
 *
 * Common Display Framework
 * ========================
 *
 * i915 gets probed first, panel drivers later. AFAICT we need to create DSI/DPI
 * encoders/connectors for all possible combinations the hw supports in advance,
 * and leave them disconnected until the panel driver is probed. This seems like
 * hotplug, even though the panels are fixed in reality.
 *
 * The panel drivers themselves need to get display properties from ACPI or
 * board files or whatever.
 *
 * One video source per encoder/connector, or many video sources per
 * encoder/connector? How many display entities per video source? Can the video
 * source limit display entities it supports?
 *
 * Figure Out
 * ==========
 *
 * How to configure lanes between pipes? Should i915 be dynamic and let panel
 * drivers allocate what they want based on BIOS info, or should k915 configure
 * stuff between panel drivers?
 *
 */

#include <drm/drmP.h>
#include <drm/drm_crtc.h>
#include <drm/drm_edid.h>
#include <drm/i915_drm.h>
#include <linux/sysfs.h>
#include <linux/slab.h>
#include "linux/mfd/intel_mid_pmic.h"
#include "i915_drv.h"
#include "intel_drv.h"
#include "intel_dsi.h"
#include "intel_dsi_cmd.h"
#include "intel_dsi_pll.h"

/* the panel drivers are here */
static const struct intel_dsi_device intel_dsi_devices[] = {
	{
		.panel_id = MIPI_DSI_AUO_B101UAN01_PANEL_ID,
		.type = INTEL_DSI_VIDEO_MODE,
		.name = "auo-b101uan01-dsi-vid-mode-display",
		.dev_ops = &auo_b101uan01_dsi_display_ops,
		.lane_count = 4, /* XXX: this really doesn't belong here */
	},
	{
		.panel_id = MIPI_DSI_PANASONIC_VXX09F006A00_PANEL_ID,
		.type = INTEL_DSI_VIDEO_MODE,
		.name = "panasonic-vvx09f006a00-dsi-vid-mode-display",
		.dev_ops = &panasonic_vvx09f006a00_dsi_display_ops,
		.lane_count = 4, /* XXX: this really doesn't belong here */
	},
	{
		.panel_id = MIPI_DSI_AUO_B080XAT_PANEL_ID,
		.type = INTEL_DSI_VIDEO_MODE,
		.name = "auo-b080xat-dsi-vid-mode-display",
		.dev_ops = &auo_b080xat_dsi_display_ops,
		.lane_count = 4, /* XXX: this really doesn't belong here */
	},
	{
		.panel_id = MIPI_DSI_JDI_LPM070W425B_PANEL_ID,
		.type = INTEL_DSI_VIDEO_MODE,
		.name = "jdi-lpm070w425b-dsi-vid-mode-display",
		.dev_ops = &jdi_lpm070w425b_dsi_display_ops,
		.lane_count = 4, /* XXX: this really doesn't belong here */
	},
};

/* Prototype for internal functions */
static void dsi_config(struct drm_encoder *encoder);

static struct intel_dsi *intel_attached_dsi(struct drm_connector *connector)
{
	return container_of(intel_attached_encoder(connector),
			    struct intel_dsi, base);
}

void intel_dsi_device_ready(struct intel_encoder *encoder)
{
	struct drm_i915_private *dev_priv = encoder->base.dev->dev_private;
	struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc);
	struct intel_dsi *intel_dsi = enc_to_intel_dsi(&encoder->base);
	int pipe = intel_crtc->pipe;
	u32 temp;

	DRM_DEBUG_KMS("\n");

	if (intel_dsi->dev.dev_ops->panel_reset)
		intel_dsi->dev.dev_ops->panel_reset(&intel_dsi->dev);

	I915_WRITE_BITS(MIPI_PORT_CTRL(pipe), LP_OUTPUT_HOLD, LP_OUTPUT_HOLD);
	usleep_range(1000, 1500);
	I915_WRITE_BITS(MIPI_DEVICE_READY(pipe), DEVICE_READY |
			ULPS_STATE_EXIT, DEVICE_READY | ULPS_STATE_MASK);
	usleep_range(2000, 2500);
	I915_WRITE_BITS(MIPI_DEVICE_READY(pipe), DEVICE_READY,
			DEVICE_READY | ULPS_STATE_MASK);
	usleep_range(2000, 2500);

	if (intel_dsi->dev.dev_ops->send_otp_cmds)
		intel_dsi->dev.dev_ops->send_otp_cmds(&intel_dsi->dev);

}

void intel_dsi_enable(struct intel_encoder *encoder)
{
	struct drm_device *dev = encoder->base.dev;
	struct drm_i915_private *dev_priv = dev->dev_private;
	struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc);
	struct intel_dsi *intel_dsi = enc_to_intel_dsi(&encoder->base);
	int pipe = intel_crtc->pipe;
	int intr_stat, dpi_ctrl;
	u32 temp;

	DRM_DEBUG_KMS("\n");

	intr_stat = I915_READ(MIPI_INTR_STAT(pipe));
	if (intr_stat & SPL_PKT_SENT_INTERRUPT)
		I915_WRITE(MIPI_INTR_STAT(pipe), SPL_PKT_SENT_INTERRUPT);

	/* XXX: fix the bits with constants */
	I915_WRITE(MIPI_DPI_CONTROL(pipe), ((0x1 << 1) &
			~(0x1 << 0) & ~(0x1 << 6)));
	I915_WRITE(MIPI_DPI_CONTROL(pipe), 0x2);

	udelay(500);

	/* Wait till SPL Packet Sent status bit is not set */
	if (wait_for(I915_READ(MIPI_INTR_STAT(pipe)) &
			SPL_PKT_SENT_INTERRUPT, 50))
		DRM_ERROR("SPL Packet Sent failed\n");

	intr_stat = I915_READ(MIPI_INTR_STAT(pipe));
	if (intr_stat & SPL_PKT_SENT_INTERRUPT)
		I915_WRITE(MIPI_INTR_STAT(pipe), SPL_PKT_SENT_INTERRUPT);

	temp = I915_READ(MIPI_PORT_CTRL(pipe));
	temp = temp | intel_dsi->dev.port_bits;
	I915_WRITE(MIPI_PORT_CTRL(pipe), temp | DPI_ENABLE);
	usleep_range(2000, 2500);

	if (intel_dsi->dev.dev_ops->enable)
		intel_dsi->dev.dev_ops->enable(&intel_dsi->dev);

	intel_panel_enable_backlight(dev, pipe);
}

void intel_dsi_disable(struct intel_encoder *encoder)
{
	struct drm_encoder *drm_encoder = &encoder->base;
	struct drm_device *dev = drm_encoder->dev;
	struct drm_i915_private *dev_priv = encoder->base.dev->dev_private;
	struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc);
	struct intel_dsi *intel_dsi = enc_to_intel_dsi(&encoder->base);
	int pipe = intel_crtc->pipe;
	int intr_stat, dpi_ctrl;

	DRM_DEBUG_KMS("\n");

	intel_panel_disable_backlight(dev);
	if (intel_dsi->dev.backlight_off_delay >= 20)
		msleep(intel_dsi->dev.backlight_off_delay);
	else
		usleep_range(intel_dsi->dev.backlight_off_delay * 1000,
			(intel_dsi->dev.backlight_off_delay * 1000) + 500);

	intr_stat = I915_READ(MIPI_INTR_STAT(pipe));
	if (intr_stat & SPL_PKT_SENT_INTERRUPT)
		I915_WRITE(MIPI_INTR_STAT(pipe), SPL_PKT_SENT_INTERRUPT);

	dpi_ctrl = I915_READ(MIPI_DPI_CONTROL(pipe));

	if (!(dpi_ctrl & TURN_ON)) {
		DRM_DEBUG_KMS("DPI already shutdown\n");
		return;
	}

	if (wait_for((I915_READ(MIPI_GEN_FIFO_STAT(pipe)),
					DPI_FIFO_EMPTY) == 0, 100)) {
			DRM_DEBUG_KMS("DPI FIFO not empty\n");
	}

	if (intel_dsi->dev.send_shutdown == true) {
		I915_WRITE(MIPI_DPI_CONTROL(pipe), SHUTDOWN);

		/* Wait for special packet sent interrupt */
		if (wait_for(I915_READ(MIPI_INTR_STAT(pipe)) &
					SPL_PKT_SENT_INTERRUPT, 50))
			DRM_ERROR("Special packet not sent!\n");
		else {
			intr_stat = I915_READ(MIPI_INTR_STAT(pipe));
			if (intr_stat & SPL_PKT_SENT_INTERRUPT)
				I915_WRITE(MIPI_INTR_STAT(pipe),
						SPL_PKT_SENT_INTERRUPT);
		}

		if (intel_dsi->dev.shutdown_pkt_delay >= 20)
			msleep(intel_dsi->dev.shutdown_pkt_delay);
		else
			usleep_range(intel_dsi->dev.shutdown_pkt_delay * 1000,
				(intel_dsi->dev.shutdown_pkt_delay * 1000)
									+ 500);
	}


	/* If DPI is disabled before sending shutdown command then sending
	 * shutdown special packet fails */
	I915_WRITE_BITS(MIPI_PORT_CTRL(pipe), 0, DPI_ENABLE);
	usleep_range(1000, 1500);

	/* if disable packets are sent before sending shutdown packet then in
	 * some next enable sequence send turn on packet error is observed */
	if (intel_dsi->dev.dev_ops->disable)
		intel_dsi->dev.dev_ops->disable(&intel_dsi->dev);
}

void intel_dsi_clear_device_ready(struct intel_encoder *encoder)
{
	struct drm_i915_private *dev_priv = encoder->base.dev->dev_private;
	struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc);
	struct intel_dsi *intel_dsi = enc_to_intel_dsi(&encoder->base);
	int pipe = intel_crtc->pipe;

	DRM_DEBUG_KMS("\n");

	/*FIXME: enter ULPS sequence*/
	/*
	I915_WRITE_BITS(MIPI_DEVICE_READY(pipe), ULPS_STATE_ENTER,
							ULPS_STATE_MASK);
	usleep_range(2000, 2500);
	*/

	I915_WRITE_BITS(MIPI_PORT_CTRL(pipe), 0, LP_OUTPUT_HOLD);
	usleep_range(1000, 1500);

	/*FIXME: when ULPS sequence is fixed LP will go low*/
	/*
	if (wait_for(((I915_READ(MIPI_PORT_CTRL(pipe)) & 0x20000)
					== 0x00000), 30))
		DRM_ERROR("DSI LP not going Low\n");
	*/

	I915_WRITE_BITS(MIPI_DEVICE_READY(pipe), 0x00, DEVICE_READY);
	usleep_range(2000, 2500);

	intel_disable_dsi_pll(intel_dsi);

	if (intel_dsi->dev.dev_ops->disable_panel_power)
		intel_dsi->dev.dev_ops->disable_panel_power(&intel_dsi->dev);
}

/* Encoder dpms must, add functionality later */
void intel_dsi_encoder_dpms(struct drm_encoder *encoder, int mode)
{
	struct drm_connector *connector = container_of(\
			encoder, struct drm_connector, encoder);
	struct intel_dsi *intel_dsi = enc_to_intel_dsi(encoder);
	struct drm_crtc *crtc;
	struct drm_device *dev = encoder->dev;

	DRM_DEBUG_KMS("\n");

	if (mode != DRM_MODE_DPMS_ON)
		mode = DRM_MODE_DPMS_OFF;
	connector->dpms = mode;

	/* FIXME - Just in case this function */
	/* gets called when device is in D0i3? */
	i915_rpm_get_callback(dev);

	if (mode == DRM_MODE_DPMS_ON) {
		intel_dsi_enable(&intel_dsi->base);
	} else {
		intel_dsi_disable(&intel_dsi->base);
	}

	i915_rpm_put_callback(dev);
}

static int intel_dsi_mode_valid(struct drm_connector *connector,
				struct drm_display_mode *mode)
{
	struct intel_dsi *intel_dsi = intel_attached_dsi(connector);

	DRM_DEBUG_KMS("\n");

	if (mode->flags & DRM_MODE_FLAG_DBLSCAN)
		return MODE_NO_DBLESCAN;

	/* XXX: Validate clock range */
	/* XXX: fixed mode */
	if (intel_dsi->panel_fixed_mode) {
		if (mode->hdisplay > intel_dsi->panel_fixed_mode->hdisplay)
			return MODE_PANEL;
		if (mode->vdisplay > intel_dsi->panel_fixed_mode->vdisplay)
			return MODE_PANEL;
	}

	return intel_dsi->dev.dev_ops->mode_valid(&intel_dsi->dev, mode);\
}

static bool intel_dsi_mode_fixup(struct drm_encoder *encoder,
				  const struct drm_display_mode *mode,
				  struct drm_display_mode *adjusted_mode)
{
	struct intel_dsi *intel_dsi = enc_to_intel_dsi(encoder);

	DRM_DEBUG_KMS("\n");

	/* If we have timings from the BIOS for the panel, put them in
	 * to the adjusted mode.  The CRTC will be set up for this mode,
	 * with the panel scaling set up to source from the H/VDisplay
	 * of the original mode.
	 */
	if (intel_dsi->panel_fixed_mode != NULL) {
#define C(x) (adjusted_mode->x = intel_dsi->panel_fixed_mode->x)
		C(hdisplay);
		C(hsync_start);
		C(hsync_end);
		C(htotal);
		C(vdisplay);
		C(vsync_start);
		C(vsync_end);
		C(vtotal);
		C(clock);
#undef C
	}

	if (intel_dsi->dev.dev_ops->mode_fixup)
		return intel_dsi->dev.dev_ops->mode_fixup(
			&intel_dsi->dev, mode, adjusted_mode);

	return true;
}

static void intel_dsi_mode_prepare(struct drm_encoder *encoder)
{
	struct drm_device *dev = encoder->dev;
	struct drm_i915_private *dev_priv = dev->dev_private;
	struct intel_dsi *intel_dsi = enc_to_intel_dsi(encoder);
	struct intel_encoder *intel_encoder = &intel_dsi->base;

	DRM_DEBUG_KMS("\n");

	/* If device is resuming, no need of prepare.
	 * ALready the pipe is off and inactive
	 */
	if (dev_priv->is_resuming == true) {
		DRM_DEBUG("device is resuming. returning\n");
		return;
	}

	intel_dsi_disable(intel_encoder);
}

static void intel_dsi_commit(struct drm_encoder *encoder)
{
	struct intel_dsi *intel_dsi = enc_to_intel_dsi(encoder);
	struct intel_encoder *intel_encoder = &intel_dsi->base;

	DRM_DEBUG_KMS("\n");

	intel_dsi_enable(intel_encoder);
}

/* return pixels in terms of txbyteclkhs */
static u32 txbyteclkhs(u32 pixels, int bpp, int lane_count)
{
	u32 pixel_bytes;

	/* For 18bpp packed pixel format need to make sure the extra bit counts
	 * will be aligned to the next byte.
	 */
	pixel_bytes =  ((pixels * bpp) / 8) + (((pixels * bpp) % 8) && 1);
	return (pixel_bytes / lane_count) + ((pixel_bytes % lane_count) && 1);
}

static void set_dsi_timings(struct drm_encoder *encoder,
			     struct drm_display_mode *mode)
{
	struct drm_device *dev = encoder->dev;
	struct drm_i915_private *dev_priv = dev->dev_private;
	struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc);
	struct intel_dsi *intel_dsi = enc_to_intel_dsi(encoder);
	int pipe = intel_crtc->pipe;
	unsigned int bpp = intel_crtc->bpp;
	unsigned int lane_count = intel_dsi->dev.lane_count;

	u16 hactive, hfp, hsync, hbp, vfp, vsync, vbp;

	hactive = mode->hdisplay;
	hfp = mode->hsync_start - mode->hdisplay;
	hsync = mode->hsync_end - mode->hsync_start;
	hbp = mode->htotal - mode->hsync_end;

	vfp = mode->vsync_start - mode->vdisplay;
	vsync = mode->vsync_end - mode->vsync_start;
	vbp = mode->vtotal - mode->vsync_end;

	/* horizontal values are in terms of high speed byte clock */
	hactive = txbyteclkhs(hactive, bpp, lane_count);
	hfp = txbyteclkhs(hfp, bpp, lane_count);
	hsync = txbyteclkhs(hsync, bpp, lane_count);
	hbp = txbyteclkhs(hbp, bpp, lane_count);

	DRM_DEBUG_KMS("hactive = 0x%0x hfp = 0x%0x hsync = 0x%0x hbp = 0x%0x\n",
				hactive, hfp, hsync, hbp);

	/* FIXME: Find better way to do this */
	/* For 7x10 panel we need to have BLLP added to active */
	/* Trying to find optimal BLLP Multiplier */
	/*	2.875 - Original multiplier, Works with flicker */
	/*	2.000 - works but still some flicker */
	/*	1.500 - Works, No Flicker */
	/*	1.250 - Works, No Flicker */
	/*	1.100 - Doesn't work */
	/* FIXME: Acer Mango spec requires to run the DSI clock at 500 to
	 * 560Mbps. Recomendation is to run at 513 Mbps. The addition dsi
	 * clock is to be filled with NULL packets. Refer to acer panel
	 * spec for more details.
	 */
	if (dev_priv->mipi.panel_id == MIPI_DSI_AUO_B080XAT_PANEL_ID)
		hactive = (hactive * 10) / 8;

	I915_WRITE(MIPI_HACTIVE_AREA_COUNT(pipe), hactive);
	I915_WRITE(MIPI_HFP_COUNT(pipe), hfp);
	I915_WRITE(MIPI_HSYNC_PADDING_COUNT(pipe), hsync);
	I915_WRITE(MIPI_HBP_COUNT(pipe), hbp);

	/* vertical values are in terms of lines */
	I915_WRITE(MIPI_VFP_COUNT(pipe), vfp);
	I915_WRITE(MIPI_VSYNC_PADDING_COUNT(pipe), vsync);
	I915_WRITE(MIPI_VBP_COUNT(pipe), vbp);

	DRM_DEBUG_KMS("lane_count = %0d bpp = %0d\n", lane_count, bpp);
	DRM_DEBUG_KMS("MIPI_HACTIVE_AREA_COUNT %0x = %0x\n",
			MIPI_HACTIVE_AREA_COUNT(pipe),
			I915_READ(MIPI_HACTIVE_AREA_COUNT(pipe)));
	DRM_DEBUG_KMS("MIPI_HFP_COUNT %0x = %0x\n",
			MIPI_HFP_COUNT(pipe), I915_READ(MIPI_HFP_COUNT(pipe)));
	DRM_DEBUG_KMS("MIPI_HSYNC_PADDING_COUNT %0x = %0x\n",
			MIPI_HSYNC_PADDING_COUNT(pipe),
			I915_READ(MIPI_HSYNC_PADDING_COUNT(pipe)));
	DRM_DEBUG_KMS("MIPI_HBP_COUNT %0x = %0x\n",
			MIPI_HBP_COUNT(pipe), I915_READ(MIPI_HBP_COUNT(pipe)));
	DRM_DEBUG_KMS("MIPI_VFP_COUNT %0x = %0x\n",
			MIPI_VFP_COUNT(pipe), I915_READ(MIPI_VFP_COUNT(pipe)));
	DRM_DEBUG_KMS("MIPI_VSYNC_PADDING_COUNT %0x = %0x\n",
			MIPI_VSYNC_PADDING_COUNT(pipe),
			I915_READ(MIPI_VSYNC_PADDING_COUNT(pipe)));
	DRM_DEBUG_KMS("MIPI_VBP_COUNT %0x = %0x\n",
			MIPI_VBP_COUNT(pipe), I915_READ(MIPI_VBP_COUNT(pipe)));
}


/* this is called for each encoder after i9xx_crtc_mode_set, from
 * intel_crtc_mode_set.
 */
static void intel_dsi_mode_set(struct drm_encoder *encoder,
				struct drm_display_mode *mode,
				struct drm_display_mode *adjusted_mode)
{
	struct drm_device *dev = encoder->dev;
	struct drm_i915_private *dev_priv = dev->dev_private;
	struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc);
	struct intel_dsi *intel_dsi = enc_to_intel_dsi(encoder);
	int pipe = intel_crtc->pipe;
	unsigned int bpp = intel_crtc->bpp;
	u32 val;

	DRM_DEBUG_KMS("\n");

	/* bandgap reset */
	intel_flisdsi_write32(dev_priv, 0x08, 0x0001);
	intel_flisdsi_write32(dev_priv, 0x0F, 0x0005);
	intel_flisdsi_write32(dev_priv, 0x0F, 0x0025);
	udelay(150);
	intel_flisdsi_write32(dev_priv, 0x0F, 0x0000);
	intel_flisdsi_write32(dev_priv, 0x08, 0x0000);

	dsi_config(encoder);

	I915_WRITE(MIPI_DPI_RESOLUTION(pipe),
		(adjusted_mode->vdisplay << VERTICAL_ADDRESS_SHIFT) |
		(adjusted_mode->hdisplay << HORIZONTAL_ADDRESS_SHIFT));

	set_dsi_timings(encoder, adjusted_mode);

	val = intel_dsi->channel << VID_MODE_CHANNEL_NUMBER_SHIFT |
			intel_dsi->dev.lane_count  << DATA_LANES_PRG_REG_SHIFT |
			intel_dsi->dev.pixel_format;
	I915_WRITE(MIPI_DSI_FUNC_PRG(pipe), val);

	/* With AUO B080XAT mipi panel HS transmitter timeout issue is observed.
	 * The timeout could be because there is not enough time to go into BLLP
	 * and hence the DSI link is in HS mode but HS TX timer timed out. As a
	 * work around increase the HS TX timeout value.
	 */
	if ((intel_dsi->dev.operation_mode == DSI_VIDEO_MODE) && \
		(intel_dsi->dev.video_mode_type == DSI_VIDEO_BURST) && \
		(dev_priv->mipi.panel_id != MIPI_DSI_AUO_B080XAT_PANEL_ID))
		I915_WRITE(MIPI_HS_TX_TIMEOUT(pipe),
			txbyteclkhs(adjusted_mode->htotal + 1, bpp,
			intel_dsi->dev.lane_count));
	else
		I915_WRITE(MIPI_HS_TX_TIMEOUT(pipe),
		   txbyteclkhs(adjusted_mode->vtotal * adjusted_mode->htotal,
			       bpp, intel_dsi->dev.lane_count));

	I915_WRITE(MIPI_LP_RX_TIMEOUT(pipe), 0xffff);
	I915_WRITE(MIPI_TURN_AROUND_TIMEOUT(pipe),
					intel_dsi->dev.turn_arnd_val);
	I915_WRITE(MIPI_DEVICE_RESET_TIMER(pipe),
					intel_dsi->dev.rst_timer_val);
	/* in terms of low power clock */
	I915_WRITE(MIPI_INIT_COUNT(pipe), 0x7d0);

	if (intel_dsi->dev.eotp_pkt)
		I915_WRITE(MIPI_EOT_DISABLE(pipe), 0);
	else
		I915_WRITE(MIPI_EOT_DISABLE(pipe), 1);

	I915_WRITE(MIPI_HIGH_LOW_SWITCH_COUNT(pipe), \
					intel_dsi->dev.hs_to_lp_count);
	I915_WRITE(MIPI_LP_BYTECLK(pipe), intel_dsi->dev.lp_byte_clk);
	I915_WRITE(MIPI_DBI_BW_CTRL(pipe), intel_dsi->dev.bw_timer);
	I915_WRITE(MIPI_MAX_RETURN_PKT_SIZE(pipe), 0x64);

	I915_WRITE(MIPI_CLK_LANE_SWITCH_TIME_CNT(pipe),
		((u32)intel_dsi->dev.clk_lp_to_hs_count
		<< LP_HS_SSW_CNT_SHIFT) |
		(intel_dsi->dev.clk_hs_to_lp_count << HS_LP_PWR_SW_CNT_SHIFT));

	if ((intel_dsi->dev.operation_mode == DSI_VIDEO_MODE) && \
			(intel_dsi->dev.video_mode_type ==
					DSI_VIDEO_NBURST_SPULSE))
		I915_WRITE(MIPI_VIDEO_MODE_FORMAT(pipe),
				intel_dsi->dev.video_frmt_cfg_bits |
				VIDEO_MODE_NON_BURST_WITH_SYNC_PULSE);
	else if ((intel_dsi->dev.operation_mode == DSI_VIDEO_MODE) &&	\
			(intel_dsi->dev.video_mode_type ==
					DSI_VIDEO_NBURST_SEVENT))
		I915_WRITE(MIPI_VIDEO_MODE_FORMAT(pipe),
				intel_dsi->dev.video_frmt_cfg_bits |
				VIDEO_MODE_NON_BURST_WITH_SYNC_EVENTS);
	else
		I915_WRITE(MIPI_VIDEO_MODE_FORMAT(pipe),
				intel_dsi->dev.video_frmt_cfg_bits |
				VIDEO_MODE_BURST);

	/*
	 * Enabling panel fitter produces banding effect in non 24 bit
	 * panels. Until we get a clarification from h/w designers don't
	 * enable Panel Fitter in the MIPI DSI path.
	 */
	return;

	if (intel_dsi->pfit && (adjusted_mode->hdisplay < PFIT_SIZE_LIMIT)) {
		u32 val = 0;
		if (intel_dsi->pfit == AUTOSCALE)
			val =  PFIT_ENABLE | (intel_crtc->pipe <<
				PFIT_PIPE_SHIFT) | PFIT_SCALING_AUTO;
		if (intel_dsi->pfit == PILLARBOX)
			val =  PFIT_ENABLE | (intel_crtc->pipe <<
				PFIT_PIPE_SHIFT) | PFIT_SCALING_PILLAR;
		else if (intel_dsi->pfit == LETTERBOX)
			val =  PFIT_ENABLE | (intel_crtc->pipe <<
				PFIT_PIPE_SHIFT) | PFIT_SCALING_LETTER;
		DRM_DEBUG_DRIVER("pfit val = %x", val);
		I915_WRITE(PFIT_CONTROL, val);
	}
}

static enum drm_connector_status
intel_dsi_detect(struct drm_connector *connector, bool force)
{
	struct intel_dsi *intel_dsi = intel_attached_dsi(connector);
	struct drm_i915_private *dev_priv = connector->dev->dev_private;
	int status;
	DRM_DEBUG_KMS("\n");

	/* Either eDP or MIPI will be there, so if eDP detect
	 * assume no MIPI
	 * TBD: Fix proper MIPI detection logic
	 */
	if (dev_priv->is_edp) {
		dev_priv->is_mipi = false;
		return connector_status_disconnected;
	}

	/* Fix panel, No need to detect again If force on */
	if (dev_priv->is_mipi)
		return connector_status_connected;

	status =  intel_dsi->dev.dev_ops->detect(&intel_dsi->dev);
	if (status == connector_status_connected) {
		/* Enable backlight class driver */
		dev_priv->int_mipi_connector = connector;
		intel_panel_setup_backlight(dev_priv->dev);
	}

	return status;
}

static int intel_dsi_get_modes(struct drm_connector *connector)
{
	u32 count = 0;
	struct intel_dsi *intel_dsi = intel_attached_dsi(connector);
	struct drm_display_mode *mode = NULL;

	/* Fix panel, No need to read modes again If we already
	have modes with connector */
	list_for_each_entry(mode, &connector->modes, head) {
		mode->status = MODE_OK;
		count++;
	}

	if (count)
		return count;

	/* Get the mode info from panel specific callback */
	intel_dsi->panel_fixed_mode =
		intel_dsi->dev.dev_ops->get_modes(&intel_dsi->dev);
	if (!intel_dsi->panel_fixed_mode) {
		DRM_ERROR("out of memory for fixed panel mode\n");
		return 0;
	}

	mode = drm_mode_duplicate(connector->dev, intel_dsi->panel_fixed_mode);
	if (!mode)
		return 0;
	else
		intel_dsi->mode_count = 1;

	mode->status = MODE_OK;

	/* Add this mode in probed mode list */
	drm_mode_probed_add(connector, mode);
	DRM_DEBUG_KMS("Mode read done\n");

	/* Fill the panel info here */
	intel_dsi->dev.dev_ops->get_info(0, connector);
	return intel_dsi->mode_count;
}
static void intel_dsi_destroy(struct drm_connector *connector)
{
	DRM_DEBUG_KMS("\n");
	intel_panel_destroy_backlight(connector->dev);
	drm_sysfs_connector_remove(connector);
	drm_connector_cleanup(connector);
	kfree(connector);
}

static int intel_dsi_set_property(struct drm_connector *connector,
		struct drm_property *property,
		uint64_t value)
{
	struct intel_dsi *intel_dsi = intel_attached_dsi(connector);
	struct drm_i915_private *dev_priv = connector->dev->dev_private;
	int ret;

	ret = drm_connector_property_set_value(connector, property, value);
	if (ret)
		return ret;

	if (property == dev_priv->force_pfit_property) {
		if (value == intel_dsi->pfit)
			return 0;

		DRM_DEBUG_DRIVER("val = %d", (int)value);
		intel_dsi->pfit = value;
	}

	return 0;
}

static const struct drm_encoder_helper_funcs intel_dsi_helper_funcs = {
	.dpms = intel_dsi_encoder_dpms,
	.mode_fixup = intel_dsi_mode_fixup,
	.mode_set = intel_dsi_mode_set,
	.disable = intel_encoder_noop,
	.prepare = intel_dsi_mode_prepare,
	.commit = intel_dsi_commit,
};

static const struct drm_encoder_funcs intel_dsi_funcs = {
	.destroy = intel_encoder_destroy,
};

static const struct drm_connector_helper_funcs
	intel_dsi_connector_helper_funcs = {
	.get_modes = intel_dsi_get_modes,
	.mode_valid = intel_dsi_mode_valid,
	.best_encoder = intel_best_encoder,
};

static const struct drm_connector_funcs intel_dsi_connector_funcs = {
	.dpms = drm_helper_connector_dpms,
	.detect = intel_dsi_detect,
	.destroy = intel_dsi_destroy,
	.fill_modes = drm_helper_probe_single_connector_modes,
	.set_property = intel_dsi_set_property,
};

static void dsi_config(struct drm_encoder *encoder)
{
	struct drm_device *dev = encoder->dev;
	struct drm_i915_private *dev_priv = dev->dev_private;
	struct intel_dsi *intel_dsi = enc_to_intel_dsi(encoder);
	struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc);
	int pipe = intel_crtc->pipe;
	u32 tmp;

	DRM_DEBUG_KMS("\n");

	/* escape clock divider, 20MHz, shared for A and C. device ready must be
	 * off when doing this! txclkesc? */
	tmp = I915_READ(MIPI_CTRL(0));
	tmp &= ~ESCAPE_CLOCK_DIVIDER_MASK;
	I915_WRITE(MIPI_CTRL(0), tmp | ESCAPE_CLOCK_DIVIDER_1);

	/* read request priority is per pipe */
	tmp = I915_READ(MIPI_CTRL(pipe));
	tmp &= ~READ_REQUEST_PRIORITY_MASK;
	I915_WRITE(MIPI_CTRL(pipe), tmp | READ_REQUEST_PRIORITY_HIGH);

	/* XXX: why here, why like this? handling in irq handler?! */
	I915_WRITE(MIPI_INTR_EN(pipe), 0xffffffff);

	/* why here, was elsewhere... also 2a, 0c, 60, 08 for values */
	I915_WRITE(MIPI_DPHY_PARAM(pipe), intel_dsi->dev.dphy_reg);
}

static void
intel_dsi_add_properties(struct intel_dsi *intel_dsi,
				struct drm_connector *connector)
{
	intel_attach_force_pfit_property(connector);
}

static ssize_t panel_bpp_show(struct device *device,
			   struct device_attribute *attr,
			   char *buf)
{
	struct drm_connector *connector =
			container_of(device, struct drm_connector, kdev);
	struct drm_device *dev = connector->dev;
	struct drm_i915_private *dev_priv = dev->dev_private;

	int bpp = dev_priv->mipi.panel_bpp;

	snprintf(buf, sizeof(bpp), "%d\n", bpp);

	return sizeof(bpp);
}

static struct device_attribute connector_bpp_attrs[] = {
	__ATTR_RO(panel_bpp),
};

bool intel_dsi_init(struct drm_device *dev)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	struct intel_dsi *intel_dsi;
	struct intel_encoder *intel_encoder;
	struct drm_encoder *encoder;
	struct intel_connector *intel_connector;
	struct drm_connector *connector;
	const struct intel_dsi_device *dsi;
	unsigned int i;

	DRM_DEBUG_KMS("\n");

	intel_dsi = kzalloc(sizeof(struct intel_dsi), GFP_KERNEL);
	if (!intel_dsi)
		return false;
	intel_dsi->pfit = 0;

	intel_connector = kzalloc(sizeof(struct intel_connector), GFP_KERNEL);
	if (!intel_connector) {
		kfree(intel_dsi);
		return false;
	}

	intel_encoder = &intel_dsi->base;
	encoder = &intel_encoder->base;

	connector = &intel_connector->base;

	/* XXX: encoder type */
	drm_encoder_init(dev, encoder, &intel_dsi_funcs,
			DRM_MODE_ENCODER_MIPI);

	/* Initialize panel id based on kernel param.
	 * If no kernel param use panel id from VBT
	 * If no  param and no VBT initialize with
	 * default ASUS panel ID for now */
	if (i915_mipi_panel_id <= 0) {
		/* check if panel id available from VBT */
		if (!dev_priv->mipi.panel_id) {
			/* default ASUS panel */
			dev_priv->mipi.panel_id =
				MIPI_DSI_PANASONIC_VXX09F006A00_PANEL_ID;
		}
	} else
		dev_priv->mipi.panel_id = i915_mipi_panel_id;

	for (i = 0; i < ARRAY_SIZE(intel_dsi_devices); i++) {
		dsi = &intel_dsi_devices[i];
		/* find the panel based on panel_id */
		if (dsi->panel_id == dev_priv->mipi.panel_id) {
			intel_dsi->dev = *dsi;
			memcpy(&intel_dsi->dev, dsi,
				sizeof(struct intel_dsi_device));

			if (dsi->dev_ops->init(&intel_dsi->dev))
				break;
		}
	}

	if (i == ARRAY_SIZE(intel_dsi_devices)) {
		DRM_ERROR("Unsupported MIPI Panel id:%d\n",
					dev_priv->mipi.panel_id);
		goto err;
	}

	if (intel_dsi->dev.pixel_format == VID_MODE_FORMAT_RGB666_LOOSE)
		intel_dsi->dsi_packet_format = dsi_18Bpp_loosely_packed;
	else
		intel_dsi->dsi_packet_format = dsi_24Bpp_packed;

	intel_dsi->channel = 0;
	intel_dsi->hs = 1;

	if (i == ARRAY_SIZE(intel_dsi_devices))
		goto err;

	intel_encoder->type = INTEL_OUTPUT_DSI;
	intel_encoder->crtc_mask = (1 << 0); /* XXX */

	intel_encoder->cloneable = false;
	/* XXX: connector type */
	drm_connector_init(dev, connector, &intel_dsi_connector_funcs,
			DRM_MODE_CONNECTOR_MIPI);

	drm_connector_helper_add(connector, &intel_dsi_connector_helper_funcs);

	connector->display_info.subpixel_order = SubPixelHorizontalRGB; /*XXX*/
	connector->interlace_allowed = false;
	connector->doublescan_allowed = false;

	drm_encoder_helper_add(encoder, &intel_dsi_helper_funcs);

	intel_dsi_add_properties(intel_dsi, connector);
	intel_connector_attach_encoder(intel_connector, intel_encoder);

	drm_sysfs_connector_add(connector);

	/* add panel bpp as another connector property */
	device_create_file(&connector->kdev, &connector_bpp_attrs[0]);

	/* XXX: Disable PPS to be done before eDP is disabled per BSPEC*/
	/* FIXME: move to correct place */
	if ((I915_READ(PIPEA_PP_CONTROL) & 0x00000001) != 0)
		I915_WRITE_BITS(PIPEA_PP_CONTROL, 0, 0x00000001);

	wait_for((I915_READ(PIPEA_PP_STATUS) & 0x80000000) == 0, 150);

	if ((I915_READ(PIPEA_PP_STATUS) & 0x80000000) != 0)
		DRM_ERROR("UNABLE TO clear PPS----- timedout\n");

	return true;
err:
	drm_encoder_cleanup(&intel_encoder->base);
	kfree(intel_dsi);
	kfree(intel_connector);

	return false;
}
