NDFramePage.OnPageTitleLoaded("File2:uvm_port_base.svh","uvm_port_base.svh");NDSummary.OnSummaryLoaded("File2:uvm_port_base.svh",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Functions","Function"],["Groups","Group"],["Sections","Section"]],[[2063,0,3,"Port Base Classes","Port_Base_Classes"],[2064,0,0,"uvm_port_component_base","uvm_port_component_base"],[2065,0,2,"Functions","uvm_port_component_base.Functions"],[2066,0,1,"get_connected_to","uvm_port_component_base.get_connected_to"],[2067,0,1,"get_provided_to","uvm_port_component_base.get_provided_to"],[2068,0,1,"is_port","uvm_port_component_base.is_port"],[2069,0,1,"is_export","uvm_port_component_base.is_export"],[2070,0,1,"is_imp","uvm_port_component_base.is_imp"],[2071,0,0,"uvm_port_component #(PORT)","uvm_port_component_"],[2072,0,2,"Functions","uvm_port_component_.Functions"],[2073,0,1,"get_port","uvm_port_component_.get_port"],[2074,0,0,"uvm_port_base #(IF)","uvm_port_base_"],[2075,0,2,"Functions","uvm_port_base_.Functions"],[2076,0,1,"new","uvm_port_base_.new"],[2077,0,1,"get_name","uvm_port_base_.get_name"],[2078,0,1,"get_full_name","uvm_port_base_.get_full_name"],[2079,0,1,"get_parent","uvm_port_base_.get_parent"],[2080,0,1,"get_comp","uvm_port_base_.get_comp"],[2081,0,1,"get_type_name","uvm_port_base_.get_type_name"],[2082,0,1,"min_size","uvm_port_base_.min_size"],[2083,0,1,"max_size","uvm_port_base_.max_size"],[2084,0,1,"is_unbounded","uvm_port_base_.is_unbounded"],[2085,0,1,"is_port","uvm_port_base_.is_port"],[2086,0,1,"is_export","uvm_port_base_.is_export"],[2087,0,1,"is_imp","uvm_port_base_.is_imp"],[2088,0,1,"size","uvm_port_base_.size"],[2089,0,1,"set_default_index","uvm_port_base_.set_default_index"],[2090,0,1,"connect","uvm_port_base_.connect"],[2091,0,1,"debug_connected_to","uvm_port_base_.debug_connected_to"],[2092,0,1,"debug_provided_to","uvm_port_base_.debug_provided_to"],[2093,0,1,"resolve_bindings","uvm_port_base_.resolve_bindings"],[2094,0,1,"get_if","uvm_port_base_.get_if"]]);