<html><body><samp><pre>
<!@TC:1641478051>
#Build: Synplify Pro (R) R-2021.03M, Build 140R, Jun 17 2021
#install: C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DESKTOP-JON32I6

# Thu Jan  6 15:07:31 2022

#Implementation: synthesis


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03M
Install: C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-JON32I6

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202103synp1, Build 142R, Built Jun 17 2021 10:57:57, @</a>

@N: : <!@TM:1641478062> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03M
Install: C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-JON32I6

Implementation : synthesis
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202103synp1, Build 142R, Built Jun 17 2021 10:57:57, @</a>

@N: : <!@TM:1641478062> | Running in 64-bit mode 
@N: : <a href="C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd:17:7:17:9:@N::@XP_MSG">sb.vhd(17)</a><!@TM:1641478062> | Top entity is set to sb.
File C:\Users\RG\Documents\MicroController\hdl\spi_master.vhd changed - recompiling
File C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd changed - recompiling
File C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd changed - recompiling
File C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd changed - recompiling
File C:\Users\RG\Documents\MicroController\component\work\sb_sb\CCC_0\sb_sb_CCC_0_FCCC.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\smartfusion2.vhd changed - recompiling
File C:\Users\RG\Documents\MicroController\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd changed - recompiling
File C:\Users\RG\Documents\MicroController\component\work\sb_sb_MSS\sb_sb_MSS_syn.vhd changed - recompiling
File C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd changed - recompiling
File C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd changed - recompiling
File C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd changed - recompiling
File C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd changed - recompiling
File C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd changed - recompiling
File C:\Users\RG\Documents\MicroController\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd changed - recompiling
File C:\Users\RG\Documents\MicroController\component\work\sb_sb_MSS\sb_sb_MSS.vhd changed - recompiling
File C:\Users\RG\Documents\MicroController\component\work\sb_sb\sb_sb.vhd changed - recompiling
File C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd changed - recompiling
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1641478062> | Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\hdl\Timestamp.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1641478062> | Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\hdl\spi_master.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1641478062> | Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1641478062> | Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1641478062> | Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1641478062> | Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\work\sb_sb\CCC_0\sb_sb_CCC_0_FCCC.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1641478062> | Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1641478062> | Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\work\sb_sb_MSS\sb_sb_MSS_syn.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1641478062> | Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1641478062> | Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1641478062> | Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1641478062> | Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1641478062> | Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1641478062> | Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1641478062> | Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\work\sb_sb_MSS\sb_sb_MSS.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1641478062> | Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\work\sb_sb\sb_sb.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1641478062> | Using the VHDL 2008 Standard for file 'C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd'. 
VHDL syntax check successful!
File C:\Users\RG\Documents\MicroController\component\work\sb_sb\CCC_0\sb_sb_CCC_0_FCCC.vhd changed - recompiling
File C:\Users\RG\Documents\MicroController\component\work\sb_sb_MSS\sb_sb_MSS_syn.vhd changed - recompiling
File C:\Users\RG\Documents\MicroController\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd changed - recompiling
File C:\Users\RG\Documents\MicroController\component\work\sb_sb_MSS\sb_sb_MSS.vhd changed - recompiling
File C:\Users\RG\Documents\MicroController\component\work\sb_sb\sb_sb.vhd changed - recompiling
File C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd changed - recompiling
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd2008\std1164.vhd:888:16:888:18:@N:CD231:@XP_MSG">std1164.vhd(888)</a><!@TM:1641478062> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd:17:7:17:9:@N:CD630:@XP_MSG">sb.vhd(17)</a><!@TM:1641478062> | Synthesizing work.sb.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:33:7:33:12:@N:CD630:@XP_MSG">STAMP.vhd(33)</a><!@TM:1641478062> | Synthesizing work.stamp.architecture_stamp.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:74:27:74:29:@N:CD231:@XP_MSG">STAMP.vhd(74)</a><!@TM:1641478062> | Using onehot encoding for type component_state_t. For example, enumeration fsm_idle is mapped to "100000".
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:77:27:77:29:@N:CD233:@XP_MSG">STAMP.vhd(77)</a><!@TM:1641478062> | Using sequential encoding for type spi_request_for_t.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:428:16:428:30:@N:CD604:@XP_MSG">STAMP.vhd(428)</a><!@TM:1641478062> | OTHERS clause is not synthesized.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\spi_master.vhd:30:7:30:17:@N:CD630:@XP_MSG">spi_master.vhd(30)</a><!@TM:1641478062> | Synthesizing work.spi_master.logic.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\spi_master.vhd:53:15:53:17:@N:CD233:@XP_MSG">spi_master.vhd(53)</a><!@TM:1641478062> | Using sequential encoding for type machine.
Post processing for work.spi_master.logic
Running optimization stage 1 on spi_master .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\spi_master.vhd:74:4:74:6:@W:CL271:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478062> | Pruning unused bits 31 to 1 of slave_6(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\spi_master.vhd:74:4:74:6:@A:CL282:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478062> | Feedback mux created for signal rx_buffer[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\spi_master.vhd:74:4:74:6:@A:CL282:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478062> | Feedback mux created for signal clk_toggles[5:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\spi_master.vhd:74:4:74:6:@A:CL282:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478062> | Feedback mux created for signal tx_buffer[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\spi_master.vhd:74:4:74:6:@A:CL282:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478062> | Feedback mux created for signal continue. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\spi_master.vhd:74:4:74:6:@A:CL282:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478062> | Feedback mux created for signal sclk_buffer. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\spi_master.vhd:74:4:74:6:@A:CL282:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478062> | Feedback mux created for signal last_bit_rx[5:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\spi_master.vhd:74:4:74:6:@A:CL282:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478062> | Feedback mux created for signal count[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\spi_master.vhd:74:4:74:6:@A:CL282:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478062> | Feedback mux created for signal slave[0:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\spi_master.vhd:74:4:74:6:@A:CL282:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478062> | Feedback mux created for signal clk_ratio[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\spi_master.vhd:74:4:74:6:@A:CL282:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478062> | Feedback mux created for signal assert_data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on spi_master (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 105MB)
Post processing for work.stamp.architecture_stamp
Running optimization stage 1 on STAMP .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:203:8:203:10:@A:CL282:@XP_MSG">STAMP.vhd(203)</a><!@TM:1641478062> | Feedback mux created for signal PRDATA[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:203:8:203:10:@A:CL282:@XP_MSG">STAMP.vhd(203)</a><!@TM:1641478062> | Feedback mux created for signal apb_spi_finished. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:203:8:203:10:@A:CL282:@XP_MSG">STAMP.vhd(203)</a><!@TM:1641478062> | Feedback mux created for signal measurement_temp[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:203:8:203:10:@A:CL282:@XP_MSG">STAMP.vhd(203)</a><!@TM:1641478062> | Feedback mux created for signal spi_request_for[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:203:8:203:10:@A:CL282:@XP_MSG">STAMP.vhd(203)</a><!@TM:1641478062> | Feedback mux created for signal measurement_dms2[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:203:8:203:10:@A:CL282:@XP_MSG">STAMP.vhd(203)</a><!@TM:1641478062> | Feedback mux created for signal measurement_dms1[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:203:8:203:10:@A:CL282:@XP_MSG">STAMP.vhd(203)</a><!@TM:1641478062> | Feedback mux created for signal spi_tx_data[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:203:8:203:10:@A:CL282:@XP_MSG">STAMP.vhd(203)</a><!@TM:1641478062> | Feedback mux created for signal apb_is_reset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:203:8:203:10:@A:CL282:@XP_MSG">STAMP.vhd(203)</a><!@TM:1641478062> | Feedback mux created for signal apb_is_atomic. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on STAMP (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\RG\Documents\MicroController\component\work\sb_sb\sb_sb.vhd:20:7:20:12:@N:CD630:@XP_MSG">sb_sb.vhd(20)</a><!@TM:1641478062> | Synthesizing work.sb_sb.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\smartfusion2.vhd:790:10:790:18:@N:CD630:@XP_MSG">smartfusion2.vhd(790)</a><!@TM:1641478062> | Synthesizing smartfusion2.sysreset.syn_black_box.
Post processing for smartfusion2.sysreset.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\RG\Documents\MicroController\component\work\sb_sb_MSS\sb_sb_MSS.vhd:17:7:17:16:@N:CD630:@XP_MSG">sb_sb_MSS.vhd(17)</a><!@TM:1641478062> | Synthesizing work.sb_sb_mss.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\RG\Documents\MicroController\component\work\sb_sb_MSS\sb_sb_MSS_syn.vhd:10:7:10:14:@N:CD630:@XP_MSG">sb_sb_MSS_syn.vhd(10)</a><!@TM:1641478062> | Synthesizing work.mss_010.def_arch.
Post processing for work.mss_010.def_arch
Post processing for work.sb_sb_mss.rtl
Running optimization stage 1 on sb_sb_MSS .......
Finished optimization stage 1 on sb_sb_MSS (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 110MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\RG\Documents\MicroController\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd:8:7:8:25:@N:CD630:@XP_MSG">sb_sb_FABOSC_0_OSC.vhd(8)</a><!@TM:1641478062> | Synthesizing work.sb_sb_fabosc_0_osc.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\smartfusion2.vhd:562:10:562:16:@N:CD630:@XP_MSG">smartfusion2.vhd(562)</a><!@TM:1641478062> | Synthesizing smartfusion2.clkint.syn_black_box.
Post processing for smartfusion2.clkint.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:19:7:19:21:@N:CD630:@XP_MSG">osc_comps.vhd(19)</a><!@TM:1641478062> | Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:79:7:79:25:@N:CD630:@XP_MSG">osc_comps.vhd(79)</a><!@TM:1641478062> | Synthesizing work.rcosc_25_50mhz_fab.def_arch.
Post processing for work.rcosc_25_50mhz_fab.def_arch
Post processing for work.sb_sb_fabosc_0_osc.def_arch
Running optimization stage 1 on sb_sb_FABOSC_0_OSC .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\RG\Documents\MicroController\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd:16:10:16:20:@W:CL240:@XP_MSG">sb_sb_FABOSC_0_OSC.vhd(16)</a><!@TM:1641478062> | Signal XTLOSC_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\RG\Documents\MicroController\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd:15:10:15:20:@W:CL240:@XP_MSG">sb_sb_FABOSC_0_OSC.vhd(15)</a><!@TM:1641478062> | Signal XTLOSC_CCC is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\RG\Documents\MicroController\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd:14:10:14:24:@W:CL240:@XP_MSG">sb_sb_FABOSC_0_OSC.vhd(14)</a><!@TM:1641478062> | Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\RG\Documents\MicroController\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd:13:10:13:24:@W:CL240:@XP_MSG">sb_sb_FABOSC_0_OSC.vhd(13)</a><!@TM:1641478062> | Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.</font>
Finished optimization stage 1 on sb_sb_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 110MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:27:7:27:17:@N:CD630:@XP_MSG">coreresetp.vhd(27)</a><!@TM:1641478062> | Synthesizing work.coreresetp.rtl.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:477:8:477:26:@W:CD434:@XP_MSG">coreresetp.vhd(477)</a><!@TM:1641478062> | Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:478:8:478:22:@W:CD434:@XP_MSG">coreresetp.vhd(478)</a><!@TM:1641478062> | Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:479:8:479:21:@W:CD434:@XP_MSG">coreresetp.vhd(479)</a><!@TM:1641478062> | Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:480:8:480:38:@W:CD434:@XP_MSG">coreresetp.vhd(480)</a><!@TM:1641478062> | Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:481:8:481:28:@W:CD434:@XP_MSG">coreresetp.vhd(481)</a><!@TM:1641478062> | Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:482:8:482:28:@W:CD434:@XP_MSG">coreresetp.vhd(482)</a><!@TM:1641478062> | Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:483:8:483:29:@W:CD434:@XP_MSG">coreresetp.vhd(483)</a><!@TM:1641478062> | Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:484:8:484:28:@W:CD434:@XP_MSG">coreresetp.vhd(484)</a><!@TM:1641478062> | Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:485:8:485:29:@W:CD434:@XP_MSG">coreresetp.vhd(485)</a><!@TM:1641478062> | Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:486:8:486:28:@W:CD434:@XP_MSG">coreresetp.vhd(486)</a><!@TM:1641478062> | Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:487:8:487:29:@W:CD434:@XP_MSG">coreresetp.vhd(487)</a><!@TM:1641478062> | Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:488:8:488:28:@W:CD434:@XP_MSG">coreresetp.vhd(488)</a><!@TM:1641478062> | Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:489:8:489:29:@W:CD434:@XP_MSG">coreresetp.vhd(489)</a><!@TM:1641478062> | Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:490:8:490:31:@W:CD434:@XP_MSG">coreresetp.vhd(490)</a><!@TM:1641478062> | Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:491:8:491:31:@W:CD434:@XP_MSG">coreresetp.vhd(491)</a><!@TM:1641478062> | Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
Post processing for work.coreresetp.rtl
Running optimization stage 1 on CoreResetP .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1519:8:1519:10:@W:CL169:@XP_MSG">coreresetp.vhd(1519)</a><!@TM:1641478062> | Pruning unused register count_ddr_2(13 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1495:8:1495:10:@W:CL169:@XP_MSG">coreresetp.vhd(1495)</a><!@TM:1641478062> | Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1471:8:1471:10:@W:CL169:@XP_MSG">coreresetp.vhd(1471)</a><!@TM:1641478062> | Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1447:8:1447:10:@W:CL169:@XP_MSG">coreresetp.vhd(1447)</a><!@TM:1641478062> | Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1423:8:1423:10:@W:CL169:@XP_MSG">coreresetp.vhd(1423)</a><!@TM:1641478062> | Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1641478062> | Pruning unused register count_ddr_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1641478062> | Pruning unused register count_ddr_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1641478062> | Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1641478062> | Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1641478062> | Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1641478062> | Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1641478062> | Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1641478062> | Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1641478062> | Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1641478062> | Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@W:CL169:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1641478062> | Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@W:CL169:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1641478062> | Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@W:CL169:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1641478062> | Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@W:CL169:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1641478062> | Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@W:CL169:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1641478062> | Pruning unused register count_ddr_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1331:8:1331:10:@W:CL177:@XP_MSG">coreresetp.vhd(1331)</a><!@TM:1641478062> | Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1641478062> | Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1641478062> | Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1641478062> | Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1641478062> | Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@W:CL190:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1641478062> | Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@W:CL169:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1641478062> | Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@W:CL169:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1641478062> | Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@W:CL169:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1641478062> | Pruning unused register sm2_state(2 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:792:8:792:10:@W:CL169:@XP_MSG">coreresetp.vhd(792)</a><!@TM:1641478062> | Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:792:8:792:10:@W:CL169:@XP_MSG">coreresetp.vhd(792)</a><!@TM:1641478062> | Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on CoreResetP (CPU Time 0h:00m:00s, Memory Used current: 110MB peak: 111MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:34:7:34:15:@N:CD630:@XP_MSG">coreapb3.vhd(34)</a><!@TM:1641478062> | Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:665:16:665:30:@N:CD604:@XP_MSG">coreapb3.vhd(665)</a><!@TM:1641478062> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:1453:41:1453:47:@W:CD434:@XP_MSG">coreapb3.vhd(1453)</a><!@TM:1641478062> | Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:616:7:616:16:@W:CD638:@XP_MSG">coreapb3.vhd(616)</a><!@TM:1641478062> | Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd:33:7:33:24:@N:CD630:@XP_MSG">coreapb3_muxptob3.vhd(33)</a><!@TM:1641478062> | Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.
Post processing for coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 1 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
Running optimization stage 1 on CoreAPB3 .......
Finished optimization stage 1 on CoreAPB3 (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\RG\Documents\MicroController\component\work\sb_sb\CCC_0\sb_sb_CCC_0_FCCC.vhd:8:7:8:23:@N:CD630:@XP_MSG">sb_sb_CCC_0_FCCC.vhd(8)</a><!@TM:1641478062> | Synthesizing work.sb_sb_ccc_0_fccc.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\smartfusion2.vhd:798:10:798:13:@N:CD630:@XP_MSG">smartfusion2.vhd(798)</a><!@TM:1641478062> | Synthesizing smartfusion2.ccc.syn_black_box.
Post processing for smartfusion2.ccc.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\smartfusion2.vhd:576:10:576:13:@N:CD630:@XP_MSG">smartfusion2.vhd(576)</a><!@TM:1641478062> | Synthesizing smartfusion2.gnd.syn_black_box.
Post processing for smartfusion2.gnd.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\smartfusion2.vhd:582:10:582:13:@N:CD630:@XP_MSG">smartfusion2.vhd(582)</a><!@TM:1641478062> | Synthesizing smartfusion2.vcc.syn_black_box.
Post processing for smartfusion2.vcc.syn_black_box
Post processing for work.sb_sb_ccc_0_fccc.def_arch
Running optimization stage 1 on sb_sb_CCC_0_FCCC .......
Finished optimization stage 1 on sb_sb_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
Post processing for work.sb_sb.rtl
Running optimization stage 1 on sb_sb .......
Finished optimization stage 1 on sb_sb (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:47:7:47:25:@N:CD630:@XP_MSG">MemorySynchronizer.vhd(47)</a><!@TM:1641478062> | Synthesizing work.memorysynchronizer.arch.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:140:27:140:29:@N:CD231:@XP_MSG">MemorySynchronizer.vhd(140)</a><!@TM:1641478062> | Using onehot encoding for type memorysyncstate_t. For example, enumeration start is mapped to "1000000".
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:142:22:142:24:@N:CD233:@XP_MSG">MemorySynchronizer.vhd(142)</a><!@TM:1641478062> | Using sequential encoding for type apbstatetype.
<font color=#A52A2A>@W:<a href="@W:CD273:@XP_HELP">CD273</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:348:55:348:76:@W:CD273:@XP_MSG">MemorySynchronizer.vhd(348)</a><!@TM:1641478062> | Comparison (/=) of different length arrays is always true!</font>
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:593:16:593:30:@N:CD604:@XP_MSG">MemorySynchronizer.vhd(593)</a><!@TM:1641478062> | OTHERS clause is not synthesized.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\Timestamp.vhd:28:7:28:16:@N:CD630:@XP_MSG">Timestamp.vhd(28)</a><!@TM:1641478062> | Synthesizing work.timestamp.behaviour.
Post processing for work.timestamp.behaviour
Running optimization stage 1 on Timestamp .......
Finished optimization stage 1 on Timestamp (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
Post processing for work.memorysynchronizer.arch
Running optimization stage 1 on MemorySynchronizer .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@A:CL282:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | Feedback mux created for signal end_one_counter[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@W:CL111:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | All reachable assignments to SynchStatusReg(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@W:CL111:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | All reachable assignments to SynchStatusReg(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@W:CL111:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | All reachable assignments to getTime are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@W:CL111:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | All reachable assignments to PSLVERR are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@W:CL190:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | Optimizing register bit SynchStatusReg2(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@W:CL190:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | Optimizing register bit SynchStatusReg2(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@W:CL260:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | Pruning register bit 31 of SynchStatusReg2(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@W:CL260:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | Pruning register bit 5 of SynchStatusReg2(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on MemorySynchronizer (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 129MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\smartfusion2.vhd:191:10:191:14:@N:CD630:@XP_MSG">smartfusion2.vhd(191)</a><!@TM:1641478062> | Synthesizing smartfusion2.and2.syn_black_box.
Post processing for smartfusion2.and2.syn_black_box
Post processing for work.sb.rtl
Running optimization stage 1 on sb .......
Finished optimization stage 1 on sb (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 129MB)
Running optimization stage 2 on Timestamp .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\Timestamp.vhd:33:4:33:11:@N:CL159:@XP_MSG">Timestamp.vhd(33)</a><!@TM:1641478062> | Input getTime is unused.
Finished optimization stage 2 on Timestamp (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 129MB)
Running optimization stage 2 on MemorySynchronizer .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@N:CL189:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | Register bit end_one_counter(2) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@W:CL190:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | Optimizing register bit resynceventpulldowncounter(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@W:CL190:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | Optimizing register bit resynceventpulldowncounter(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@W:CL190:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | Optimizing register bit resynctimercounter(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@W:CL190:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | Optimizing register bit SynchStatusReg(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@W:CL190:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | Optimizing register bit SynchStatusReg(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@W:CL190:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | Optimizing register bit SynchStatusReg(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@W:CL190:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | Optimizing register bit SynchStatusReg(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@W:CL190:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | Optimizing register bit SynchStatusReg(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@W:CL190:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | Optimizing register bit SynchStatusReg(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@W:CL190:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | Optimizing register bit SynchStatusReg(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@W:CL190:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | Optimizing register bit SynchStatusReg(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@W:CL279:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | Pruning register bits 21 to 14 of SynchStatusReg(31 downto 2). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@W:CL260:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | Pruning register bit 31 of resynctimercounter(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@W:CL279:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | Pruning register bits 4 to 3 of resynceventpulldowncounter(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@W:CL260:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | Pruning register bit 2 of end_one_counter(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@N:CL201:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | Trying to extract state machine for register APBState.
Extracted state machine for register APBState
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd:284:8:284:10:@N:CL201:@XP_MSG">MemorySynchronizer.vhd(284)</a><!@TM:1641478062> | Trying to extract state machine for register MemorySyncState.
Extracted state machine for register MemorySyncState
State machine has 6 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
Finished optimization stage 2 on MemorySynchronizer (CPU Time 0h:00m:02s, Memory Used current: 155MB peak: 163MB)
Running optimization stage 2 on sb_sb_CCC_0_FCCC .......
Finished optimization stage 2 on sb_sb_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 163MB)
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 2 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 163MB)
Running optimization stage 2 on CoreAPB3 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:75:0:75:5:@N:CL159:@XP_MSG">coreapb3.vhd(75)</a><!@TM:1641478062> | Input IADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:76:0:76:7:@N:CL159:@XP_MSG">coreapb3.vhd(76)</a><!@TM:1641478062> | Input PRESETN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:77:0:77:4:@N:CL159:@XP_MSG">coreapb3.vhd(77)</a><!@TM:1641478062> | Input PCLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:114:0:114:8:@N:CL159:@XP_MSG">coreapb3.vhd(114)</a><!@TM:1641478062> | Input PRDATAS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:115:0:115:8:@N:CL159:@XP_MSG">coreapb3.vhd(115)</a><!@TM:1641478062> | Input PRDATAS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:116:0:116:8:@N:CL159:@XP_MSG">coreapb3.vhd(116)</a><!@TM:1641478062> | Input PRDATAS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:117:0:117:9:@N:CL159:@XP_MSG">coreapb3.vhd(117)</a><!@TM:1641478062> | Input PRDATAS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:118:0:118:9:@N:CL159:@XP_MSG">coreapb3.vhd(118)</a><!@TM:1641478062> | Input PRDATAS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:119:0:119:9:@N:CL159:@XP_MSG">coreapb3.vhd(119)</a><!@TM:1641478062> | Input PRDATAS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:120:0:120:9:@N:CL159:@XP_MSG">coreapb3.vhd(120)</a><!@TM:1641478062> | Input PRDATAS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:121:0:121:9:@N:CL159:@XP_MSG">coreapb3.vhd(121)</a><!@TM:1641478062> | Input PRDATAS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:122:0:122:9:@N:CL159:@XP_MSG">coreapb3.vhd(122)</a><!@TM:1641478062> | Input PRDATAS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:131:0:131:8:@N:CL159:@XP_MSG">coreapb3.vhd(131)</a><!@TM:1641478062> | Input PREADYS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:132:0:132:8:@N:CL159:@XP_MSG">coreapb3.vhd(132)</a><!@TM:1641478062> | Input PREADYS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:133:0:133:8:@N:CL159:@XP_MSG">coreapb3.vhd(133)</a><!@TM:1641478062> | Input PREADYS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:134:0:134:9:@N:CL159:@XP_MSG">coreapb3.vhd(134)</a><!@TM:1641478062> | Input PREADYS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:135:0:135:9:@N:CL159:@XP_MSG">coreapb3.vhd(135)</a><!@TM:1641478062> | Input PREADYS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:136:0:136:9:@N:CL159:@XP_MSG">coreapb3.vhd(136)</a><!@TM:1641478062> | Input PREADYS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:137:0:137:9:@N:CL159:@XP_MSG">coreapb3.vhd(137)</a><!@TM:1641478062> | Input PREADYS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:138:0:138:9:@N:CL159:@XP_MSG">coreapb3.vhd(138)</a><!@TM:1641478062> | Input PREADYS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:139:0:139:9:@N:CL159:@XP_MSG">coreapb3.vhd(139)</a><!@TM:1641478062> | Input PREADYS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:148:0:148:9:@N:CL159:@XP_MSG">coreapb3.vhd(148)</a><!@TM:1641478062> | Input PSLVERRS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:149:0:149:9:@N:CL159:@XP_MSG">coreapb3.vhd(149)</a><!@TM:1641478062> | Input PSLVERRS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:150:0:150:9:@N:CL159:@XP_MSG">coreapb3.vhd(150)</a><!@TM:1641478062> | Input PSLVERRS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:151:0:151:10:@N:CL159:@XP_MSG">coreapb3.vhd(151)</a><!@TM:1641478062> | Input PSLVERRS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:152:0:152:10:@N:CL159:@XP_MSG">coreapb3.vhd(152)</a><!@TM:1641478062> | Input PSLVERRS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:153:0:153:10:@N:CL159:@XP_MSG">coreapb3.vhd(153)</a><!@TM:1641478062> | Input PSLVERRS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:154:0:154:10:@N:CL159:@XP_MSG">coreapb3.vhd(154)</a><!@TM:1641478062> | Input PSLVERRS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:155:0:155:10:@N:CL159:@XP_MSG">coreapb3.vhd(155)</a><!@TM:1641478062> | Input PSLVERRS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:156:0:156:10:@N:CL159:@XP_MSG">coreapb3.vhd(156)</a><!@TM:1641478062> | Input PSLVERRS15 is unused.
Finished optimization stage 2 on CoreAPB3 (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 163MB)
Running optimization stage 2 on CoreResetP .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1641478062> | Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1641478062> | Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1641478062> | Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1641478062> | Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:CL201:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1641478062> | Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:CL201:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1641478062> | Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:CL201:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1641478062> | Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:CL201:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1641478062> | Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:CL201:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1641478062> | Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:96:4:96:13:@N:CL159:@XP_MSG">coreresetp.vhd(96)</a><!@TM:1641478062> | Input CLK_LTSSM is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:123:4:123:13:@N:CL159:@XP_MSG">coreresetp.vhd(123)</a><!@TM:1641478062> | Input FPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:126:4:126:19:@N:CL159:@XP_MSG">coreresetp.vhd(126)</a><!@TM:1641478062> | Input SDIF0_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:135:4:135:19:@N:CL159:@XP_MSG">coreresetp.vhd(135)</a><!@TM:1641478062> | Input SDIF1_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:139:4:139:19:@N:CL159:@XP_MSG">coreresetp.vhd(139)</a><!@TM:1641478062> | Input SDIF2_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:143:4:143:19:@N:CL159:@XP_MSG">coreresetp.vhd(143)</a><!@TM:1641478062> | Input SDIF3_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:157:4:157:14:@N:CL159:@XP_MSG">coreresetp.vhd(157)</a><!@TM:1641478062> | Input SDIF0_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:158:4:158:16:@N:CL159:@XP_MSG">coreresetp.vhd(158)</a><!@TM:1641478062> | Input SDIF0_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:159:4:159:16:@N:CL159:@XP_MSG">coreresetp.vhd(159)</a><!@TM:1641478062> | Input SDIF0_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:160:4:160:14:@N:CL159:@XP_MSG">coreresetp.vhd(160)</a><!@TM:1641478062> | Input SDIF1_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:161:4:161:16:@N:CL159:@XP_MSG">coreresetp.vhd(161)</a><!@TM:1641478062> | Input SDIF1_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:162:4:162:16:@N:CL159:@XP_MSG">coreresetp.vhd(162)</a><!@TM:1641478062> | Input SDIF1_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:163:4:163:14:@N:CL159:@XP_MSG">coreresetp.vhd(163)</a><!@TM:1641478062> | Input SDIF2_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:164:4:164:16:@N:CL159:@XP_MSG">coreresetp.vhd(164)</a><!@TM:1641478062> | Input SDIF2_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:165:4:165:16:@N:CL159:@XP_MSG">coreresetp.vhd(165)</a><!@TM:1641478062> | Input SDIF2_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:166:4:166:14:@N:CL159:@XP_MSG">coreresetp.vhd(166)</a><!@TM:1641478062> | Input SDIF3_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:167:4:167:16:@N:CL159:@XP_MSG">coreresetp.vhd(167)</a><!@TM:1641478062> | Input SDIF3_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:168:4:168:16:@N:CL159:@XP_MSG">coreresetp.vhd(168)</a><!@TM:1641478062> | Input SDIF3_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:174:4:174:22:@N:CL159:@XP_MSG">coreresetp.vhd(174)</a><!@TM:1641478062> | Input SOFT_EXT_RESET_OUT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:175:4:175:18:@N:CL159:@XP_MSG">coreresetp.vhd(175)</a><!@TM:1641478062> | Input SOFT_RESET_F2M is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:176:4:176:17:@N:CL159:@XP_MSG">coreresetp.vhd(176)</a><!@TM:1641478062> | Input SOFT_M3_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:177:4:177:34:@N:CL159:@XP_MSG">coreresetp.vhd(177)</a><!@TM:1641478062> | Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:178:4:178:24:@N:CL159:@XP_MSG">coreresetp.vhd(178)</a><!@TM:1641478062> | Input SOFT_FDDR_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:179:4:179:24:@N:CL159:@XP_MSG">coreresetp.vhd(179)</a><!@TM:1641478062> | Input SOFT_SDIF0_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:180:4:180:25:@N:CL159:@XP_MSG">coreresetp.vhd(180)</a><!@TM:1641478062> | Input SOFT_SDIF0_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:181:4:181:24:@N:CL159:@XP_MSG">coreresetp.vhd(181)</a><!@TM:1641478062> | Input SOFT_SDIF1_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:182:4:182:25:@N:CL159:@XP_MSG">coreresetp.vhd(182)</a><!@TM:1641478062> | Input SOFT_SDIF1_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:183:4:183:24:@N:CL159:@XP_MSG">coreresetp.vhd(183)</a><!@TM:1641478062> | Input SOFT_SDIF2_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:184:4:184:25:@N:CL159:@XP_MSG">coreresetp.vhd(184)</a><!@TM:1641478062> | Input SOFT_SDIF2_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:185:4:185:24:@N:CL159:@XP_MSG">coreresetp.vhd(185)</a><!@TM:1641478062> | Input SOFT_SDIF3_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:186:4:186:25:@N:CL159:@XP_MSG">coreresetp.vhd(186)</a><!@TM:1641478062> | Input SOFT_SDIF3_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:190:4:190:27:@N:CL159:@XP_MSG">coreresetp.vhd(190)</a><!@TM:1641478062> | Input SOFT_SDIF0_0_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd:191:4:191:27:@N:CL159:@XP_MSG">coreresetp.vhd(191)</a><!@TM:1641478062> | Input SOFT_SDIF0_1_CORE_RESET is unused.
Finished optimization stage 2 on CoreResetP (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 163MB)
Running optimization stage 2 on sb_sb_FABOSC_0_OSC .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\RG\Documents\MicroController\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd:10:10:10:13:@N:CL159:@XP_MSG">sb_sb_FABOSC_0_OSC.vhd(10)</a><!@TM:1641478062> | Input XTL is unused.
Finished optimization stage 2 on sb_sb_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 163MB)
Running optimization stage 2 on sb_sb_MSS .......
Finished optimization stage 2 on sb_sb_MSS (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 163MB)
Running optimization stage 2 on sb_sb .......
Finished optimization stage 2 on sb_sb (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 163MB)
Running optimization stage 2 on spi_master .......
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\spi_master.vhd:74:4:74:6:@W:CL279:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478062> | Pruning register bits 4 to 1 of last_bit_rx(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 2 on spi_master (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 176MB)
Running optimization stage 2 on STAMP .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:203:8:203:10:@W:CL190:@XP_MSG">STAMP.vhd(203)</a><!@TM:1641478062> | Optimizing register bit async_prescaler_count(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:203:8:203:10:@W:CL190:@XP_MSG">STAMP.vhd(203)</a><!@TM:1641478062> | Optimizing register bit async_prescaler_count(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:203:8:203:10:@W:CL190:@XP_MSG">STAMP.vhd(203)</a><!@TM:1641478062> | Optimizing register bit async_prescaler_count(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:203:8:203:10:@W:CL190:@XP_MSG">STAMP.vhd(203)</a><!@TM:1641478062> | Optimizing register bit async_prescaler_count(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:203:8:203:10:@W:CL190:@XP_MSG">STAMP.vhd(203)</a><!@TM:1641478062> | Optimizing register bit delay_counter(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:203:8:203:10:@W:CL260:@XP_MSG">STAMP.vhd(203)</a><!@TM:1641478062> | Pruning register bit 31 of delay_counter(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:203:8:203:10:@W:CL279:@XP_MSG">STAMP.vhd(203)</a><!@TM:1641478062> | Pruning register bits 15 to 12 of async_prescaler_count(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:203:8:203:10:@W:CL190:@XP_MSG">STAMP.vhd(203)</a><!@TM:1641478062> | Optimizing register bit delay_counter(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:203:8:203:10:@W:CL260:@XP_MSG">STAMP.vhd(203)</a><!@TM:1641478062> | Pruning register bit 30 of delay_counter(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:203:8:203:10:@W:CL190:@XP_MSG">STAMP.vhd(203)</a><!@TM:1641478062> | Optimizing register bit delay_counter(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:203:8:203:10:@W:CL260:@XP_MSG">STAMP.vhd(203)</a><!@TM:1641478062> | Pruning register bit 29 of delay_counter(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:203:8:203:10:@N:CL201:@XP_MSG">STAMP.vhd(203)</a><!@TM:1641478062> | Trying to extract state machine for register component_state.
Extracted state machine for register component_state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:203:8:203:10:@W:CL190:@XP_MSG">STAMP.vhd(203)</a><!@TM:1641478062> | Optimizing register bit delay_counter(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd:203:8:203:10:@W:CL260:@XP_MSG">STAMP.vhd(203)</a><!@TM:1641478062> | Pruning register bit 28 of delay_counter(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 2 on STAMP (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 176MB)
Running optimization stage 2 on sb .......
Finished optimization stage 2 on sb (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 176MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Users\RG\Documents\MicroController\synthesis\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_vhdl Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 141MB peak: 176MB)

Process took 0h:00m:10s realtime, 0h:00m:09s cputime

Process completed successfully.
# Thu Jan  6 15:07:41 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03M
Install: C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-JON32I6

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202103synp1, Build 142R, Built Jun 17 2021 10:57:57, @</a>

@N: : <!@TM:1641478062> | Running in 64-bit mode 
File C:\Users\RG\Documents\MicroController\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 98MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan  6 15:07:42 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="C:\Users\RG\Documents\MicroController\synthesis\synwork\sb_comp.rt.csv:@XP_FILE">sb_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 24MB peak: 25MB)

Process took 0h:00m:11s realtime, 0h:00m:10s cputime

Process completed successfully.
# Thu Jan  6 15:07:42 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1641478051>
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03M
Install: C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-JON32I6

Implementation : synthesis
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202103synp1, Build 142R, Built Jun 17 2021 10:57:57, @</a>

@N: : <!@TM:1641478064> | Running in 64-bit mode 
File C:\Users\RG\Documents\MicroController\synthesis\synwork\sb_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan  6 15:07:44 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1641478051>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1641478051>
# Thu Jan  6 15:07:44 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03M
Install: C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-JON32I6

Implementation : synthesis
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version map202103act, Build 060R, Built Jun 17 2021 11:00:42, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 131MB)

Reading constraint file: C:\Users\RG\Documents\MicroController\designer\sb\synthesis.fdc
Linked File:  <a href="C:\Users\RG\Documents\MicroController\synthesis\sb_scck.rpt:@XP_FILE">sb_scck.rpt</a>
See clock summary report "C:\Users\RG\Documents\MicroController\synthesis\sb_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1641478067> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1641478067> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1641478067> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\rg\documents\microcontroller\hdl\timestamp.vhd:46:8:46:10:@W:BN132:@XP_MSG">timestamp.vhd(46)</a><!@TM:1641478067> | Removing sequential instance MemorySynchronizer_0.TimeStampGen.timestamp[31:0] because it is equivalent to instance MemorySynchronizer_0.TimeStampGen.counter[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@W:BN132:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1641478067> | Removing sequential instance sb_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance sb_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@W:MO129:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1641478067> | Sequential instance sb_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@W:MO129:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1641478067> | Sequential instance sb_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@W:MO129:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1641478067> | Sequential instance sb_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@W:MO129:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1641478067> | Sequential instance sb_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\rg\documents\microcontroller\hdl\spi_master.vhd:74:4:74:6:@W:MO129:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478067> | Sequential instance STAMP_1.spi.last_bit_rx[1] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\rg\documents\microcontroller\hdl\spi_master.vhd:74:4:74:6:@W:MO129:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478067> | Sequential instance STAMP_2.spi.last_bit_rx[1] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\rg\documents\microcontroller\hdl\spi_master.vhd:74:4:74:6:@W:MO129:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478067> | Sequential instance STAMP_3.spi.last_bit_rx[1] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\rg\documents\microcontroller\hdl\spi_master.vhd:74:4:74:6:@W:MO129:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478067> | Sequential instance STAMP_4.spi.last_bit_rx[1] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\rg\documents\microcontroller\hdl\spi_master.vhd:74:4:74:6:@W:MO129:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478067> | Sequential instance STAMP_5.spi.last_bit_rx[1] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\rg\documents\microcontroller\hdl\spi_master.vhd:74:4:74:6:@W:MO129:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478067> | Sequential instance STAMP_6.spi.last_bit_rx[1] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:781:8:781:10:@W:MO129:@XP_MSG">coreresetp.vhd(781)</a><!@TM:1641478067> | Sequential instance sb_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@W:MO129:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1641478067> | Sequential instance sb_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@W:MO129:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1641478067> | Sequential instance sb_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@W:MO129:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1641478067> | Sequential instance sb_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@W:MO129:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1641478067> | Sequential instance sb_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:781:8:781:10:@W:MO129:@XP_MSG">coreresetp.vhd(781)</a><!@TM:1641478067> | Sequential instance sb_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@W:MO129:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1641478067> | Sequential instance sb_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@W:MO129:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1641478067> | Sequential instance sb_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@W:MO129:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1641478067> | Sequential instance sb_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@W:MO129:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1641478067> | Sequential instance sb_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1331:8:1331:10:@W:MO129:@XP_MSG">coreresetp.vhd(1331)</a><!@TM:1641478067> | Sequential instance sb_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1641478067> | Removing sequential instance DDR_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1641478067> | Removing sequential instance SDIF_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1641478067> | Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1641478067> | Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1641478067> | Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1641478067> | Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1641478067> | Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1641478067> | Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1641478067> | Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1641478067> | Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1641478067> | Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1641478067> | Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\hdl\memorysynchronizer.vhd:284:8:284:10:@N:BN362:@XP_MSG">memorysynchronizer.vhd(284)</a><!@TM:1641478067> | Removing sequential instance SynchronizerInterrupt (in view: work.MemorySynchronizer(arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\hdl\memorysynchronizer.vhd:284:8:284:10:@N:BN362:@XP_MSG">memorysynchronizer.vhd(284)</a><!@TM:1641478067> | Removing sequential instance ADCResync (in view: work.MemorySynchronizer(arch)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\rg\documents\microcontroller\component\work\sb_sb\sb_sb.vhd:728:0:728:12:@N:BN115:@XP_MSG">sb_sb.vhd(728)</a><!@TM:1641478067> | Removing instance CORERESETP_0 (in view: work.sb_sb(rtl)) of type view:work.CoreResetP(rtl) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1641478067> | Removing sequential instance INIT_DONE_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1641478067> | Removing sequential instance sdif0_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1641478067> | Removing sequential instance sdif1_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1641478067> | Removing sequential instance sdif2_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1641478067> | Removing sequential instance sdif3_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1641478067> | Removing sequential instance sm0_state[0:6] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:922:8:922:10:@N:BN362:@XP_MSG">coreresetp.vhd(922)</a><!@TM:1641478067> | Removing sequential instance CONFIG2_DONE_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:803:8:803:10:@N:BN362:@XP_MSG">coreresetp.vhd(803)</a><!@TM:1641478067> | Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:814:8:814:10:@N:BN362:@XP_MSG">coreresetp.vhd(814)</a><!@TM:1641478067> | Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:825:8:825:10:@N:BN362:@XP_MSG">coreresetp.vhd(825)</a><!@TM:1641478067> | Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:836:8:836:10:@N:BN362:@XP_MSG">coreresetp.vhd(836)</a><!@TM:1641478067> | Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:BN362:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1641478067> | Removing sequential instance sdif3_spll_lock_q2 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:908:8:908:10:@N:BN362:@XP_MSG">coreresetp.vhd(908)</a><!@TM:1641478067> | Removing sequential instance CONFIG1_DONE_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1641478067> | Removing sequential instance release_sdif3_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1641478067> | Removing sequential instance release_sdif2_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1641478067> | Removing sequential instance release_sdif1_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:922:8:922:10:@N:BN362:@XP_MSG">coreresetp.vhd(922)</a><!@TM:1641478067> | Removing sequential instance CONFIG2_DONE_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:803:8:803:10:@N:BN362:@XP_MSG">coreresetp.vhd(803)</a><!@TM:1641478067> | Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:814:8:814:10:@N:BN362:@XP_MSG">coreresetp.vhd(814)</a><!@TM:1641478067> | Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:825:8:825:10:@N:BN362:@XP_MSG">coreresetp.vhd(825)</a><!@TM:1641478067> | Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:836:8:836:10:@N:BN362:@XP_MSG">coreresetp.vhd(836)</a><!@TM:1641478067> | Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:BN362:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1641478067> | Removing sequential instance sdif3_spll_lock_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:908:8:908:10:@N:BN362:@XP_MSG">coreresetp.vhd(908)</a><!@TM:1641478067> | Removing sequential instance CONFIG1_DONE_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1641478067> | Removing sequential instance release_sdif0_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1641478067> | Removing sequential instance ddr_settled_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1641478067> | Removing sequential instance release_sdif3_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1641478067> | Removing sequential instance release_sdif2_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1641478067> | Removing sequential instance release_sdif1_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1641478067> | Removing sequential instance release_sdif0_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1641478067> | Removing sequential instance ddr_settled_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1495:8:1495:10:@N:BN362:@XP_MSG">coreresetp.vhd(1495)</a><!@TM:1641478067> | Removing sequential instance release_sdif3_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1471:8:1471:10:@N:BN362:@XP_MSG">coreresetp.vhd(1471)</a><!@TM:1641478067> | Removing sequential instance release_sdif2_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1447:8:1447:10:@N:BN362:@XP_MSG">coreresetp.vhd(1447)</a><!@TM:1641478067> | Removing sequential instance release_sdif1_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1423:8:1423:10:@N:BN362:@XP_MSG">coreresetp.vhd(1423)</a><!@TM:1641478067> | Removing sequential instance release_sdif0_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:1519:8:1519:10:@N:BN362:@XP_MSG">coreresetp.vhd(1519)</a><!@TM:1641478067> | Removing sequential instance ddr_settled (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:770:8:770:10:@N:BN362:@XP_MSG">coreresetp.vhd(770)</a><!@TM:1641478067> | Removing sequential instance sm0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:894:8:894:10:@N:BN362:@XP_MSG">coreresetp.vhd(894)</a><!@TM:1641478067> | Removing sequential instance sdif3_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:883:8:883:10:@N:BN362:@XP_MSG">coreresetp.vhd(883)</a><!@TM:1641478067> | Removing sequential instance sdif2_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:872:8:872:10:@N:BN362:@XP_MSG">coreresetp.vhd(872)</a><!@TM:1641478067> | Removing sequential instance sdif1_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:861:8:861:10:@N:BN362:@XP_MSG">coreresetp.vhd(861)</a><!@TM:1641478067> | Removing sequential instance sdif0_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:770:8:770:10:@N:BN362:@XP_MSG">coreresetp.vhd(770)</a><!@TM:1641478067> | Removing sequential instance sm0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:850:8:850:10:@N:BN362:@XP_MSG">coreresetp.vhd(850)</a><!@TM:1641478067> | Removing sequential instance sm0_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:894:8:894:10:@N:BN362:@XP_MSG">coreresetp.vhd(894)</a><!@TM:1641478067> | Removing sequential instance sdif3_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:883:8:883:10:@N:BN362:@XP_MSG">coreresetp.vhd(883)</a><!@TM:1641478067> | Removing sequential instance sdif2_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:872:8:872:10:@N:BN362:@XP_MSG">coreresetp.vhd(872)</a><!@TM:1641478067> | Removing sequential instance sdif1_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:861:8:861:10:@N:BN362:@XP_MSG">coreresetp.vhd(861)</a><!@TM:1641478067> | Removing sequential instance sdif0_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:850:8:850:10:@N:BN362:@XP_MSG">coreresetp.vhd(850)</a><!@TM:1641478067> | Removing sequential instance sm0_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:608:8:608:10:@N:BN362:@XP_MSG">coreresetp.vhd(608)</a><!@TM:1641478067> | Removing sequential instance MSS_HPMS_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:593:8:593:10:@N:BN362:@XP_MSG">coreresetp.vhd(593)</a><!@TM:1641478067> | Removing sequential instance mss_ready_select (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:593:8:593:10:@N:BN362:@XP_MSG">coreresetp.vhd(593)</a><!@TM:1641478067> | Removing sequential instance mss_ready_state (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:577:8:577:10:@N:BN362:@XP_MSG">coreresetp.vhd(577)</a><!@TM:1641478067> | Removing sequential instance FIC_2_APB_M_PRESET_N_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:565:8:565:10:@N:BN362:@XP_MSG">coreresetp.vhd(565)</a><!@TM:1641478067> | Removing sequential instance RESET_N_M2F_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:577:8:577:10:@N:BN362:@XP_MSG">coreresetp.vhd(577)</a><!@TM:1641478067> | Removing sequential instance FIC_2_APB_M_PRESET_N_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:565:8:565:10:@N:BN362:@XP_MSG">coreresetp.vhd(565)</a><!@TM:1641478067> | Removing sequential instance RESET_N_M2F_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:553:8:553:10:@N:BN362:@XP_MSG">coreresetp.vhd(553)</a><!@TM:1641478067> | Removing sequential instance POWER_ON_RESET_N_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd:553:8:553:10:@N:BN362:@XP_MSG">coreresetp.vhd(553)</a><!@TM:1641478067> | Removing sequential instance POWER_ON_RESET_N_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1641478067> | Applying syn_allowed_resources blockrams=21 on top level netlist sb  

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 181MB peak: 181MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                       Requested     Requested     Clock        Clock                   Clock
Level     Clock                                       Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------------
0 -       System                                      100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                                            
0 -       sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     2784 
============================================================================================================================



Clock Load Summary
***********************

                                            Clock     Source                              Clock Pin                   Non-clock Pin     Non-clock Pin                 
Clock                                       Load      Pin                                 Seq Example                 Seq Example       Comb Example                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                      0         -                                   -                           -                 -                             
                                                                                                                                                                      
sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     2784      sb_sb_0.CCC_0.CCC_INST.GL0(CCC)     STAMP_6.apb_is_atomic.C     -                 sb_sb_0.CCC_0.GL0_INST.I(BUFG)
======================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\rg\documents\microcontroller\hdl\timestamp.vhd:46:8:46:10:@W:MT530:@XP_MSG">timestamp.vhd(46)</a><!@TM:1641478067> | Found inferred clock sb_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 2784 sequential elements including MemorySynchronizer_0.TimeStampGen.counter[31:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1641478067> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1641478067> | Writing default property annotation file C:\Users\RG\Documents\MicroController\synthesis\sb.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 178MB peak: 182MB)

Encoding state machine MemorySyncState[0:5] (in view: work.MemorySynchronizer(arch))
original code -> new code
   0000001 -> 000001
   0000010 -> 000010
   0000100 -> 000100
   0001000 -> 001000
   0010000 -> 010000
   0100000 -> 100000
Encoding state machine APBState[0:2] (in view: work.MemorySynchronizer(arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine component_state[0:5] (in view: work.STAMP_5(architecture_stamp))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine component_state[0:5] (in view: work.STAMP_4(architecture_stamp))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine component_state[0:5] (in view: work.STAMP_3(architecture_stamp))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine component_state[0:5] (in view: work.STAMP_2(architecture_stamp))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine component_state[0:5] (in view: work.STAMP_1(architecture_stamp))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine component_state[0:5] (in view: work.STAMP_0(architecture_stamp))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 183MB peak: 183MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 185MB peak: 185MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 99MB peak: 186MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Thu Jan  6 15:07:47 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1641478051>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1641478051>
# Thu Jan  6 15:07:47 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03M
Install: C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-JON32I6

Implementation : synthesis
<a name=mapperReport7></a>Synopsys Generic Technology Mapper, Version map202103act, Build 060R, Built Jun 17 2021 11:00:42, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1641478098> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1641478098> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1641478098> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 131MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 131MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 131MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 131MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 167MB peak: 167MB)


#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd:648:12:648:16:@W:FA239:@XP_MSG">coreapb3.vhd(648)</a><!@TM:1641478098> | ROM iPSELS_raw_10[6:0] (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd:648:12:648:16:@W:FA239:@XP_MSG">coreapb3.vhd(648)</a><!@TM:1641478098> | ROM iPSELS_raw_10[6:0] (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\rg\documents\microcontroller\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd:648:12:648:16:@N:MO106:@XP_MSG">coreapb3.vhd(648)</a><!@TM:1641478098> | Found ROM iPSELS_raw_10[6:0] (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) with 16 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)

Encoding state machine MemorySyncState[0:5] (in view: work.MemorySynchronizer(arch))
original code -> new code
   0000001 -> 000001
   0000010 -> 000010
   0000100 -> 000100
   0001000 -> 001000
   0010000 -> 010000
   0100000 -> 100000
Encoding state machine APBState[0:2] (in view: work.MemorySynchronizer(arch))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\rg\documents\microcontroller\hdl\timestamp.vhd:46:8:46:10:@N:MO231:@XP_MSG">timestamp.vhd(46)</a><!@TM:1641478098> | Found counter in view:work.MemorySynchronizer(arch) instance TimeStampGen.counter[31:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <!@TM:1641478098> | Found 32 by 32 bit equality operator ('==') un120_in_enable (in view: work.MemorySynchronizer(arch)) 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\rg\documents\microcontroller\hdl\memorysynchronizer.vhd:400:28:400:61:@N:MF179:@XP_MSG">memorysynchronizer.vhd(400)</a><!@TM:1641478098> | Found 32 by 32 bit equality operator ('==') un112_in_enable (in view: work.MemorySynchronizer(arch))
Encoding state machine component_state[0:5] (in view: work.STAMP(architecture_stamp))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\rg\documents\microcontroller\hdl\stamp.vhd:203:8:203:10:@N:MO231:@XP_MSG">stamp.vhd(203)</a><!@TM:1641478098> | Found counter in view:work.STAMP(architecture_stamp) instance delay_counter[27:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\rg\documents\microcontroller\hdl\stamp.vhd:203:8:203:10:@N:MO231:@XP_MSG">stamp.vhd(203)</a><!@TM:1641478098> | Found counter in view:work.STAMP(architecture_stamp) instance status_async_cycles[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\rg\documents\microcontroller\hdl\spi_master.vhd:74:4:74:6:@N:MO231:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478098> | Found counter in view:work.spi_master(logic) instance clk_toggles[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\rg\documents\microcontroller\hdl\spi_master.vhd:74:4:74:6:@N:MO231:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478098> | Found counter in view:work.spi_master(logic) instance count[31:0] 
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\users\rg\documents\microcontroller\hdl\spi_master.vhd:74:4:74:6:@W:MO161:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478098> | Register bit clk_ratio[3] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\users\rg\documents\microcontroller\hdl\spi_master.vhd:74:4:74:6:@W:MO161:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478098> | Register bit clk_ratio[2] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\users\rg\documents\microcontroller\hdl\spi_master.vhd:74:4:74:6:@W:MO161:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478098> | Register bit clk_ratio[1] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\users\rg\documents\microcontroller\hdl\spi_master.vhd:74:4:74:6:@W:MO161:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478098> | Register bit clk_ratio[0] (in view view:work.spi_master(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>

Starting factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 182MB peak: 182MB)

Auto Dissolve of spi (inst of view:work.spi_master(logic))

Finished factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 199MB peak: 199MB)


Available hyper_sources - for debug and ip models
	None Found


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 210MB peak: 246MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\hdl\spi_master.vhd:74:4:74:6:@N:BN362:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478098> | Removing sequential instance STAMP_1.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\hdl\spi_master.vhd:74:4:74:6:@N:BN362:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478098> | Removing sequential instance STAMP_2.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\hdl\spi_master.vhd:74:4:74:6:@N:BN362:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478098> | Removing sequential instance STAMP_3.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\hdl\spi_master.vhd:74:4:74:6:@N:BN362:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478098> | Removing sequential instance STAMP_4.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\hdl\spi_master.vhd:74:4:74:6:@N:BN362:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478098> | Removing sequential instance STAMP_5.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\rg\documents\microcontroller\hdl\spi_master.vhd:74:4:74:6:@N:BN362:@XP_MSG">spi_master.vhd(74)</a><!@TM:1641478098> | Removing sequential instance STAMP_6.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 212MB peak: 246MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 215MB peak: 246MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 215MB peak: 246MB)


Finished preparing to map (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 216MB peak: 246MB)


Finished technology mapping (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 272MB peak: 272MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:17s		    -6.54ns		5186 /      2752
   2		0h:00m:17s		    -6.46ns		5051 /      2752

   3		0h:00m:18s		    -6.46ns		5052 /      2752
   4		0h:00m:18s		    -4.53ns		5056 /      2752
   5		0h:00m:18s		    -4.34ns		5057 /      2752
   6		0h:00m:18s		    -4.36ns		5060 /      2752
   7		0h:00m:18s		    -4.16ns		5061 /      2752
   8		0h:00m:19s		    -3.88ns		5062 /      2752
   9		0h:00m:19s		    -3.88ns		5062 /      2752
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\rg\documents\microcontroller\hdl\memorysynchronizer.vhd:284:8:284:10:@N:FX271:@XP_MSG">memorysynchronizer.vhd(284)</a><!@TM:1641478098> | Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[1] (in view: work.sb(rtl)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\rg\documents\microcontroller\hdl\memorysynchronizer.vhd:284:8:284:10:@N:FX271:@XP_MSG">memorysynchronizer.vhd(284)</a><!@TM:1641478098> | Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[0] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\rg\documents\microcontroller\hdl\memorysynchronizer.vhd:284:8:284:10:@N:FX271:@XP_MSG">memorysynchronizer.vhd(284)</a><!@TM:1641478098> | Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[2] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\rg\documents\microcontroller\hdl\memorysynchronizer.vhd:284:8:284:10:@N:FX271:@XP_MSG">memorysynchronizer.vhd(284)</a><!@TM:1641478098> | Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[3] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\rg\documents\microcontroller\hdl\memorysynchronizer.vhd:284:8:284:10:@N:FX271:@XP_MSG">memorysynchronizer.vhd(284)</a><!@TM:1641478098> | Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[4] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\rg\documents\microcontroller\hdl\memorysynchronizer.vhd:284:8:284:10:@N:FX271:@XP_MSG">memorysynchronizer.vhd(284)</a><!@TM:1641478098> | Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[5] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\rg\documents\microcontroller\hdl\memorysynchronizer.vhd:284:8:284:10:@N:FX271:@XP_MSG">memorysynchronizer.vhd(284)</a><!@TM:1641478098> | Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[6] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\rg\documents\microcontroller\hdl\memorysynchronizer.vhd:284:8:284:10:@N:FX271:@XP_MSG">memorysynchronizer.vhd(284)</a><!@TM:1641478098> | Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[7] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\rg\documents\microcontroller\hdl\memorysynchronizer.vhd:284:8:284:10:@N:FX271:@XP_MSG">memorysynchronizer.vhd(284)</a><!@TM:1641478098> | Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[8] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\rg\documents\microcontroller\hdl\memorysynchronizer.vhd:284:8:284:10:@N:FX271:@XP_MSG">memorysynchronizer.vhd(284)</a><!@TM:1641478098> | Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[9] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\rg\documents\microcontroller\hdl\memorysynchronizer.vhd:284:8:284:10:@N:FX271:@XP_MSG">memorysynchronizer.vhd(284)</a><!@TM:1641478098> | Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[10] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\rg\documents\microcontroller\hdl\memorysynchronizer.vhd:284:8:284:10:@N:FX271:@XP_MSG">memorysynchronizer.vhd(284)</a><!@TM:1641478098> | Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[11] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\rg\documents\microcontroller\hdl\memorysynchronizer.vhd:284:8:284:10:@N:FX271:@XP_MSG">memorysynchronizer.vhd(284)</a><!@TM:1641478098> | Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[12] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\rg\documents\microcontroller\hdl\memorysynchronizer.vhd:284:8:284:10:@N:FX271:@XP_MSG">memorysynchronizer.vhd(284)</a><!@TM:1641478098> | Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[13] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\rg\documents\microcontroller\hdl\memorysynchronizer.vhd:284:8:284:10:@N:FX271:@XP_MSG">memorysynchronizer.vhd(284)</a><!@TM:1641478098> | Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[14] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\rg\documents\microcontroller\hdl\memorysynchronizer.vhd:284:8:284:10:@N:FX271:@XP_MSG">memorysynchronizer.vhd(284)</a><!@TM:1641478098> | Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[15] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\rg\documents\microcontroller\hdl\memorysynchronizer.vhd:284:8:284:10:@N:FX271:@XP_MSG">memorysynchronizer.vhd(284)</a><!@TM:1641478098> | Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[16] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\rg\documents\microcontroller\hdl\memorysynchronizer.vhd:284:8:284:10:@N:FX271:@XP_MSG">memorysynchronizer.vhd(284)</a><!@TM:1641478098> | Replicating instance MemorySynchronizer_0.WaitingTimerValueReg[17] (in view: work.sb(rtl)) with 5 loads 1 time to improve timing.
Timing driven replication report
Added 18 Registers via timing driven replication
Added 0 LUTs via timing driven replication


  10		0h:00m:20s		    -3.56ns		5077 /      2770
  11		0h:00m:21s		    -3.49ns		5078 /      2770
  12		0h:00m:22s		    -3.49ns		5078 /      2770
  13		0h:00m:22s		    -3.49ns		5078 /      2770
  14		0h:00m:23s		    -3.49ns		5078 /      2770
  15		0h:00m:24s		    -3.49ns		5078 /      2770
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1641478098> | Promoting Net AND2_0_Y_arst on CLKINT  MemorySynchronizer_0.un120_in_enable_0_I_1_1618  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 276MB peak: 276MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 276MB peak: 278MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
63 gated/generated clock tree(s) driving 2895 clock pin(s) of sequential element(s)
0 instances converted, 2895 sequential instances remain driven by gated/generated clocks

=================================================================================================== Gated/Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element                                                      Drive Element Type     Fanout     Sample Instance                           Explanation                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:sb_sb_0.CCC_0.CCC_INST@|E:sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       sb_sb_0.CCC_0.CCC_INST                                               CCC                    2833       sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST        No gated clock conversion method for cell cell:work.MSS_010
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_57@|E:MemorySynchronizer_0.un1_nreset_29_rs@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_57                       CFG2                   1          MemorySynchronizer_0.un1_nreset_29_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_31@|E:MemorySynchronizer_0.un1_nreset_11_rs@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_31                       CFG2                   1          MemorySynchronizer_0.un1_nreset_11_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_53@|E:MemorySynchronizer_0.un1_nreset_9_rs@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_53                       CFG2                   1          MemorySynchronizer_0.un1_nreset_9_rs      No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_54@|E:MemorySynchronizer_0.un1_nreset_5_rs@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_54                       CFG2                   1          MemorySynchronizer_0.un1_nreset_5_rs      No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_55@|E:MemorySynchronizer_0.un1_nreset_43_rs@|F:@syn_sample_clock_path==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_55                       CFG2                   1          MemorySynchronizer_0.un1_nreset_43_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.k_1_2.un1_ResetTimerValueReg_43_0_a2@|E:MemorySynchronizer_0.un1_nreset_46_rs@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007  @XP_NAMES_BY_PROP">ClockId0007 </a>       MemorySynchronizer_0.k_1_2.un1_ResetTimerValueReg_43_0_a2            CFG2                   1          MemorySynchronizer_0.un1_nreset_46_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_44@|E:MemorySynchronizer_0.un1_nreset_61_rs@|F:@syn_sample_clock_path==CKID0008@|M:ClockId0008  @XP_NAMES_BY_PROP">ClockId0008 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_44                       CFG2                   1          MemorySynchronizer_0.un1_nreset_61_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_56_0_a2@|E:MemorySynchronizer_0.un1_nreset_48_rs@|F:@syn_sample_clock_path==CKID0009@|M:ClockId0009  @XP_NAMES_BY_PROP">ClockId0009 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_56_0_a2                  CFG2                   1          MemorySynchronizer_0.un1_nreset_48_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_58_0_a2@|E:MemorySynchronizer_0.un1_nreset_49_rs@|F:@syn_sample_clock_path==CKID0010@|M:ClockId0010  @XP_NAMES_BY_PROP">ClockId0010 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_58_0_a2                  CFG2                   1          MemorySynchronizer_0.un1_nreset_49_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_32@|E:MemorySynchronizer_0.un1_nreset_50_rs@|F:@syn_sample_clock_path==CKID0011@|M:ClockId0011  @XP_NAMES_BY_PROP">ClockId0011 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_32                       CFG2                   1          MemorySynchronizer_0.un1_nreset_50_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_60@|E:MemorySynchronizer_0.un1_nreset_33_rs@|F:@syn_sample_clock_path==CKID0012@|M:ClockId0012  @XP_NAMES_BY_PROP">ClockId0012 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_60                       CFG2                   1          MemorySynchronizer_0.un1_nreset_33_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.ResetTimerValueReg_RNI2FLA[3]@|E:MemorySynchronizer_0.un1_nreset_34_rs@|F:@syn_sample_clock_path==CKID0013@|M:ClockId0013  @XP_NAMES_BY_PROP">ClockId0013 </a>       MemorySynchronizer_0.ResetTimerValueReg_RNI2FLA[3]                   CFG2                   1          MemorySynchronizer_0.un1_nreset_34_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_50_0_a2@|E:MemorySynchronizer_0.un1_nreset_35_rs@|F:@syn_sample_clock_path==CKID0014@|M:ClockId0014  @XP_NAMES_BY_PROP">ClockId0014 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_50_0_a2                  CFG2                   1          MemorySynchronizer_0.un1_nreset_35_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_51@|E:MemorySynchronizer_0.un1_nreset_36_rs@|F:@syn_sample_clock_path==CKID0015@|M:ClockId0015  @XP_NAMES_BY_PROP">ClockId0015 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_51                       CFG2                   1          MemorySynchronizer_0.un1_nreset_36_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.k_1_2.un1_ResetTimerValueReg_52_0_a2@|E:MemorySynchronizer_0.un1_nreset_37_rs@|F:@syn_sample_clock_path==CKID0016@|M:ClockId0016  @XP_NAMES_BY_PROP">ClockId0016 </a>       MemorySynchronizer_0.k_1_2.un1_ResetTimerValueReg_52_0_a2            CFG2                   1          MemorySynchronizer_0.un1_nreset_37_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.ResetTimerValueReg_RNIQO93[29]@|E:MemorySynchronizer_0.un1_nreset_10_rs@|F:@syn_sample_clock_path==CKID0017@|M:ClockId0017  @XP_NAMES_BY_PROP">ClockId0017 </a>       MemorySynchronizer_0.ResetTimerValueReg_RNIQO93[29]                  CFG2                   1          MemorySynchronizer_0.un1_nreset_10_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_45@|E:MemorySynchronizer_0.un1_nreset_22_rs@|F:@syn_sample_clock_path==CKID0018@|M:ClockId0018  @XP_NAMES_BY_PROP">ClockId0018 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_45                       CFG2                   1          MemorySynchronizer_0.un1_nreset_22_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_61@|E:MemorySynchronizer_0.un1_nreset_30_rs@|F:@syn_sample_clock_path==CKID0019@|M:ClockId0019  @XP_NAMES_BY_PROP">ClockId0019 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_61                       CFG2                   1          MemorySynchronizer_0.un1_nreset_30_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_46@|E:MemorySynchronizer_0.un1_nreset_31_rs@|F:@syn_sample_clock_path==CKID0020@|M:ClockId0020  @XP_NAMES_BY_PROP">ClockId0020 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_46                       CFG2                   1          MemorySynchronizer_0.un1_nreset_31_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_59@|E:MemorySynchronizer_0.un1_nreset_32_rs@|F:@syn_sample_clock_path==CKID0021@|M:ClockId0021  @XP_NAMES_BY_PROP">ClockId0021 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_59                       CFG2                   1          MemorySynchronizer_0.un1_nreset_32_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_48@|E:MemorySynchronizer_0.un1_nreset_12_rs@|F:@syn_sample_clock_path==CKID0022@|M:ClockId0022  @XP_NAMES_BY_PROP">ClockId0022 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_48                       CFG2                   1          MemorySynchronizer_0.un1_nreset_12_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_35@|E:MemorySynchronizer_0.un1_nreset_13_rs@|F:@syn_sample_clock_path==CKID0023@|M:ClockId0023  @XP_NAMES_BY_PROP">ClockId0023 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_35                       CFG2                   1          MemorySynchronizer_0.un1_nreset_13_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_36@|E:MemorySynchronizer_0.un1_nreset_14_rs@|F:@syn_sample_clock_path==CKID0024@|M:ClockId0024  @XP_NAMES_BY_PROP">ClockId0024 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_36                       CFG2                   1          MemorySynchronizer_0.un1_nreset_14_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_37@|E:MemorySynchronizer_0.un1_nreset_15_rs@|F:@syn_sample_clock_path==CKID0025@|M:ClockId0025  @XP_NAMES_BY_PROP">ClockId0025 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_37                       CFG2                   1          MemorySynchronizer_0.un1_nreset_15_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_38@|E:MemorySynchronizer_0.un1_nreset_16_rs@|F:@syn_sample_clock_path==CKID0026@|M:ClockId0026  @XP_NAMES_BY_PROP">ClockId0026 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_38                       CFG2                   1          MemorySynchronizer_0.un1_nreset_16_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_39@|E:MemorySynchronizer_0.un1_nreset_17_rs@|F:@syn_sample_clock_path==CKID0027@|M:ClockId0027  @XP_NAMES_BY_PROP">ClockId0027 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_39                       CFG2                   1          MemorySynchronizer_0.un1_nreset_17_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_40@|E:MemorySynchronizer_0.un1_nreset_18_rs@|F:@syn_sample_clock_path==CKID0028@|M:ClockId0028  @XP_NAMES_BY_PROP">ClockId0028 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_40                       CFG2                   1          MemorySynchronizer_0.un1_nreset_18_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_41@|E:MemorySynchronizer_0.un1_nreset_19_rs@|F:@syn_sample_clock_path==CKID0029@|M:ClockId0029  @XP_NAMES_BY_PROP">ClockId0029 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_41                       CFG2                   1          MemorySynchronizer_0.un1_nreset_19_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_42@|E:MemorySynchronizer_0.un1_nreset_47_rs@|F:@syn_sample_clock_path==CKID0030@|M:ClockId0030  @XP_NAMES_BY_PROP">ClockId0030 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_42                       CFG2                   1          MemorySynchronizer_0.un1_nreset_47_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_33@|E:MemorySynchronizer_0.un1_nreset_21_rs@|F:@syn_sample_clock_path==CKID0031@|M:ClockId0031  @XP_NAMES_BY_PROP">ClockId0031 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_33                       CFG2                   1          MemorySynchronizer_0.un1_nreset_21_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_38_0_a2@|E:MemorySynchronizer_0.un1_nreset_2_rs@|F:@syn_sample_clock_path==CKID0032@|M:ClockId0032  @XP_NAMES_BY_PROP">ClockId0032 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_38_0_a2                 CFG2                   1          MemorySynchronizer_0.un1_nreset_2_rs      No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.k_1_2.un1_ResyncTimerValueReg_57_0_a2@|E:MemorySynchronizer_0.un1_nreset_59_rs@|F:@syn_sample_clock_path==CKID0033@|M:ClockId0033  @XP_NAMES_BY_PROP">ClockId0033 </a>       MemorySynchronizer_0.k_1_2.un1_ResyncTimerValueReg_57_0_a2           CFG2                   1          MemorySynchronizer_0.un1_nreset_59_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResetTimerValueReg_34_0_a2@|E:MemorySynchronizer_0.un1_nreset_8_rs@|F:@syn_sample_clock_path==CKID0034@|M:ClockId0034  @XP_NAMES_BY_PROP">ClockId0034 </a>       MemorySynchronizer_0.un1_ResetTimerValueReg_34_0_a2                  CFG2                   1          MemorySynchronizer_0.un1_nreset_8_rs      No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_48@|E:MemorySynchronizer_0.un1_nreset_4_rs@|F:@syn_sample_clock_path==CKID0035@|M:ClockId0035  @XP_NAMES_BY_PROP">ClockId0035 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_48                      CFG2                   1          MemorySynchronizer_0.un1_nreset_4_rs      No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_45@|E:MemorySynchronizer_0.un1_nreset_51_rs@|F:@syn_sample_clock_path==CKID0036@|M:ClockId0036  @XP_NAMES_BY_PROP">ClockId0036 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_45                      CFG2                   1          MemorySynchronizer_0.un1_nreset_51_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_49@|E:MemorySynchronizer_0.un1_nreset_52_rs@|F:@syn_sample_clock_path==CKID0037@|M:ClockId0037  @XP_NAMES_BY_PROP">ClockId0037 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_49                      CFG2                   1          MemorySynchronizer_0.un1_nreset_52_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_50@|E:MemorySynchronizer_0.un1_nreset_53_rs@|F:@syn_sample_clock_path==CKID0038@|M:ClockId0038  @XP_NAMES_BY_PROP">ClockId0038 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_50                      CFG2                   1          MemorySynchronizer_0.un1_nreset_53_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_51@|E:MemorySynchronizer_0.un1_nreset_54_rs@|F:@syn_sample_clock_path==CKID0039@|M:ClockId0039  @XP_NAMES_BY_PROP">ClockId0039 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_51                      CFG2                   1          MemorySynchronizer_0.un1_nreset_54_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_52@|E:MemorySynchronizer_0.un1_nreset_55_rs@|F:@syn_sample_clock_path==CKID0040@|M:ClockId0040  @XP_NAMES_BY_PROP">ClockId0040 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_52                      CFG2                   1          MemorySynchronizer_0.un1_nreset_55_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_53@|E:MemorySynchronizer_0.un1_nreset_56_rs@|F:@syn_sample_clock_path==CKID0041@|M:ClockId0041  @XP_NAMES_BY_PROP">ClockId0041 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_53                      CFG2                   1          MemorySynchronizer_0.un1_nreset_56_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.k_1_2.un1_ResyncTimerValueReg_54_0_a2@|E:MemorySynchronizer_0.un1_nreset_57_rs@|F:@syn_sample_clock_path==CKID0042@|M:ClockId0042  @XP_NAMES_BY_PROP">ClockId0042 </a>       MemorySynchronizer_0.k_1_2.un1_ResyncTimerValueReg_54_0_a2           CFG2                   1          MemorySynchronizer_0.un1_nreset_57_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_55@|E:MemorySynchronizer_0.un1_nreset_58_rs@|F:@syn_sample_clock_path==CKID0043@|M:ClockId0043  @XP_NAMES_BY_PROP">ClockId0043 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_55                      CFG2                   1          MemorySynchronizer_0.un1_nreset_58_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.k_1_2.un1_ResyncTimerValueReg_56_0_a2@|E:MemorySynchronizer_0.un1_nreset_41_rs@|F:@syn_sample_clock_path==CKID0044@|M:ClockId0044  @XP_NAMES_BY_PROP">ClockId0044 </a>       MemorySynchronizer_0.k_1_2.un1_ResyncTimerValueReg_56_0_a2           CFG2                   1          MemorySynchronizer_0.un1_nreset_41_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_43_0_a2@|E:MemorySynchronizer_0.un1_nreset_60_rs@|F:@syn_sample_clock_path==CKID0045@|M:ClockId0045  @XP_NAMES_BY_PROP">ClockId0045 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_43_0_a2                 CFG2                   1          MemorySynchronizer_0.un1_nreset_60_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_44@|E:MemorySynchronizer_0.un1_nreset_6_rs@|F:@syn_sample_clock_path==CKID0046@|M:ClockId0046  @XP_NAMES_BY_PROP">ClockId0046 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_44                      CFG2                   1          MemorySynchronizer_0.un1_nreset_6_rs      No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.k_1_2.un1_ResyncTimerValueReg_60_0_a2@|E:MemorySynchronizer_0.un1_nreset_44_rs@|F:@syn_sample_clock_path==CKID0047@|M:ClockId0047  @XP_NAMES_BY_PROP">ClockId0047 </a>       MemorySynchronizer_0.k_1_2.un1_ResyncTimerValueReg_60_0_a2           CFG2                   1          MemorySynchronizer_0.un1_nreset_44_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_31_0_a2@|E:MemorySynchronizer_0.un1_nreset_27_rs@|F:@syn_sample_clock_path==CKID0048@|M:ClockId0048  @XP_NAMES_BY_PROP">ClockId0048 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_31_0_a2                 CFG2                   1          MemorySynchronizer_0.un1_nreset_27_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_46_0_a2@|E:MemorySynchronizer_0.un1_nreset_3_rs@|F:@syn_sample_clock_path==CKID0049@|M:ClockId0049  @XP_NAMES_BY_PROP">ClockId0049 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_46_0_a2                 CFG2                   1          MemorySynchronizer_0.un1_nreset_3_rs      No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un61_in_enable_1.un1_ResyncTimerValueReg_39@|E:MemorySynchronizer_0.un1_nreset_38_rs@|F:@syn_sample_clock_path==CKID0050@|M:ClockId0050  @XP_NAMES_BY_PROP">ClockId0050 </a>       MemorySynchronizer_0.un61_in_enable_1.un1_ResyncTimerValueReg_39     CFG2                   1          MemorySynchronizer_0.un1_nreset_38_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_40@|E:MemorySynchronizer_0.un1_nreset_39_rs@|F:@syn_sample_clock_path==CKID0051@|M:ClockId0051  @XP_NAMES_BY_PROP">ClockId0051 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_40                      CFG2                   1          MemorySynchronizer_0.un1_nreset_39_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_41@|E:MemorySynchronizer_0.un1_nreset_40_rs@|F:@syn_sample_clock_path==CKID0052@|M:ClockId0052  @XP_NAMES_BY_PROP">ClockId0052 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_41                      CFG2                   1          MemorySynchronizer_0.un1_nreset_40_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_42@|E:MemorySynchronizer_0.un1_nreset_20_rs@|F:@syn_sample_clock_path==CKID0053@|M:ClockId0053  @XP_NAMES_BY_PROP">ClockId0053 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_42                      CFG2                   1          MemorySynchronizer_0.un1_nreset_20_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_34@|E:MemorySynchronizer_0.un1_nreset_42_rs@|F:@syn_sample_clock_path==CKID0054@|M:ClockId0054  @XP_NAMES_BY_PROP">ClockId0054 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_34                      CFG2                   1          MemorySynchronizer_0.un1_nreset_42_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_35@|E:MemorySynchronizer_0.un1_nreset_7_rs@|F:@syn_sample_clock_path==CKID0055@|M:ClockId0055  @XP_NAMES_BY_PROP">ClockId0055 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_35                      CFG2                   1          MemorySynchronizer_0.un1_nreset_7_rs      No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_37@|E:MemorySynchronizer_0.un1_nreset_62_rs@|F:@syn_sample_clock_path==CKID0056@|M:ClockId0056  @XP_NAMES_BY_PROP">ClockId0056 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_37                      CFG2                   1          MemorySynchronizer_0.un1_nreset_62_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_58@|E:MemorySynchronizer_0.un1_nreset_28_rs@|F:@syn_sample_clock_path==CKID0057@|M:ClockId0057  @XP_NAMES_BY_PROP">ClockId0057 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_58                      CFG2                   1          MemorySynchronizer_0.un1_nreset_28_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_36@|E:MemorySynchronizer_0.un1_nreset_23_rs@|F:@syn_sample_clock_path==CKID0058@|M:ClockId0058  @XP_NAMES_BY_PROP">ClockId0058 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_36                      CFG2                   1          MemorySynchronizer_0.un1_nreset_23_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_61@|E:MemorySynchronizer_0.un1_nreset_1_rs@|F:@syn_sample_clock_path==CKID0059@|M:ClockId0059  @XP_NAMES_BY_PROP">ClockId0059 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_61                      CFG2                   1          MemorySynchronizer_0.un1_nreset_1_rs      No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_32@|E:MemorySynchronizer_0.un1_nreset_26_rs@|F:@syn_sample_clock_path==CKID0060@|M:ClockId0060  @XP_NAMES_BY_PROP">ClockId0060 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_32                      CFG2                   1          MemorySynchronizer_0.un1_nreset_26_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_47@|E:MemorySynchronizer_0.un1_nreset_25_rs@|F:@syn_sample_clock_path==CKID0061@|M:ClockId0061  @XP_NAMES_BY_PROP">ClockId0061 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_47                      CFG2                   1          MemorySynchronizer_0.un1_nreset_25_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_33@|E:MemorySynchronizer_0.un1_nreset_45_rs@|F:@syn_sample_clock_path==CKID0062@|M:ClockId0062  @XP_NAMES_BY_PROP">ClockId0062 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_33                      CFG2                   1          MemorySynchronizer_0.un1_nreset_45_rs     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:MemorySynchronizer_0.un1_ResyncTimerValueReg_59@|E:MemorySynchronizer_0.un1_nreset_24_rs@|F:@syn_sample_clock_path==CKID0063@|M:ClockId0063  @XP_NAMES_BY_PROP">ClockId0063 </a>       MemorySynchronizer_0.un1_ResyncTimerValueReg_59                      CFG2                   1          MemorySynchronizer_0.un1_nreset_24_rs     No gated clock conversion method for cell cell:ACG4.SLE    
==============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:26s; Memory used current: 229MB peak: 278MB)

Writing Analyst data base C:\Users\RG\Documents\MicroController\synthesis\synwork\sb_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 267MB peak: 278MB)

Writing Verilog Simulation files
<font color=#A52A2A>@W:<a href="@W:BW110:@XP_HELP">BW110</a> : <!@TM:1641478098> | Renaming port spi_master_5 due to collision with Verilog/ System Verilog reserved word </font> 
    config[31:3] --> config_Z[31:3]
<font color=#A52A2A>@W:<a href="@W:BW110:@XP_HELP">BW110</a> : <!@TM:1641478098> | Renaming port spi_master_5_0 due to collision with Verilog/ System Verilog reserved word </font> 
    config[31:3] --> config_Z[31:3]
<font color=#A52A2A>@W:<a href="@W:BW110:@XP_HELP">BW110</a> : <!@TM:1641478098> | Renaming port spi_master_5_1 due to collision with Verilog/ System Verilog reserved word </font> 
    config[31:3] --> config_Z[31:3]
<font color=#A52A2A>@W:<a href="@W:BW110:@XP_HELP">BW110</a> : <!@TM:1641478098> | Renaming port spi_master_5_2 due to collision with Verilog/ System Verilog reserved word </font> 
    config[31:3] --> config_Z[31:3]
<font color=#A52A2A>@W:<a href="@W:BW110:@XP_HELP">BW110</a> : <!@TM:1641478098> | Renaming port spi_master_5_3 due to collision with Verilog/ System Verilog reserved word </font> 
    config[31:3] --> config_Z[31:3]
<font color=#A52A2A>@W:<a href="@W:BW110:@XP_HELP">BW110</a> : <!@TM:1641478098> | Renaming port spi_master_5_4 due to collision with Verilog/ System Verilog reserved word </font> 
    config[31:3] --> config_Z[31:3]
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1641478098> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1641478098> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 268MB peak: 278MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:29s; Memory used current: 268MB peak: 278MB)


Start final timing analysis (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:29s; Memory used current: 261MB peak: 278MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\rg\documents\microcontroller\component\work\sb_sb\ccc_0\sb_sb_ccc_0_fccc.vhd:106:4:106:12:@W:MT246:@XP_MSG">sb_sb_ccc_0_fccc.vhd(106)</a><!@TM:1641478098> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1641478098> | Found inferred clock sb_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net sb_sb_0.CCC_0.GL0_net.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Thu Jan  6 15:08:17 2022
#


Top view:               sb
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\RG\Documents\MicroController\designer\sb\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1641478098> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1641478098> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -2.596

                                            Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                              Frequency     Frequency     Period        Period        Slack      Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------------
sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     79.4 MHz      10.000        12.596        -2.596     inferred     Inferred_clkgroup_0
System                                      100.0 MHz     895.2 MHz     10.000        1.117         8.883      system       system_clkgroup    
===============================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                   System                                   |  10.000      8.883   |  No paths    -      |  No paths    -      |  No paths    -    
System                                   sb_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      -0.738  |  No paths    -      |  No paths    -      |  No paths    -    
sb_sb_CCC_0_FCCC|GL0_net_inferred_clock  sb_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      -2.596  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: sb_sb_CCC_0_FCCC|GL0_net_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                       Starting                                                                                                              Arrival           
Instance                               Reference                                   Type        Pin                Net                                        Time        Slack 
                                       Clock                                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[8]      sb_sb_0_STAMP_PADDR[8]                     3.983       -2.596
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[9]      sb_sb_0_STAMP_PADDR[9]                     3.771       -2.077
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[7]      sb_sb_0_STAMP_PADDR[7]                     3.628       -1.464
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[15]     STAMP_PADDRS[15]                           3.614       -1.159
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_SEL          sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx     3.524       -1.133
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[5]      sb_sb_0_STAMP_PADDR[5]                     3.695       -1.093
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[12]     STAMP_PADDRS[12]                           3.713       -1.026
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[10]     sb_sb_0_STAMP_PADDR[10]                    3.990       -0.955
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[13]     STAMP_PADDRS[13]                           3.682       -0.817
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[6]      sb_sb_0_STAMP_PADDR[6]                     3.783       -0.782
===============================================================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                               Starting                                                                                 Required           
Instance                                       Reference                                   Type     Pin     Net                         Time         Slack 
                                               Clock                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.resettimercounter[1]      sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       resettimercounter_9[1]      9.745        -2.596
MemorySynchronizer_0.resettimercounter[2]      sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       resettimercounter_9[2]      9.745        -2.596
MemorySynchronizer_0.resettimercounter[3]      sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       resettimercounter_9[3]      9.745        -2.596
MemorySynchronizer_0.resettimercounter[4]      sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       resettimercounter_9[4]      9.745        -2.596
MemorySynchronizer_0.resettimercounter[5]      sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       resettimercounter_9[5]      9.745        -2.596
MemorySynchronizer_0.resettimercounter[6]      sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       resettimercounter_9[6]      9.745        -2.596
MemorySynchronizer_0.resettimercounter[7]      sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       resettimercounter_9[7]      9.745        -2.596
MemorySynchronizer_0.resettimercounter[8]      sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       resettimercounter_9[8]      9.745        -2.596
MemorySynchronizer_0.resettimercounter[9]      sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       resettimercounter_9[9]      9.745        -2.596
MemorySynchronizer_0.resettimercounter[10]     sb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       resettimercounter_9[10]     9.745        -2.596
===========================================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\RG\Documents\MicroController\synthesis\sb.srr:srsfC:\Users\RG\Documents\MicroController\synthesis\sb.srs:fp:136867:139261:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      12.341
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.596

    Number of logic level(s):                5
    Starting point:                          sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[8]
    Ending point:                            MemorySynchronizer_0.resettimercounter[1] / D
    The start point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                          Pin               Pin               Arrival      No. of    
Name                                                        Type        Name              Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                          MSS_010     F_HM0_ADDR[8]     Out     3.983     3.983 r      -         
sb_sb_0_STAMP_PADDR[8]                                      Net         -                 -       2.567     -            402       
MemorySynchronizer_0.stamp1shadowreg145_3_0                 CFG4        D                 In      -         6.550 r      -         
MemorySynchronizer_0.stamp1shadowreg145_3_0                 CFG4        Y                 Out     0.326     6.876 f      -         
stamp1shadowreg145_3_0                                      Net         -                 -       1.161     -            18        
MemorySynchronizer_0.stamp1shadowreg147_0_a2_0_RNIQ5T92     CFG4        B                 In      -         8.037 f      -         
MemorySynchronizer_0.stamp1shadowreg147_0_a2_0_RNIQ5T92     CFG4        Y                 Out     0.164     8.202 f      -         
ResetTimerValueReg_1_sqmuxa                                 Net         -                 -       1.639     -            96        
MemorySynchronizer_0.resettimercounter_1_sqmuxa_1_i_o2      CFG4        D                 In      -         9.841 f      -         
MemorySynchronizer_0.resettimercounter_1_sqmuxa_1_i_o2      CFG4        Y                 Out     0.288     10.128 f     -         
N_161                                                       Net         -                 -       1.290     -            32        
MemorySynchronizer_0.resettimercounter_9_iv_0[1]            CFG4        C                 In      -         11.418 f     -         
MemorySynchronizer_0.resettimercounter_9_iv_0[1]            CFG4        Y                 Out     0.223     11.641 r     -         
resettimercounter_9_iv_0[1]                                 Net         -                 -       0.248     -            1         
MemorySynchronizer_0.resettimercounter_9_iv[1]              CFG4        C                 In      -         11.889 r     -         
MemorySynchronizer_0.resettimercounter_9_iv[1]              CFG4        Y                 Out     0.203     12.092 r     -         
resettimercounter_9[1]                                      Net         -                 -       0.248     -            1         
MemorySynchronizer_0.resettimercounter[1]                   SLE         D                 In      -         12.341 r     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 12.596 is 5.443(43.2%) logic and 7.154(56.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      12.341
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.596

    Number of logic level(s):                5
    Starting point:                          sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[8]
    Ending point:                            MemorySynchronizer_0.resettimercounter[17] / D
    The start point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                          Pin               Pin               Arrival      No. of    
Name                                                        Type        Name              Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                          MSS_010     F_HM0_ADDR[8]     Out     3.983     3.983 r      -         
sb_sb_0_STAMP_PADDR[8]                                      Net         -                 -       2.567     -            402       
MemorySynchronizer_0.stamp1shadowreg145_3_0                 CFG4        D                 In      -         6.550 r      -         
MemorySynchronizer_0.stamp1shadowreg145_3_0                 CFG4        Y                 Out     0.326     6.876 f      -         
stamp1shadowreg145_3_0                                      Net         -                 -       1.161     -            18        
MemorySynchronizer_0.stamp1shadowreg147_0_a2_0_RNIQ5T92     CFG4        B                 In      -         8.037 f      -         
MemorySynchronizer_0.stamp1shadowreg147_0_a2_0_RNIQ5T92     CFG4        Y                 Out     0.164     8.202 f      -         
ResetTimerValueReg_1_sqmuxa                                 Net         -                 -       1.639     -            96        
MemorySynchronizer_0.resettimercounter_1_sqmuxa_1_i_o2      CFG4        D                 In      -         9.841 f      -         
MemorySynchronizer_0.resettimercounter_1_sqmuxa_1_i_o2      CFG4        Y                 Out     0.288     10.128 f     -         
N_161                                                       Net         -                 -       1.290     -            32        
MemorySynchronizer_0.resettimercounter_9_iv_0[17]           CFG4        C                 In      -         11.418 f     -         
MemorySynchronizer_0.resettimercounter_9_iv_0[17]           CFG4        Y                 Out     0.223     11.641 r     -         
resettimercounter_9_iv_0[17]                                Net         -                 -       0.248     -            1         
MemorySynchronizer_0.resettimercounter_9_iv[17]             CFG4        C                 In      -         11.889 r     -         
MemorySynchronizer_0.resettimercounter_9_iv[17]             CFG4        Y                 Out     0.203     12.092 r     -         
resettimercounter_9[17]                                     Net         -                 -       0.248     -            1         
MemorySynchronizer_0.resettimercounter[17]                  SLE         D                 In      -         12.341 r     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 12.596 is 5.443(43.2%) logic and 7.154(56.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      12.341
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.596

    Number of logic level(s):                5
    Starting point:                          sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[8]
    Ending point:                            MemorySynchronizer_0.resettimercounter[29] / D
    The start point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                          Pin               Pin               Arrival      No. of    
Name                                                        Type        Name              Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                          MSS_010     F_HM0_ADDR[8]     Out     3.983     3.983 r      -         
sb_sb_0_STAMP_PADDR[8]                                      Net         -                 -       2.567     -            402       
MemorySynchronizer_0.stamp1shadowreg145_3_0                 CFG4        D                 In      -         6.550 r      -         
MemorySynchronizer_0.stamp1shadowreg145_3_0                 CFG4        Y                 Out     0.326     6.876 f      -         
stamp1shadowreg145_3_0                                      Net         -                 -       1.161     -            18        
MemorySynchronizer_0.stamp1shadowreg147_0_a2_0_RNIQ5T92     CFG4        B                 In      -         8.037 f      -         
MemorySynchronizer_0.stamp1shadowreg147_0_a2_0_RNIQ5T92     CFG4        Y                 Out     0.164     8.202 f      -         
ResetTimerValueReg_1_sqmuxa                                 Net         -                 -       1.639     -            96        
MemorySynchronizer_0.resettimercounter_1_sqmuxa_1_i_o2      CFG4        D                 In      -         9.841 f      -         
MemorySynchronizer_0.resettimercounter_1_sqmuxa_1_i_o2      CFG4        Y                 Out     0.288     10.128 f     -         
N_161                                                       Net         -                 -       1.290     -            32        
MemorySynchronizer_0.resettimercounter_9_iv_0_0_0[29]       CFG4        C                 In      -         11.418 f     -         
MemorySynchronizer_0.resettimercounter_9_iv_0_0_0[29]       CFG4        Y                 Out     0.223     11.641 r     -         
resettimercounter_9_iv_0_0_0[29]                            Net         -                 -       0.248     -            1         
MemorySynchronizer_0.resettimercounter_9_iv_0_0[29]         CFG4        C                 In      -         11.889 r     -         
MemorySynchronizer_0.resettimercounter_9_iv_0_0[29]         CFG4        Y                 Out     0.203     12.092 r     -         
resettimercounter_9[29]                                     Net         -                 -       0.248     -            1         
MemorySynchronizer_0.resettimercounter[29]                  SLE         D                 In      -         12.341 r     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 12.596 is 5.443(43.2%) logic and 7.154(56.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      12.341
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.596

    Number of logic level(s):                5
    Starting point:                          sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[8]
    Ending point:                            MemorySynchronizer_0.resettimercounter[18] / D
    The start point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                          Pin               Pin               Arrival      No. of    
Name                                                        Type        Name              Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                          MSS_010     F_HM0_ADDR[8]     Out     3.983     3.983 r      -         
sb_sb_0_STAMP_PADDR[8]                                      Net         -                 -       2.567     -            402       
MemorySynchronizer_0.stamp1shadowreg145_3_0                 CFG4        D                 In      -         6.550 r      -         
MemorySynchronizer_0.stamp1shadowreg145_3_0                 CFG4        Y                 Out     0.326     6.876 f      -         
stamp1shadowreg145_3_0                                      Net         -                 -       1.161     -            18        
MemorySynchronizer_0.stamp1shadowreg147_0_a2_0_RNIQ5T92     CFG4        B                 In      -         8.037 f      -         
MemorySynchronizer_0.stamp1shadowreg147_0_a2_0_RNIQ5T92     CFG4        Y                 Out     0.164     8.202 f      -         
ResetTimerValueReg_1_sqmuxa                                 Net         -                 -       1.639     -            96        
MemorySynchronizer_0.resettimercounter_1_sqmuxa_1_i_o2      CFG4        D                 In      -         9.841 f      -         
MemorySynchronizer_0.resettimercounter_1_sqmuxa_1_i_o2      CFG4        Y                 Out     0.288     10.128 f     -         
N_161                                                       Net         -                 -       1.290     -            32        
MemorySynchronizer_0.resettimercounter_9_iv_0[18]           CFG4        C                 In      -         11.418 f     -         
MemorySynchronizer_0.resettimercounter_9_iv_0[18]           CFG4        Y                 Out     0.223     11.641 r     -         
resettimercounter_9_iv_0[18]                                Net         -                 -       0.248     -            1         
MemorySynchronizer_0.resettimercounter_9_iv[18]             CFG4        C                 In      -         11.889 r     -         
MemorySynchronizer_0.resettimercounter_9_iv[18]             CFG4        Y                 Out     0.203     12.092 r     -         
resettimercounter_9[18]                                     Net         -                 -       0.248     -            1         
MemorySynchronizer_0.resettimercounter[18]                  SLE         D                 In      -         12.341 r     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 12.596 is 5.443(43.2%) logic and 7.154(56.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      12.341
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.596

    Number of logic level(s):                5
    Starting point:                          sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[8]
    Ending point:                            MemorySynchronizer_0.resettimercounter[19] / D
    The start point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                          Pin               Pin               Arrival      No. of    
Name                                                        Type        Name              Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
sb_sb_0.sb_sb_MSS_0.MSS_ADLIB_INST                          MSS_010     F_HM0_ADDR[8]     Out     3.983     3.983 r      -         
sb_sb_0_STAMP_PADDR[8]                                      Net         -                 -       2.567     -            402       
MemorySynchronizer_0.stamp1shadowreg145_3_0                 CFG4        D                 In      -         6.550 r      -         
MemorySynchronizer_0.stamp1shadowreg145_3_0                 CFG4        Y                 Out     0.326     6.876 f      -         
stamp1shadowreg145_3_0                                      Net         -                 -       1.161     -            18        
MemorySynchronizer_0.stamp1shadowreg147_0_a2_0_RNIQ5T92     CFG4        B                 In      -         8.037 f      -         
MemorySynchronizer_0.stamp1shadowreg147_0_a2_0_RNIQ5T92     CFG4        Y                 Out     0.164     8.202 f      -         
ResetTimerValueReg_1_sqmuxa                                 Net         -                 -       1.639     -            96        
MemorySynchronizer_0.resettimercounter_1_sqmuxa_1_i_o2      CFG4        D                 In      -         9.841 f      -         
MemorySynchronizer_0.resettimercounter_1_sqmuxa_1_i_o2      CFG4        Y                 Out     0.288     10.128 f     -         
N_161                                                       Net         -                 -       1.290     -            32        
MemorySynchronizer_0.resettimercounter_9_iv_0[19]           CFG4        C                 In      -         11.418 f     -         
MemorySynchronizer_0.resettimercounter_9_iv_0[19]           CFG4        Y                 Out     0.223     11.641 r     -         
resettimercounter_9_iv_0[19]                                Net         -                 -       0.248     -            1         
MemorySynchronizer_0.resettimercounter_9_iv[19]             CFG4        C                 In      -         11.889 r     -         
MemorySynchronizer_0.resettimercounter_9_iv[19]             CFG4        Y                 Out     0.203     12.092 r     -         
resettimercounter_9[19]                                     Net         -                 -       0.248     -            1         
MemorySynchronizer_0.resettimercounter[19]                  SLE         D                 In      -         12.341 r     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 12.596 is 5.443(43.2%) logic and 7.154(56.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                          Starting                                            Arrival           
Instance                                  Reference     Type     Pin     Net                  Time        Slack 
                                          Clock                                                                 
----------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.un1_nreset_62_rs     System        SLE      Q       un1_nreset_62_rs     0.108       -0.738
MemorySynchronizer_0.un1_nreset_4_rs      System        SLE      Q       un1_nreset_4_rs      0.108       -0.669
MemorySynchronizer_0.un1_nreset_7_rs      System        SLE      Q       un1_nreset_7_rs      0.108       -0.643
MemorySynchronizer_0.un1_nreset_45_rs     System        SLE      Q       un1_nreset_45_rs     0.108       -0.631
MemorySynchronizer_0.un1_nreset_24_rs     System        SLE      Q       un1_nreset_24_rs     0.108       -0.575
MemorySynchronizer_0.un1_nreset_42_rs     System        SLE      Q       un1_nreset_42_rs     0.108       -0.569
MemorySynchronizer_0.un1_nreset_2_rs      System        SLE      Q       un1_nreset_2_rs      0.108       -0.544
MemorySynchronizer_0.un1_nreset_25_rs     System        SLE      Q       un1_nreset_25_rs     0.108       -0.537
MemorySynchronizer_0.un1_nreset_20_rs     System        SLE      Q       un1_nreset_20_rs     0.108       -0.520
MemorySynchronizer_0.un1_nreset_59_rs     System        SLE      Q       un1_nreset_59_rs     0.087       -0.509
================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                                 Starting                                                      Required           
Instance                                         Reference     Type     Pin     Net                            Time         Slack 
                                                 Clock                                                                            
----------------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.waitingtimercounter[0]      System        SLE      D       waitingtimercounter_10[0]      9.745        -0.738
MemorySynchronizer_0.waitingtimercounter[1]      System        SLE      D       waitingtimercounter_10[1]      9.745        -0.738
MemorySynchronizer_0.waitingtimercounter[6]      System        SLE      D       waitingtimercounter_10[6]      9.745        -0.738
MemorySynchronizer_0.waitingtimercounter[7]      System        SLE      D       waitingtimercounter_10[7]      9.745        -0.738
MemorySynchronizer_0.waitingtimercounter[9]      System        SLE      D       waitingtimercounter_10[9]      9.745        -0.738
MemorySynchronizer_0.waitingtimercounter[27]     System        SLE      D       waitingtimercounter_10[27]     9.745        -0.738
MemorySynchronizer_0.Stamp5ShadowReg2[0]         System        SLE      EN      N_208                          9.662        -0.684
MemorySynchronizer_0.Stamp5ShadowReg2[1]         System        SLE      EN      N_208                          9.662        -0.684
MemorySynchronizer_0.Stamp5ShadowReg2[2]         System        SLE      EN      N_208                          9.662        -0.684
MemorySynchronizer_0.Stamp5ShadowReg2[3]         System        SLE      EN      N_208                          9.662        -0.684
==================================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="C:\Users\RG\Documents\MicroController\synthesis\sb.srr:srsfC:\Users\RG\Documents\MicroController\synthesis\sb.srs:fp:161401:177121:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      10.482
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.738

    Number of logic level(s):                39
    Starting point:                          MemorySynchronizer_0.un1_nreset_62_rs / Q
    Ending point:                            MemorySynchronizer_0.waitingtimercounter[1] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                 Pin      Pin               Arrival      No. of    
Name                                                                  Type     Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.un1_nreset_62_rs                                 SLE      Q        Out     0.108     0.108 f      -         
un1_nreset_62_rs                                                      Net      -        -       0.248     -            1         
MemorySynchronizer_0.un1_ResyncTimerValueReg_37_set_RNI4TVJ           CFG3     C        In      -         0.357 f      -         
MemorySynchronizer_0.un1_ResyncTimerValueReg_37_set_RNI4TVJ           CFG3     Y        Out     0.210     0.566 f      -         
waitingtimercounter[24]                                               Net      -        -       0.815     -            4         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_19               CFG4     D        In      -         1.381 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_19               CFG4     Y        Out     0.317     1.698 r      -         
un106_in_enablelto30_i_a2_19                                          Net      -        -       0.248     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_28               CFG4     D        In      -         1.947 r      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_28               CFG4     Y        Out     0.271     2.218 r      -         
un106_in_enablelto30_i_a2_28                                          Net      -        -       1.280     -            31        
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI99SL1      ARI1     D        In      -         3.498 r      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI99SL1      ARI1     FCO      Out     0.503     4.002 f      -         
un4_waitingtimercounter_cry_0                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIMR1D3      ARI1     FCI      In      -         4.002 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIMR1D3      ARI1     FCO      Out     0.016     4.018 f      -         
un4_waitingtimercounter_cry_1                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI4F875      ARI1     FCI      In      -         4.018 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI4F875      ARI1     FCO      Out     0.016     4.034 f      -         
un4_waitingtimercounter_cry_2                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI37J07      ARI1     FCI      In      -         4.034 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI37J07      ARI1     FCO      Out     0.016     4.051 f      -         
un4_waitingtimercounter_cry_3                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI4APP8      ARI1     FCI      In      -         4.051 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI4APP8      ARI1     FCO      Out     0.016     4.067 f      -         
un4_waitingtimercounter_cry_4                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIM1TUA      ARI1     FCI      In      -         4.067 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIM1TUA      ARI1     FCO      Out     0.016     4.083 f      -         
un4_waitingtimercounter_cry_5                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIO414D      ARI1     FCI      In      -         4.083 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIO414D      ARI1     FCO      Out     0.016     4.099 f      -         
un4_waitingtimercounter_cry_6                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIUKOOE      ARI1     FCI      In      -         4.099 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIUKOOE      ARI1     FCO      Out     0.016     4.116 f      -         
un4_waitingtimercounter_cry_7                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNICR5LG      ARI1     FCI      In      -         4.116 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNICR5LG      ARI1     FCO      Out     0.016     4.132 f      -         
un4_waitingtimercounter_cry_8                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIPR9SI      ARI1     FCI      In      -         4.132 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIPR9SI      ARI1     FCO      Out     0.016     4.148 f      -         
un4_waitingtimercounter_cry_9                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIC2BKK      ARI1     FCI      In      -         4.148 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIC2BKK      ARI1     FCO      Out     0.016     4.165 f      -         
un4_waitingtimercounter_cry_10                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIU237M      ARI1     FCI      In      -         4.165 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIU237M      ARI1     FCO      Out     0.016     4.181 f      -         
un4_waitingtimercounter_cry_11                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIFTH4O      ARI1     FCI      In      -         4.181 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIFTH4O      ARI1     FCO      Out     0.016     4.197 f      -         
un4_waitingtimercounter_cry_12                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIVHNSP      ARI1     FCI      In      -         4.197 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIVHNSP      ARI1     FCO      Out     0.016     4.213 f      -         
un4_waitingtimercounter_cry_13                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIN37FR      ARI1     FCI      In      -         4.213 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIN37FR      ARI1     FCO      Out     0.016     4.230 f      -         
un4_waitingtimercounter_cry_14                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIB3RVS      ARI1     FCI      In      -         4.230 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIB3RVS      ARI1     FCO      Out     0.016     4.246 f      -         
un4_waitingtimercounter_cry_15                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIHSNPU      ARI1     FCI      In      -         4.246 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIHSNPU      ARI1     FCO      Out     0.016     4.262 f      -         
un4_waitingtimercounter_cry_16                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNICG5S01     ARI1     FCI      In      -         4.262 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNICG5S01     ARI1     FCO      Out     0.016     4.279 f      -         
un4_waitingtimercounter_cry_17                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI3E9Q21     ARI1     FCI      In      -         4.279 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI3E9Q21     ARI1     FCO      Out     0.016     4.295 f      -         
un4_waitingtimercounter_cry_18                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIUP3B41     ARI1     FCI      In      -         4.295 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIUP3B41     ARI1     FCO      Out     0.016     4.311 f      -         
un4_waitingtimercounter_cry_19                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIC8PT51     ARI1     FCI      In      -         4.311 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIC8PT51     ARI1     FCO      Out     0.016     4.328 f      -         
un4_waitingtimercounter_cry_20                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI63NB71     ARI1     FCI      In      -         4.328 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI63NB71     ARI1     FCO      Out     0.016     4.344 f      -         
un4_waitingtimercounter_cry_21                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNINQRB91     ARI1     FCI      In      -         4.344 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNINQRB91     ARI1     FCO      Out     0.016     4.360 f      -         
un4_waitingtimercounter_cry_22                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIIKGUA1     ARI1     FCI      In      -         4.360 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIIKGUA1     ARI1     FCO      Out     0.016     4.377 f      -         
un4_waitingtimercounter_cry_23                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI9VGIC1     ARI1     FCI      In      -         4.377 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI9VGIC1     ARI1     FCO      Out     0.016     4.393 f      -         
un4_waitingtimercounter_cry_24                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIEHR8E1     ARI1     FCI      In      -         4.393 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIEHR8E1     ARI1     FCO      Out     0.016     4.409 f      -         
un4_waitingtimercounter_cry_25                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI2ATNF1     ARI1     FCI      In      -         4.409 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI2ATNF1     ARI1     FCO      Out     0.016     4.425 f      -         
un4_waitingtimercounter_cry_26                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIIIAEH1     ARI1     FCI      In      -         4.425 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIIIAEH1     ARI1     FCO      Out     0.016     4.442 f      -         
un4_waitingtimercounter_cry_27                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI40UOI1     ARI1     FCI      In      -         4.442 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI40UOI1     ARI1     FCO      Out     0.016     4.458 f      -         
un4_waitingtimercounter_cry_28                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIU11LK1     ARI1     FCI      In      -         4.458 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIU11LK1     ARI1     FCO      Out     0.016     4.474 f      -         
un4_waitingtimercounter_cry_29                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNINOEBM1     ARI1     FCI      In      -         4.474 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNINOEBM1     ARI1     S        Out     0.073     4.547 r      -         
un120_in_enable_i_A[30]                                               Net      -        -       0.896     -            6         
MemorySynchronizer_0.WaitingTimerValueReg_RNI3EBNAS[30]               ARI1     D        In      -         5.443 r      -         
MemorySynchronizer_0.WaitingTimerValueReg_RNI3EBNAS[30]               ARI1     FCO      Out     0.505     5.948 r      -         
un112_in_enable_0_data_tmp[15]                                        Net      -        -       1.476     -            50        
MemorySynchronizer_0.WaitingTimerValueReg_RNINELIDS[30]               CFG2     A        In      -         7.424 r      -         
MemorySynchronizer_0.WaitingTimerValueReg_RNINELIDS[30]               CFG2     Y        Out     0.077     7.501 r      -         
N_187                                                                 Net      -        -       0.497     -            2         
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_2                   CFG4     D        In      -         7.998 r      -         
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_2                   CFG4     Y        Out     0.271     8.270 r      -         
waitingtimercounter_3_sqmuxa                                          Net      -        -       1.280     -            31        
MemorySynchronizer_0.k_1_2.waitingtimercounter_10_iv_0_sx[1]          CFG3     B        In      -         9.550 r      -         
MemorySynchronizer_0.k_1_2.waitingtimercounter_10_iv_0_sx[1]          CFG3     Y        Out     0.165     9.714 r      -         
waitingtimercounter_10_iv_0_sx[1]                                     Net      -        -       0.248     -            1         
MemorySynchronizer_0.k_1_2.waitingtimercounter_10_iv_0[1]             CFG4     D        In      -         9.963 r      -         
MemorySynchronizer_0.k_1_2.waitingtimercounter_10_iv_0[1]             CFG4     Y        Out     0.271     10.234 r     -         
waitingtimercounter_10[1]                                             Net      -        -       0.248     -            1         
MemorySynchronizer_0.waitingtimercounter[1]                           SLE      D        In      -         10.482 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 10.738 is 3.501(32.6%) logic and 7.237(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      10.482
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.738

    Number of logic level(s):                39
    Starting point:                          MemorySynchronizer_0.un1_nreset_62_rs / Q
    Ending point:                            MemorySynchronizer_0.waitingtimercounter[7] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                 Pin      Pin               Arrival      No. of    
Name                                                                  Type     Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.un1_nreset_62_rs                                 SLE      Q        Out     0.108     0.108 f      -         
un1_nreset_62_rs                                                      Net      -        -       0.248     -            1         
MemorySynchronizer_0.un1_ResyncTimerValueReg_37_set_RNI4TVJ           CFG3     C        In      -         0.357 f      -         
MemorySynchronizer_0.un1_ResyncTimerValueReg_37_set_RNI4TVJ           CFG3     Y        Out     0.210     0.566 f      -         
waitingtimercounter[24]                                               Net      -        -       0.815     -            4         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_19               CFG4     D        In      -         1.381 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_19               CFG4     Y        Out     0.317     1.698 r      -         
un106_in_enablelto30_i_a2_19                                          Net      -        -       0.248     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_28               CFG4     D        In      -         1.947 r      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_28               CFG4     Y        Out     0.271     2.218 r      -         
un106_in_enablelto30_i_a2_28                                          Net      -        -       1.280     -            31        
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI99SL1      ARI1     D        In      -         3.498 r      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI99SL1      ARI1     FCO      Out     0.503     4.002 f      -         
un4_waitingtimercounter_cry_0                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIMR1D3      ARI1     FCI      In      -         4.002 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIMR1D3      ARI1     FCO      Out     0.016     4.018 f      -         
un4_waitingtimercounter_cry_1                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI4F875      ARI1     FCI      In      -         4.018 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI4F875      ARI1     FCO      Out     0.016     4.034 f      -         
un4_waitingtimercounter_cry_2                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI37J07      ARI1     FCI      In      -         4.034 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI37J07      ARI1     FCO      Out     0.016     4.051 f      -         
un4_waitingtimercounter_cry_3                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI4APP8      ARI1     FCI      In      -         4.051 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI4APP8      ARI1     FCO      Out     0.016     4.067 f      -         
un4_waitingtimercounter_cry_4                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIM1TUA      ARI1     FCI      In      -         4.067 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIM1TUA      ARI1     FCO      Out     0.016     4.083 f      -         
un4_waitingtimercounter_cry_5                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIO414D      ARI1     FCI      In      -         4.083 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIO414D      ARI1     FCO      Out     0.016     4.099 f      -         
un4_waitingtimercounter_cry_6                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIUKOOE      ARI1     FCI      In      -         4.099 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIUKOOE      ARI1     FCO      Out     0.016     4.116 f      -         
un4_waitingtimercounter_cry_7                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNICR5LG      ARI1     FCI      In      -         4.116 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNICR5LG      ARI1     FCO      Out     0.016     4.132 f      -         
un4_waitingtimercounter_cry_8                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIPR9SI      ARI1     FCI      In      -         4.132 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIPR9SI      ARI1     FCO      Out     0.016     4.148 f      -         
un4_waitingtimercounter_cry_9                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIC2BKK      ARI1     FCI      In      -         4.148 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIC2BKK      ARI1     FCO      Out     0.016     4.165 f      -         
un4_waitingtimercounter_cry_10                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIU237M      ARI1     FCI      In      -         4.165 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIU237M      ARI1     FCO      Out     0.016     4.181 f      -         
un4_waitingtimercounter_cry_11                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIFTH4O      ARI1     FCI      In      -         4.181 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIFTH4O      ARI1     FCO      Out     0.016     4.197 f      -         
un4_waitingtimercounter_cry_12                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIVHNSP      ARI1     FCI      In      -         4.197 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIVHNSP      ARI1     FCO      Out     0.016     4.213 f      -         
un4_waitingtimercounter_cry_13                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIN37FR      ARI1     FCI      In      -         4.213 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIN37FR      ARI1     FCO      Out     0.016     4.230 f      -         
un4_waitingtimercounter_cry_14                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIB3RVS      ARI1     FCI      In      -         4.230 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIB3RVS      ARI1     FCO      Out     0.016     4.246 f      -         
un4_waitingtimercounter_cry_15                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIHSNPU      ARI1     FCI      In      -         4.246 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIHSNPU      ARI1     FCO      Out     0.016     4.262 f      -         
un4_waitingtimercounter_cry_16                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNICG5S01     ARI1     FCI      In      -         4.262 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNICG5S01     ARI1     FCO      Out     0.016     4.279 f      -         
un4_waitingtimercounter_cry_17                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI3E9Q21     ARI1     FCI      In      -         4.279 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI3E9Q21     ARI1     FCO      Out     0.016     4.295 f      -         
un4_waitingtimercounter_cry_18                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIUP3B41     ARI1     FCI      In      -         4.295 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIUP3B41     ARI1     FCO      Out     0.016     4.311 f      -         
un4_waitingtimercounter_cry_19                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIC8PT51     ARI1     FCI      In      -         4.311 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIC8PT51     ARI1     FCO      Out     0.016     4.328 f      -         
un4_waitingtimercounter_cry_20                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI63NB71     ARI1     FCI      In      -         4.328 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI63NB71     ARI1     FCO      Out     0.016     4.344 f      -         
un4_waitingtimercounter_cry_21                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNINQRB91     ARI1     FCI      In      -         4.344 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNINQRB91     ARI1     FCO      Out     0.016     4.360 f      -         
un4_waitingtimercounter_cry_22                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIIKGUA1     ARI1     FCI      In      -         4.360 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIIKGUA1     ARI1     FCO      Out     0.016     4.377 f      -         
un4_waitingtimercounter_cry_23                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI9VGIC1     ARI1     FCI      In      -         4.377 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI9VGIC1     ARI1     FCO      Out     0.016     4.393 f      -         
un4_waitingtimercounter_cry_24                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIEHR8E1     ARI1     FCI      In      -         4.393 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIEHR8E1     ARI1     FCO      Out     0.016     4.409 f      -         
un4_waitingtimercounter_cry_25                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI2ATNF1     ARI1     FCI      In      -         4.409 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI2ATNF1     ARI1     FCO      Out     0.016     4.425 f      -         
un4_waitingtimercounter_cry_26                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIIIAEH1     ARI1     FCI      In      -         4.425 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIIIAEH1     ARI1     FCO      Out     0.016     4.442 f      -         
un4_waitingtimercounter_cry_27                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI40UOI1     ARI1     FCI      In      -         4.442 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI40UOI1     ARI1     FCO      Out     0.016     4.458 f      -         
un4_waitingtimercounter_cry_28                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIU11LK1     ARI1     FCI      In      -         4.458 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIU11LK1     ARI1     FCO      Out     0.016     4.474 f      -         
un4_waitingtimercounter_cry_29                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNINOEBM1     ARI1     FCI      In      -         4.474 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNINOEBM1     ARI1     S        Out     0.073     4.547 r      -         
un120_in_enable_i_A[30]                                               Net      -        -       0.896     -            6         
MemorySynchronizer_0.WaitingTimerValueReg_RNI3EBNAS[30]               ARI1     D        In      -         5.443 r      -         
MemorySynchronizer_0.WaitingTimerValueReg_RNI3EBNAS[30]               ARI1     FCO      Out     0.505     5.948 r      -         
un112_in_enable_0_data_tmp[15]                                        Net      -        -       1.476     -            50        
MemorySynchronizer_0.WaitingTimerValueReg_RNINELIDS[30]               CFG2     A        In      -         7.424 r      -         
MemorySynchronizer_0.WaitingTimerValueReg_RNINELIDS[30]               CFG2     Y        Out     0.077     7.501 r      -         
N_187                                                                 Net      -        -       0.497     -            2         
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_2                   CFG4     D        In      -         7.998 r      -         
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_2                   CFG4     Y        Out     0.271     8.270 r      -         
waitingtimercounter_3_sqmuxa                                          Net      -        -       1.280     -            31        
MemorySynchronizer_0.k_1_2.waitingtimercounter_10_iv_0_sx[7]          CFG3     B        In      -         9.550 r      -         
MemorySynchronizer_0.k_1_2.waitingtimercounter_10_iv_0_sx[7]          CFG3     Y        Out     0.165     9.714 r      -         
waitingtimercounter_10_iv_0_sx[7]                                     Net      -        -       0.248     -            1         
MemorySynchronizer_0.k_1_2.waitingtimercounter_10_iv_0[7]             CFG4     D        In      -         9.963 r      -         
MemorySynchronizer_0.k_1_2.waitingtimercounter_10_iv_0[7]             CFG4     Y        Out     0.271     10.234 r     -         
waitingtimercounter_10[7]                                             Net      -        -       0.248     -            1         
MemorySynchronizer_0.waitingtimercounter[7]                           SLE      D        In      -         10.482 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 10.738 is 3.501(32.6%) logic and 7.237(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      10.482
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.738

    Number of logic level(s):                39
    Starting point:                          MemorySynchronizer_0.un1_nreset_62_rs / Q
    Ending point:                            MemorySynchronizer_0.waitingtimercounter[9] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                 Pin      Pin               Arrival      No. of    
Name                                                                  Type     Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.un1_nreset_62_rs                                 SLE      Q        Out     0.108     0.108 f      -         
un1_nreset_62_rs                                                      Net      -        -       0.248     -            1         
MemorySynchronizer_0.un1_ResyncTimerValueReg_37_set_RNI4TVJ           CFG3     C        In      -         0.357 f      -         
MemorySynchronizer_0.un1_ResyncTimerValueReg_37_set_RNI4TVJ           CFG3     Y        Out     0.210     0.566 f      -         
waitingtimercounter[24]                                               Net      -        -       0.815     -            4         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_19               CFG4     D        In      -         1.381 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_19               CFG4     Y        Out     0.317     1.698 r      -         
un106_in_enablelto30_i_a2_19                                          Net      -        -       0.248     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_28               CFG4     D        In      -         1.947 r      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_28               CFG4     Y        Out     0.271     2.218 r      -         
un106_in_enablelto30_i_a2_28                                          Net      -        -       1.280     -            31        
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI99SL1      ARI1     D        In      -         3.498 r      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI99SL1      ARI1     FCO      Out     0.503     4.002 f      -         
un4_waitingtimercounter_cry_0                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIMR1D3      ARI1     FCI      In      -         4.002 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIMR1D3      ARI1     FCO      Out     0.016     4.018 f      -         
un4_waitingtimercounter_cry_1                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI4F875      ARI1     FCI      In      -         4.018 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI4F875      ARI1     FCO      Out     0.016     4.034 f      -         
un4_waitingtimercounter_cry_2                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI37J07      ARI1     FCI      In      -         4.034 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI37J07      ARI1     FCO      Out     0.016     4.051 f      -         
un4_waitingtimercounter_cry_3                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI4APP8      ARI1     FCI      In      -         4.051 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI4APP8      ARI1     FCO      Out     0.016     4.067 f      -         
un4_waitingtimercounter_cry_4                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIM1TUA      ARI1     FCI      In      -         4.067 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIM1TUA      ARI1     FCO      Out     0.016     4.083 f      -         
un4_waitingtimercounter_cry_5                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIO414D      ARI1     FCI      In      -         4.083 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIO414D      ARI1     FCO      Out     0.016     4.099 f      -         
un4_waitingtimercounter_cry_6                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIUKOOE      ARI1     FCI      In      -         4.099 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIUKOOE      ARI1     FCO      Out     0.016     4.116 f      -         
un4_waitingtimercounter_cry_7                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNICR5LG      ARI1     FCI      In      -         4.116 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNICR5LG      ARI1     FCO      Out     0.016     4.132 f      -         
un4_waitingtimercounter_cry_8                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIPR9SI      ARI1     FCI      In      -         4.132 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIPR9SI      ARI1     FCO      Out     0.016     4.148 f      -         
un4_waitingtimercounter_cry_9                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIC2BKK      ARI1     FCI      In      -         4.148 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIC2BKK      ARI1     FCO      Out     0.016     4.165 f      -         
un4_waitingtimercounter_cry_10                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIU237M      ARI1     FCI      In      -         4.165 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIU237M      ARI1     FCO      Out     0.016     4.181 f      -         
un4_waitingtimercounter_cry_11                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIFTH4O      ARI1     FCI      In      -         4.181 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIFTH4O      ARI1     FCO      Out     0.016     4.197 f      -         
un4_waitingtimercounter_cry_12                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIVHNSP      ARI1     FCI      In      -         4.197 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIVHNSP      ARI1     FCO      Out     0.016     4.213 f      -         
un4_waitingtimercounter_cry_13                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIN37FR      ARI1     FCI      In      -         4.213 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIN37FR      ARI1     FCO      Out     0.016     4.230 f      -         
un4_waitingtimercounter_cry_14                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIB3RVS      ARI1     FCI      In      -         4.230 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIB3RVS      ARI1     FCO      Out     0.016     4.246 f      -         
un4_waitingtimercounter_cry_15                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIHSNPU      ARI1     FCI      In      -         4.246 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIHSNPU      ARI1     FCO      Out     0.016     4.262 f      -         
un4_waitingtimercounter_cry_16                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNICG5S01     ARI1     FCI      In      -         4.262 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNICG5S01     ARI1     FCO      Out     0.016     4.279 f      -         
un4_waitingtimercounter_cry_17                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI3E9Q21     ARI1     FCI      In      -         4.279 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI3E9Q21     ARI1     FCO      Out     0.016     4.295 f      -         
un4_waitingtimercounter_cry_18                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIUP3B41     ARI1     FCI      In      -         4.295 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIUP3B41     ARI1     FCO      Out     0.016     4.311 f      -         
un4_waitingtimercounter_cry_19                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIC8PT51     ARI1     FCI      In      -         4.311 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIC8PT51     ARI1     FCO      Out     0.016     4.328 f      -         
un4_waitingtimercounter_cry_20                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI63NB71     ARI1     FCI      In      -         4.328 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI63NB71     ARI1     FCO      Out     0.016     4.344 f      -         
un4_waitingtimercounter_cry_21                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNINQRB91     ARI1     FCI      In      -         4.344 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNINQRB91     ARI1     FCO      Out     0.016     4.360 f      -         
un4_waitingtimercounter_cry_22                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIIKGUA1     ARI1     FCI      In      -         4.360 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIIKGUA1     ARI1     FCO      Out     0.016     4.377 f      -         
un4_waitingtimercounter_cry_23                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI9VGIC1     ARI1     FCI      In      -         4.377 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI9VGIC1     ARI1     FCO      Out     0.016     4.393 f      -         
un4_waitingtimercounter_cry_24                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIEHR8E1     ARI1     FCI      In      -         4.393 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIEHR8E1     ARI1     FCO      Out     0.016     4.409 f      -         
un4_waitingtimercounter_cry_25                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI2ATNF1     ARI1     FCI      In      -         4.409 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI2ATNF1     ARI1     FCO      Out     0.016     4.425 f      -         
un4_waitingtimercounter_cry_26                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIIIAEH1     ARI1     FCI      In      -         4.425 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIIIAEH1     ARI1     FCO      Out     0.016     4.442 f      -         
un4_waitingtimercounter_cry_27                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI40UOI1     ARI1     FCI      In      -         4.442 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI40UOI1     ARI1     FCO      Out     0.016     4.458 f      -         
un4_waitingtimercounter_cry_28                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIU11LK1     ARI1     FCI      In      -         4.458 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIU11LK1     ARI1     FCO      Out     0.016     4.474 f      -         
un4_waitingtimercounter_cry_29                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNINOEBM1     ARI1     FCI      In      -         4.474 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNINOEBM1     ARI1     S        Out     0.073     4.547 r      -         
un120_in_enable_i_A[30]                                               Net      -        -       0.896     -            6         
MemorySynchronizer_0.WaitingTimerValueReg_RNI3EBNAS[30]               ARI1     D        In      -         5.443 r      -         
MemorySynchronizer_0.WaitingTimerValueReg_RNI3EBNAS[30]               ARI1     FCO      Out     0.505     5.948 r      -         
un112_in_enable_0_data_tmp[15]                                        Net      -        -       1.476     -            50        
MemorySynchronizer_0.WaitingTimerValueReg_RNINELIDS[30]               CFG2     A        In      -         7.424 r      -         
MemorySynchronizer_0.WaitingTimerValueReg_RNINELIDS[30]               CFG2     Y        Out     0.077     7.501 r      -         
N_187                                                                 Net      -        -       0.497     -            2         
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_2                   CFG4     D        In      -         7.998 r      -         
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_2                   CFG4     Y        Out     0.271     8.270 r      -         
waitingtimercounter_3_sqmuxa                                          Net      -        -       1.280     -            31        
MemorySynchronizer_0.k_1_2.waitingtimercounter_10_iv_0_sx[9]          CFG3     B        In      -         9.550 r      -         
MemorySynchronizer_0.k_1_2.waitingtimercounter_10_iv_0_sx[9]          CFG3     Y        Out     0.165     9.714 r      -         
waitingtimercounter_10_iv_0_sx[9]                                     Net      -        -       0.248     -            1         
MemorySynchronizer_0.k_1_2.waitingtimercounter_10_iv_0[9]             CFG4     D        In      -         9.963 r      -         
MemorySynchronizer_0.k_1_2.waitingtimercounter_10_iv_0[9]             CFG4     Y        Out     0.271     10.234 r     -         
waitingtimercounter_10[9]                                             Net      -        -       0.248     -            1         
MemorySynchronizer_0.waitingtimercounter[9]                           SLE      D        In      -         10.482 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 10.738 is 3.501(32.6%) logic and 7.237(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      10.482
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.738

    Number of logic level(s):                39
    Starting point:                          MemorySynchronizer_0.un1_nreset_62_rs / Q
    Ending point:                            MemorySynchronizer_0.waitingtimercounter[6] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                 Pin      Pin               Arrival      No. of    
Name                                                                  Type     Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.un1_nreset_62_rs                                 SLE      Q        Out     0.108     0.108 f      -         
un1_nreset_62_rs                                                      Net      -        -       0.248     -            1         
MemorySynchronizer_0.un1_ResyncTimerValueReg_37_set_RNI4TVJ           CFG3     C        In      -         0.357 f      -         
MemorySynchronizer_0.un1_ResyncTimerValueReg_37_set_RNI4TVJ           CFG3     Y        Out     0.210     0.566 f      -         
waitingtimercounter[24]                                               Net      -        -       0.815     -            4         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_19               CFG4     D        In      -         1.381 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_19               CFG4     Y        Out     0.317     1.698 r      -         
un106_in_enablelto30_i_a2_19                                          Net      -        -       0.248     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_28               CFG4     D        In      -         1.947 r      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_28               CFG4     Y        Out     0.271     2.218 r      -         
un106_in_enablelto30_i_a2_28                                          Net      -        -       1.280     -            31        
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI99SL1      ARI1     D        In      -         3.498 r      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI99SL1      ARI1     FCO      Out     0.503     4.002 f      -         
un4_waitingtimercounter_cry_0                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIMR1D3      ARI1     FCI      In      -         4.002 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIMR1D3      ARI1     FCO      Out     0.016     4.018 f      -         
un4_waitingtimercounter_cry_1                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI4F875      ARI1     FCI      In      -         4.018 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI4F875      ARI1     FCO      Out     0.016     4.034 f      -         
un4_waitingtimercounter_cry_2                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI37J07      ARI1     FCI      In      -         4.034 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI37J07      ARI1     FCO      Out     0.016     4.051 f      -         
un4_waitingtimercounter_cry_3                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI4APP8      ARI1     FCI      In      -         4.051 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI4APP8      ARI1     FCO      Out     0.016     4.067 f      -         
un4_waitingtimercounter_cry_4                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIM1TUA      ARI1     FCI      In      -         4.067 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIM1TUA      ARI1     FCO      Out     0.016     4.083 f      -         
un4_waitingtimercounter_cry_5                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIO414D      ARI1     FCI      In      -         4.083 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIO414D      ARI1     FCO      Out     0.016     4.099 f      -         
un4_waitingtimercounter_cry_6                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIUKOOE      ARI1     FCI      In      -         4.099 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIUKOOE      ARI1     FCO      Out     0.016     4.116 f      -         
un4_waitingtimercounter_cry_7                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNICR5LG      ARI1     FCI      In      -         4.116 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNICR5LG      ARI1     FCO      Out     0.016     4.132 f      -         
un4_waitingtimercounter_cry_8                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIPR9SI      ARI1     FCI      In      -         4.132 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIPR9SI      ARI1     FCO      Out     0.016     4.148 f      -         
un4_waitingtimercounter_cry_9                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIC2BKK      ARI1     FCI      In      -         4.148 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIC2BKK      ARI1     FCO      Out     0.016     4.165 f      -         
un4_waitingtimercounter_cry_10                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIU237M      ARI1     FCI      In      -         4.165 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIU237M      ARI1     FCO      Out     0.016     4.181 f      -         
un4_waitingtimercounter_cry_11                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIFTH4O      ARI1     FCI      In      -         4.181 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIFTH4O      ARI1     FCO      Out     0.016     4.197 f      -         
un4_waitingtimercounter_cry_12                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIVHNSP      ARI1     FCI      In      -         4.197 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIVHNSP      ARI1     FCO      Out     0.016     4.213 f      -         
un4_waitingtimercounter_cry_13                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIN37FR      ARI1     FCI      In      -         4.213 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIN37FR      ARI1     FCO      Out     0.016     4.230 f      -         
un4_waitingtimercounter_cry_14                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIB3RVS      ARI1     FCI      In      -         4.230 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIB3RVS      ARI1     FCO      Out     0.016     4.246 f      -         
un4_waitingtimercounter_cry_15                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIHSNPU      ARI1     FCI      In      -         4.246 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIHSNPU      ARI1     FCO      Out     0.016     4.262 f      -         
un4_waitingtimercounter_cry_16                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNICG5S01     ARI1     FCI      In      -         4.262 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNICG5S01     ARI1     FCO      Out     0.016     4.279 f      -         
un4_waitingtimercounter_cry_17                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI3E9Q21     ARI1     FCI      In      -         4.279 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI3E9Q21     ARI1     FCO      Out     0.016     4.295 f      -         
un4_waitingtimercounter_cry_18                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIUP3B41     ARI1     FCI      In      -         4.295 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIUP3B41     ARI1     FCO      Out     0.016     4.311 f      -         
un4_waitingtimercounter_cry_19                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIC8PT51     ARI1     FCI      In      -         4.311 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIC8PT51     ARI1     FCO      Out     0.016     4.328 f      -         
un4_waitingtimercounter_cry_20                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI63NB71     ARI1     FCI      In      -         4.328 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI63NB71     ARI1     FCO      Out     0.016     4.344 f      -         
un4_waitingtimercounter_cry_21                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNINQRB91     ARI1     FCI      In      -         4.344 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNINQRB91     ARI1     FCO      Out     0.016     4.360 f      -         
un4_waitingtimercounter_cry_22                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIIKGUA1     ARI1     FCI      In      -         4.360 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIIKGUA1     ARI1     FCO      Out     0.016     4.377 f      -         
un4_waitingtimercounter_cry_23                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI9VGIC1     ARI1     FCI      In      -         4.377 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI9VGIC1     ARI1     FCO      Out     0.016     4.393 f      -         
un4_waitingtimercounter_cry_24                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIEHR8E1     ARI1     FCI      In      -         4.393 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIEHR8E1     ARI1     FCO      Out     0.016     4.409 f      -         
un4_waitingtimercounter_cry_25                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI2ATNF1     ARI1     FCI      In      -         4.409 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI2ATNF1     ARI1     FCO      Out     0.016     4.425 f      -         
un4_waitingtimercounter_cry_26                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIIIAEH1     ARI1     FCI      In      -         4.425 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIIIAEH1     ARI1     FCO      Out     0.016     4.442 f      -         
un4_waitingtimercounter_cry_27                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI40UOI1     ARI1     FCI      In      -         4.442 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI40UOI1     ARI1     FCO      Out     0.016     4.458 f      -         
un4_waitingtimercounter_cry_28                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIU11LK1     ARI1     FCI      In      -         4.458 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIU11LK1     ARI1     FCO      Out     0.016     4.474 f      -         
un4_waitingtimercounter_cry_29                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNINOEBM1     ARI1     FCI      In      -         4.474 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNINOEBM1     ARI1     S        Out     0.073     4.547 r      -         
un120_in_enable_i_A[30]                                               Net      -        -       0.896     -            6         
MemorySynchronizer_0.WaitingTimerValueReg_RNI3EBNAS[30]               ARI1     D        In      -         5.443 r      -         
MemorySynchronizer_0.WaitingTimerValueReg_RNI3EBNAS[30]               ARI1     FCO      Out     0.505     5.948 r      -         
un112_in_enable_0_data_tmp[15]                                        Net      -        -       1.476     -            50        
MemorySynchronizer_0.WaitingTimerValueReg_RNINELIDS[30]               CFG2     A        In      -         7.424 r      -         
MemorySynchronizer_0.WaitingTimerValueReg_RNINELIDS[30]               CFG2     Y        Out     0.077     7.501 r      -         
N_187                                                                 Net      -        -       0.497     -            2         
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_2                   CFG4     D        In      -         7.998 r      -         
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_2                   CFG4     Y        Out     0.271     8.270 r      -         
waitingtimercounter_3_sqmuxa                                          Net      -        -       1.280     -            31        
MemorySynchronizer_0.k_1_2.waitingtimercounter_10_iv_0_sx[6]          CFG3     B        In      -         9.550 r      -         
MemorySynchronizer_0.k_1_2.waitingtimercounter_10_iv_0_sx[6]          CFG3     Y        Out     0.165     9.714 r      -         
waitingtimercounter_10_iv_0_sx[6]                                     Net      -        -       0.248     -            1         
MemorySynchronizer_0.k_1_2.waitingtimercounter_10_iv_0[6]             CFG4     D        In      -         9.963 r      -         
MemorySynchronizer_0.k_1_2.waitingtimercounter_10_iv_0[6]             CFG4     Y        Out     0.271     10.234 r     -         
waitingtimercounter_10[6]                                             Net      -        -       0.248     -            1         
MemorySynchronizer_0.waitingtimercounter[6]                           SLE      D        In      -         10.482 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 10.738 is 3.501(32.6%) logic and 7.237(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      10.482
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.738

    Number of logic level(s):                39
    Starting point:                          MemorySynchronizer_0.un1_nreset_62_rs / Q
    Ending point:                            MemorySynchronizer_0.waitingtimercounter[27] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            sb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                 Pin      Pin               Arrival      No. of    
Name                                                                  Type     Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
MemorySynchronizer_0.un1_nreset_62_rs                                 SLE      Q        Out     0.108     0.108 f      -         
un1_nreset_62_rs                                                      Net      -        -       0.248     -            1         
MemorySynchronizer_0.un1_ResyncTimerValueReg_37_set_RNI4TVJ           CFG3     C        In      -         0.357 f      -         
MemorySynchronizer_0.un1_ResyncTimerValueReg_37_set_RNI4TVJ           CFG3     Y        Out     0.210     0.566 f      -         
waitingtimercounter[24]                                               Net      -        -       0.815     -            4         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_19               CFG4     D        In      -         1.381 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_19               CFG4     Y        Out     0.317     1.698 r      -         
un106_in_enablelto30_i_a2_19                                          Net      -        -       0.248     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_28               CFG4     D        In      -         1.947 r      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_28               CFG4     Y        Out     0.271     2.218 r      -         
un106_in_enablelto30_i_a2_28                                          Net      -        -       1.280     -            31        
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI99SL1      ARI1     D        In      -         3.498 r      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI99SL1      ARI1     FCO      Out     0.503     4.002 f      -         
un4_waitingtimercounter_cry_0                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIMR1D3      ARI1     FCI      In      -         4.002 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIMR1D3      ARI1     FCO      Out     0.016     4.018 f      -         
un4_waitingtimercounter_cry_1                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI4F875      ARI1     FCI      In      -         4.018 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI4F875      ARI1     FCO      Out     0.016     4.034 f      -         
un4_waitingtimercounter_cry_2                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI37J07      ARI1     FCI      In      -         4.034 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI37J07      ARI1     FCO      Out     0.016     4.051 f      -         
un4_waitingtimercounter_cry_3                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI4APP8      ARI1     FCI      In      -         4.051 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI4APP8      ARI1     FCO      Out     0.016     4.067 f      -         
un4_waitingtimercounter_cry_4                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIM1TUA      ARI1     FCI      In      -         4.067 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIM1TUA      ARI1     FCO      Out     0.016     4.083 f      -         
un4_waitingtimercounter_cry_5                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIO414D      ARI1     FCI      In      -         4.083 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIO414D      ARI1     FCO      Out     0.016     4.099 f      -         
un4_waitingtimercounter_cry_6                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIUKOOE      ARI1     FCI      In      -         4.099 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIUKOOE      ARI1     FCO      Out     0.016     4.116 f      -         
un4_waitingtimercounter_cry_7                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNICR5LG      ARI1     FCI      In      -         4.116 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNICR5LG      ARI1     FCO      Out     0.016     4.132 f      -         
un4_waitingtimercounter_cry_8                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIPR9SI      ARI1     FCI      In      -         4.132 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIPR9SI      ARI1     FCO      Out     0.016     4.148 f      -         
un4_waitingtimercounter_cry_9                                         Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIC2BKK      ARI1     FCI      In      -         4.148 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIC2BKK      ARI1     FCO      Out     0.016     4.165 f      -         
un4_waitingtimercounter_cry_10                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIU237M      ARI1     FCI      In      -         4.165 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIU237M      ARI1     FCO      Out     0.016     4.181 f      -         
un4_waitingtimercounter_cry_11                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIFTH4O      ARI1     FCI      In      -         4.181 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIFTH4O      ARI1     FCO      Out     0.016     4.197 f      -         
un4_waitingtimercounter_cry_12                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIVHNSP      ARI1     FCI      In      -         4.197 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIVHNSP      ARI1     FCO      Out     0.016     4.213 f      -         
un4_waitingtimercounter_cry_13                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIN37FR      ARI1     FCI      In      -         4.213 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIN37FR      ARI1     FCO      Out     0.016     4.230 f      -         
un4_waitingtimercounter_cry_14                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIB3RVS      ARI1     FCI      In      -         4.230 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIB3RVS      ARI1     FCO      Out     0.016     4.246 f      -         
un4_waitingtimercounter_cry_15                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIHSNPU      ARI1     FCI      In      -         4.246 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIHSNPU      ARI1     FCO      Out     0.016     4.262 f      -         
un4_waitingtimercounter_cry_16                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNICG5S01     ARI1     FCI      In      -         4.262 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNICG5S01     ARI1     FCO      Out     0.016     4.279 f      -         
un4_waitingtimercounter_cry_17                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI3E9Q21     ARI1     FCI      In      -         4.279 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI3E9Q21     ARI1     FCO      Out     0.016     4.295 f      -         
un4_waitingtimercounter_cry_18                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIUP3B41     ARI1     FCI      In      -         4.295 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIUP3B41     ARI1     FCO      Out     0.016     4.311 f      -         
un4_waitingtimercounter_cry_19                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIC8PT51     ARI1     FCI      In      -         4.311 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIC8PT51     ARI1     FCO      Out     0.016     4.328 f      -         
un4_waitingtimercounter_cry_20                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI63NB71     ARI1     FCI      In      -         4.328 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI63NB71     ARI1     FCO      Out     0.016     4.344 f      -         
un4_waitingtimercounter_cry_21                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNINQRB91     ARI1     FCI      In      -         4.344 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNINQRB91     ARI1     FCO      Out     0.016     4.360 f      -         
un4_waitingtimercounter_cry_22                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIIKGUA1     ARI1     FCI      In      -         4.360 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIIKGUA1     ARI1     FCO      Out     0.016     4.377 f      -         
un4_waitingtimercounter_cry_23                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI9VGIC1     ARI1     FCI      In      -         4.377 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI9VGIC1     ARI1     FCO      Out     0.016     4.393 f      -         
un4_waitingtimercounter_cry_24                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIEHR8E1     ARI1     FCI      In      -         4.393 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIEHR8E1     ARI1     FCO      Out     0.016     4.409 f      -         
un4_waitingtimercounter_cry_25                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI2ATNF1     ARI1     FCI      In      -         4.409 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI2ATNF1     ARI1     FCO      Out     0.016     4.425 f      -         
un4_waitingtimercounter_cry_26                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIIIAEH1     ARI1     FCI      In      -         4.425 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIIIAEH1     ARI1     FCO      Out     0.016     4.442 f      -         
un4_waitingtimercounter_cry_27                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI40UOI1     ARI1     FCI      In      -         4.442 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNI40UOI1     ARI1     FCO      Out     0.016     4.458 f      -         
un4_waitingtimercounter_cry_28                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIU11LK1     ARI1     FCI      In      -         4.458 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNIU11LK1     ARI1     FCO      Out     0.016     4.474 f      -         
un4_waitingtimercounter_cry_29                                        Net      -        -       0.000     -            1         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNINOEBM1     ARI1     FCI      In      -         4.474 f      -         
MemorySynchronizer_0.k_1_2.un106_in_enablelto30_i_a2_27_RNINOEBM1     ARI1     S        Out     0.073     4.547 r      -         
un120_in_enable_i_A[30]                                               Net      -        -       0.896     -            6         
MemorySynchronizer_0.WaitingTimerValueReg_RNI3EBNAS[30]               ARI1     D        In      -         5.443 r      -         
MemorySynchronizer_0.WaitingTimerValueReg_RNI3EBNAS[30]               ARI1     FCO      Out     0.505     5.948 r      -         
un112_in_enable_0_data_tmp[15]                                        Net      -        -       1.476     -            50        
MemorySynchronizer_0.WaitingTimerValueReg_RNINELIDS[30]               CFG2     A        In      -         7.424 r      -         
MemorySynchronizer_0.WaitingTimerValueReg_RNINELIDS[30]               CFG2     Y        Out     0.077     7.501 r      -         
N_187                                                                 Net      -        -       0.497     -            2         
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_2                   CFG4     D        In      -         7.998 r      -         
MemorySynchronizer_0.waitingtimercounter_3_sqmuxa_2                   CFG4     Y        Out     0.271     8.270 r      -         
waitingtimercounter_3_sqmuxa                                          Net      -        -       1.280     -            31        
MemorySynchronizer_0.k_1_2.waitingtimercounter_10_iv_2_sx[27]         CFG3     B        In      -         9.550 r      -         
MemorySynchronizer_0.k_1_2.waitingtimercounter_10_iv_2_sx[27]         CFG3     Y        Out     0.165     9.714 r      -         
waitingtimercounter_10_iv_2_sx[27]                                    Net      -        -       0.248     -            1         
MemorySynchronizer_0.k_1_2.waitingtimercounter_10_iv_2[27]            CFG4     D        In      -         9.963 r      -         
MemorySynchronizer_0.k_1_2.waitingtimercounter_10_iv_2[27]            CFG4     Y        Out     0.271     10.234 r     -         
waitingtimercounter_10[27]                                            Net      -        -       0.248     -            1         
MemorySynchronizer_0.waitingtimercounter[27]                          SLE      D        In      -         10.482 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 10.738 is 3.501(32.6%) logic and 7.237(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 263MB peak: 278MB)


Finished timing report (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 263MB peak: 278MB)

---------------------------------------
<a name=resourceUsage21></a>Resource Usage Report for sb </a>

Mapping to part: m2s010vf400std
Cell usage:
AND2            1 use
CCC             1 use
CLKINT          2 uses
MSS_010         1 use
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           95 uses
CFG2           566 uses
CFG3           1309 uses
CFG4           1723 uses

Carry cells:
ARI1            825 uses - used for arithmetic functions
ARI1            66 uses - used for Wide-Mux implementation
Total ARI1      891 uses


Sequential Cells: 
SLE            2894 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 73
I/O primitives: 72
INBUF          31 uses
OUTBUF         35 uses
TRIBUFF        6 uses


Global Clock Buffers: 2

Total LUTs:    4584

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  2894 + 0 + 0 + 0 = 2894;
Total number of LUTs after P&R:  4584 + 0 + 0 + 0 = 4584;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:30s; Memory used current: 80MB peak: 278MB)

Process took 0h:00m:30s realtime, 0h:00m:30s cputime
# Thu Jan  6 15:08:18 2022

###########################################################]

</pre></samp></body></html>
