ECE 4743/6743 – Digital Systems Design
======================================
This site contains lab files for [ECE 4743/6743 – Digital Systems Design](https://github.com/bjones1/MSU-ECE-DSD). If you see any bugs, please [report them](https://github.com/bjones1/MSU-ECE-DSD/issues)!

Useful links
------------
-   [Course syllabus](https://docs.google.com/document/d/1SVzBwgtMYdtuKy_2vAuaHrh8ZpcsFOyX7Fp7ipfZoR0/edit?usp=sharing)
-   Digilent's [Basys 3 board](https://digilent.com/shop/basys-3-artix-7-fpga-trainer-board-recommended-for-introductory-users/) and its [reference manual](https://digilent.com/reference/programmable-logic/basys-3/start)
-   [Vivado Design Suite User Guide: Synthesis - Verilog Language Support](https://docs.xilinx.com/r/en-US/ug901-vivado-synthesis/Verilog-Language-Support)
