<stg><name>gemm_stage_0</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="8" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="64">
<![CDATA[
:1 %c_row = alloca i64 1

]]></Node>
<StgValue><ssdm name="c_row"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %store_ln25 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln25 = br void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %icmp_ln25 = icmp_eq  i7 %i_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln25 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln25 = br i1 %icmp_ln25, void %.split8, void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="7">
<![CDATA[
.split8:0 %trunc_ln31 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split8:3 %call_ln0 = call void @gemm_stage_0_Pipeline_VITIS_LOOP_27_1, i32 %c_row

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:9 %store_ln25 = store i7 %add_ln25, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0">
<![CDATA[
:0 %ret_ln51 = ret

]]></Node>
<StgValue><ssdm name="ret_ln51"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split8:3 %call_ln0 = call void @gemm_stage_0_Pipeline_VITIS_LOOP_27_1, i32 %c_row

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split8:1 %tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln31, i6 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="12" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
.split8:4 %call_ln26 = call void @gemm_stage_0_Pipeline_l_S_k_0_k, i32 %c_row, i12 %tmp_cast, i32 %v0, i32 %v1

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="25" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="12" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
.split8:4 %call_ln26 = call void @gemm_stage_0_Pipeline_l_S_k_0_k, i32 %c_row, i12 %tmp_cast, i32 %v0, i32 %v1

]]></Node>
<StgValue><ssdm name="call_ln26"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="26" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split8:5 %writereq_ln118 = writereq void @_ssdm_op_WriteReq, i32 %v2_0_0_0, i32 2

]]></Node>
<StgValue><ssdm name="writereq_ln118"/></StgValue>
</operation>

<operation id="27" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split8:7 %call_ln0 = call void @gemm_stage_0_Pipeline_VITIS_LOOP_46_2, i32 %c_row, i32 %v2_0_0_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="28" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split8:7 %call_ln0 = call void @gemm_stage_0_Pipeline_VITIS_LOOP_46_2, i32 %c_row, i32 %v2_0_0_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="29" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:2 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="30" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split8:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v2_0_0_0, void @p_str, i32 0, i32 0, void @p_str_1, i32 0, i32 0, void @p_str_1, void @p_str_1, void @p_str_1, i32 2, i32 2, i32 16, i32 16, void @p_str_1, void @p_str_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split8:8 %write_ln134 = write void @_ssdm_op_Write, i32 %v2_0_0_0, i32 2

]]></Node>
<StgValue><ssdm name="write_ln134"/></StgValue>
</operation>

<operation id="32" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
.split8:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="v0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="v1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="44" name="v2_0_0_0" dir="1" iftype="5">
<core>RAM_1WnR</core><StgValue><ssdm name="v2_0_0_0"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="46" from="StgValue_45" to="i" fromId="45" toId="9">
</dataflow>
<dataflow id="48" from="StgValue_47" to="c_row" fromId="47" toId="10">
</dataflow>
<dataflow id="50" from="StgValue_49" to="store_ln25" fromId="49" toId="11">
</dataflow>
<dataflow id="51" from="i" to="store_ln25" fromId="9" toId="11">
</dataflow>
<dataflow id="52" from="i" to="i_1" fromId="9" toId="13">
</dataflow>
<dataflow id="53" from="i_1" to="icmp_ln25" fromId="13" toId="14">
</dataflow>
<dataflow id="55" from="StgValue_54" to="icmp_ln25" fromId="54" toId="14">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="56" toId="15">
</dataflow>
<dataflow id="59" from="StgValue_58" to="empty" fromId="58" toId="15">
</dataflow>
<dataflow id="60" from="StgValue_58" to="empty" fromId="58" toId="15">
</dataflow>
<dataflow id="61" from="StgValue_58" to="empty" fromId="58" toId="15">
</dataflow>
<dataflow id="62" from="i_1" to="add_ln25" fromId="13" toId="16">
</dataflow>
<dataflow id="64" from="StgValue_63" to="add_ln25" fromId="63" toId="16">
</dataflow>
<dataflow id="65" from="icmp_ln25" to="br_ln25" fromId="14" toId="17">
</dataflow>
<dataflow id="66" from="i_1" to="trunc_ln31" fromId="13" toId="18">
</dataflow>
<dataflow id="68" from="gemm_stage_0_Pipeline_VITIS_LOOP_27_1" to="call_ln0" fromId="67" toId="19">
</dataflow>
<dataflow id="69" from="c_row" to="call_ln0" fromId="10" toId="19">
</dataflow>
<dataflow id="70" from="add_ln25" to="store_ln25" fromId="16" toId="20">
</dataflow>
<dataflow id="71" from="i" to="store_ln25" fromId="9" toId="20">
</dataflow>
<dataflow id="72" from="gemm_stage_0_Pipeline_VITIS_LOOP_27_1" to="call_ln0" fromId="67" toId="22">
</dataflow>
<dataflow id="73" from="c_row" to="call_ln0" fromId="10" toId="22">
</dataflow>
<dataflow id="75" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_cast" fromId="74" toId="23">
</dataflow>
<dataflow id="76" from="trunc_ln31" to="tmp_cast" fromId="18" toId="23">
</dataflow>
<dataflow id="78" from="StgValue_77" to="tmp_cast" fromId="77" toId="23">
</dataflow>
<dataflow id="80" from="gemm_stage_0_Pipeline_l_S_k_0_k" to="call_ln26" fromId="79" toId="24">
</dataflow>
<dataflow id="81" from="c_row" to="call_ln26" fromId="10" toId="24">
</dataflow>
<dataflow id="82" from="tmp_cast" to="call_ln26" fromId="23" toId="24">
</dataflow>
<dataflow id="83" from="v0" to="call_ln26" fromId="42" toId="24">
</dataflow>
<dataflow id="84" from="v1" to="call_ln26" fromId="43" toId="24">
</dataflow>
<dataflow id="85" from="gemm_stage_0_Pipeline_l_S_k_0_k" to="call_ln26" fromId="79" toId="25">
</dataflow>
<dataflow id="86" from="c_row" to="call_ln26" fromId="10" toId="25">
</dataflow>
<dataflow id="87" from="tmp_cast" to="call_ln26" fromId="23" toId="25">
</dataflow>
<dataflow id="88" from="v0" to="call_ln26" fromId="42" toId="25">
</dataflow>
<dataflow id="89" from="v1" to="call_ln26" fromId="43" toId="25">
</dataflow>
<dataflow id="91" from="_ssdm_op_WriteReq" to="writereq_ln118" fromId="90" toId="26">
</dataflow>
<dataflow id="92" from="v2_0_0_0" to="writereq_ln118" fromId="44" toId="26">
</dataflow>
<dataflow id="94" from="StgValue_93" to="writereq_ln118" fromId="93" toId="26">
</dataflow>
<dataflow id="96" from="gemm_stage_0_Pipeline_VITIS_LOOP_46_2" to="call_ln0" fromId="95" toId="27">
</dataflow>
<dataflow id="97" from="c_row" to="call_ln0" fromId="10" toId="27">
</dataflow>
<dataflow id="98" from="v2_0_0_0" to="call_ln0" fromId="44" toId="27">
</dataflow>
<dataflow id="99" from="gemm_stage_0_Pipeline_VITIS_LOOP_46_2" to="call_ln0" fromId="95" toId="28">
</dataflow>
<dataflow id="100" from="c_row" to="call_ln0" fromId="10" toId="28">
</dataflow>
<dataflow id="101" from="v2_0_0_0" to="call_ln0" fromId="44" toId="28">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecLoopName" to="specloopname_ln26" fromId="102" toId="29">
</dataflow>
<dataflow id="105" from="empty_12" to="specloopname_ln26" fromId="104" toId="29">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="106" toId="30">
</dataflow>
<dataflow id="108" from="v2_0_0_0" to="specinterface_ln0" fromId="44" toId="30">
</dataflow>
<dataflow id="110" from="p_str" to="specinterface_ln0" fromId="109" toId="30">
</dataflow>
<dataflow id="112" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="30">
</dataflow>
<dataflow id="113" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="30">
</dataflow>
<dataflow id="115" from="p_str_1" to="specinterface_ln0" fromId="114" toId="30">
</dataflow>
<dataflow id="116" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="30">
</dataflow>
<dataflow id="117" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="30">
</dataflow>
<dataflow id="118" from="p_str_1" to="specinterface_ln0" fromId="114" toId="30">
</dataflow>
<dataflow id="119" from="p_str_1" to="specinterface_ln0" fromId="114" toId="30">
</dataflow>
<dataflow id="120" from="p_str_1" to="specinterface_ln0" fromId="114" toId="30">
</dataflow>
<dataflow id="121" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="30">
</dataflow>
<dataflow id="122" from="StgValue_93" to="specinterface_ln0" fromId="93" toId="30">
</dataflow>
<dataflow id="124" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="30">
</dataflow>
<dataflow id="125" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="30">
</dataflow>
<dataflow id="126" from="p_str_1" to="specinterface_ln0" fromId="114" toId="30">
</dataflow>
<dataflow id="127" from="p_str_1" to="specinterface_ln0" fromId="114" toId="30">
</dataflow>
<dataflow id="129" from="_ssdm_op_Write" to="write_ln134" fromId="128" toId="31">
</dataflow>
<dataflow id="130" from="v2_0_0_0" to="write_ln134" fromId="44" toId="31">
</dataflow>
<dataflow id="131" from="StgValue_93" to="write_ln134" fromId="93" toId="31">
</dataflow>
<dataflow id="132" from="icmp_ln25" to="StgValue_2" fromId="14" toId="2">
</dataflow>
</dataflows>


</stg>
