<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z045-ffg900-2</Part>
        <TopModelName>correlator</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.400</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1034</Best-caseLatency>
            <Average-caseLatency>11789</Average-caseLatency>
            <Worst-caseLatency>22544</Worst-caseLatency>
            <Best-caseRealTimeLatency>10.340 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.118 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
            <Interval-min>1035</Interval-min>
            <Interval-max>22545</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:3</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>132</BRAM_18K>
            <DSP>32</DSP>
            <FF>1907</FF>
            <LUT>3348</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1090</BRAM_18K>
            <DSP>900</DSP>
            <FF>437200</FF>
            <LUT>218600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>correlator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>correlator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>correlator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_0_TDATA</name>
            <Object>din_data_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_0_TVALID</name>
            <Object>din_data_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_0_TREADY</name>
            <Object>din_data_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_1_TDATA</name>
            <Object>din_data_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_1_TVALID</name>
            <Object>din_data_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_1_TREADY</name>
            <Object>din_data_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_2_TDATA</name>
            <Object>din_data_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_2_TVALID</name>
            <Object>din_data_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_2_TREADY</name>
            <Object>din_data_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_3_TDATA</name>
            <Object>din_data_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_3_TVALID</name>
            <Object>din_data_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_3_TREADY</name>
            <Object>din_data_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_00_TDATA</name>
            <Object>dout_data_00</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_00_TVALID</name>
            <Object>dout_data_00</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_00_TREADY</name>
            <Object>dout_data_00</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_11_TDATA</name>
            <Object>dout_data_11</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_11_TVALID</name>
            <Object>dout_data_11</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_11_TREADY</name>
            <Object>dout_data_11</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_22_TDATA</name>
            <Object>dout_data_22</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_22_TVALID</name>
            <Object>dout_data_22</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_22_TREADY</name>
            <Object>dout_data_22</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_33_TDATA</name>
            <Object>dout_data_33</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_33_TVALID</name>
            <Object>dout_data_33</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_33_TREADY</name>
            <Object>dout_data_33</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_01_TDATA</name>
            <Object>dout_data_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_01_TVALID</name>
            <Object>dout_data_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_01_TREADY</name>
            <Object>dout_data_01</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_02_TDATA</name>
            <Object>dout_data_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_02_TVALID</name>
            <Object>dout_data_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_02_TREADY</name>
            <Object>dout_data_02</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_03_TDATA</name>
            <Object>dout_data_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_03_TVALID</name>
            <Object>dout_data_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_03_TREADY</name>
            <Object>dout_data_03</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_12_TDATA</name>
            <Object>dout_data_12</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_12_TVALID</name>
            <Object>dout_data_12</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_12_TREADY</name>
            <Object>dout_data_12</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_13_TDATA</name>
            <Object>dout_data_13</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_13_TVALID</name>
            <Object>dout_data_13</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_13_TREADY</name>
            <Object>dout_data_13</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_23_TDATA</name>
            <Object>dout_data_23</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_23_TVALID</name>
            <Object>dout_data_23</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_23_TREADY</name>
            <Object>dout_data_23</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>correlator</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_correlator_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3_fu_147</InstName>
                    <ModuleName>correlator_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>147</ID>
                    <BindInstances>add_ln52_1_fu_529_p2 add_ln52_fu_544_p2 add_ln53_fu_594_p2 add_ln55_fu_630_p2 add_ln54_fu_636_p2 add_ln53_1_fu_642_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_correlator_Pipeline_Process_Frame_Loop_fu_191</InstName>
                    <ModuleName>correlator_Pipeline_Process_Frame_Loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>191</ID>
                    <BindInstances>add_ln59_fu_414_p2 add_ln76_fu_420_p2 ama_submuladd_1ns_16s_16s_16ns_16_4_1_U37 sub_ln699_1_fu_487_p2 sub_ln699_2_fu_492_p2 mul_16s_16s_16_1_1_U21 mac_muladd_16s_16s_16ns_16_4_1_U38 mac_muladd_16s_16s_16ns_16_4_1_U38 this_0_0_i_fu_583_p2 mul_16s_16s_16_1_1_U22 mac_muladd_16s_16s_16ns_16_4_1_U39 mac_muladd_16s_16s_16ns_16_4_1_U39 this_0_0_i129_fu_592_p2 mul_16s_16s_16_1_1_U23 mac_muladd_16s_16s_16ns_16_4_1_U40 mac_muladd_16s_16s_16ns_16_4_1_U40 this_0_0_i142_fu_601_p2 mul_16s_16s_16_1_1_U24 mac_muladd_16s_16s_16ns_16_4_1_U41 mac_muladd_16s_16s_16ns_16_4_1_U41 this_0_0_i155_fu_610_p2 mul_16s_16s_16_1_1_U25 mac_muladd_16s_16s_16ns_16_4_1_U42 mac_muladd_16s_16s_16ns_16_4_1_U42 ama_submuladd_1ns_16s_16s_16ns_16_4_1_U37 mul_16s_16s_16_1_1_U26 ama_submuladd_1ns_16s_16s_16ns_16_4_1_U37 this_0_0_i168_fu_619_p2 this_1_0_i170_fu_628_p2 mul_16s_16s_16_1_1_U27 mac_muladd_16s_16s_16ns_16_4_1_U43 mac_muladd_16s_16s_16ns_16_4_1_U43 mul_16s_16s_16_1_1_U28 mac_muladd_16s_16s_16ns_16_4_1_U44 mac_muladd_16s_16s_16ns_16_4_1_U44 this_0_0_i182_fu_637_p2 this_1_0_i184_fu_646_p2 mul_16s_16s_16_1_1_U29 mac_muladd_16s_16s_16ns_16_4_1_U45 mac_muladd_16s_16s_16ns_16_4_1_U45 mul_16s_16s_16_1_1_U30 mac_muladd_16s_16s_16ns_16_4_1_U46 mac_muladd_16s_16s_16ns_16_4_1_U46 this_0_0_i196_fu_655_p2 this_1_0_i198_fu_664_p2 mul_16s_16s_16_1_1_U31 mac_muladd_16s_16s_16ns_16_4_1_U47 mac_muladd_16s_16s_16ns_16_4_1_U47 mul_16s_16s_16_1_1_U32 mac_muladd_16s_16s_16ns_16_4_1_U48 mac_muladd_16s_16s_16ns_16_4_1_U48 this_0_0_i210_fu_673_p2 this_1_0_i212_fu_682_p2 mul_16s_16s_16_1_1_U33 mac_muladd_16s_16s_16ns_16_4_1_U49 mac_muladd_16s_16s_16ns_16_4_1_U49 mul_16s_16s_16_1_1_U34 mac_muladd_16s_16s_16ns_16_4_1_U50 mac_muladd_16s_16s_16ns_16_4_1_U50 this_0_0_i224_fu_691_p2 this_1_0_i226_fu_700_p2 mul_16s_16s_16_1_1_U35 mac_muladd_16s_16s_16ns_16_4_1_U51 mac_muladd_16s_16s_16ns_16_4_1_U51 mul_16s_16s_16_1_1_U36 mac_muladd_16s_16s_16ns_16_4_1_U52 mac_muladd_16s_16s_16ns_16_4_1_U52 this_0_0_i238_fu_709_p2 this_1_0_i240_fu_718_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_correlator_Pipeline_Offload_Loop_fu_236</InstName>
                    <ModuleName>correlator_Pipeline_Offload_Loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>236</ID>
                    <BindInstances>add_ln97_fu_564_p2 add_ln100_fu_570_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln89_fu_328_p2 correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_U correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_U correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_U correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16_U correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_U correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15_U correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_U correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14_U correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_U correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_U correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_U correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_U correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_U correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_U correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_U correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_U correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_U correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_U correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_U correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_U control_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>correlator_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3</Name>
            <Loops>
                <VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.916</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20482</Best-caseLatency>
                    <Average-caseLatency>20482</Average-caseLatency>
                    <Worst-caseLatency>20482</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.205 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.205 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.205 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20482</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3>
                        <Name>VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>20480</TripCount>
                        <Latency>20480</Latency>
                        <AbsoluteTimeLatency>0.205 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3>
                            <Name>VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:53</SourceLocation>
                        </VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>66</FF>
                    <AVAIL_FF>437200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>217</LUT>
                    <AVAIL_LUT>218600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1090</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_1_fu_529_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_544_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_594_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_630_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_636_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1_VITIS_LOOP_53_2_VITIS_LOOP_54_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_1_fu_642_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>correlator_Pipeline_Process_Frame_Loop</Name>
            <Loops>
                <Process_Frame_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.400</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1029</Best-caseLatency>
                    <Average-caseLatency>1029</Average-caseLatency>
                    <Worst-caseLatency>1029</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.290 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1029</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Process_Frame_Loop>
                        <Name>Process_Frame_Loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1027</Latency>
                        <AbsoluteTimeLatency>10.270 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Process_Frame_Loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:59</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Process_Frame_Loop>
                            <Name>Process_Frame_Loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76</SourceLocation>
                        </Process_Frame_Loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>32</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>1642</FF>
                    <AVAIL_FF>437200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1262</LUT>
                    <AVAIL_LUT>218600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1090</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_414_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_420_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_1ns_16s_16s_16ns_16_4_1_U37" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln699"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln699_1_fu_487_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln699_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln699_2_fu_492_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln699_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U21" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U38" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U38" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="this_0_0_i_fu_583_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="this_0_0_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U22" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U39" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U39" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln389_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="this_0_0_i129_fu_592_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="this_0_0_i129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U23" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U40" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U40" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln389_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="this_0_0_i142_fu_601_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="this_0_0_i142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U24" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U41" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U41" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln389_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="this_0_0_i155_fu_610_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="this_0_0_i155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U25" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U42" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U42" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln389_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_1ns_16s_16s_16ns_16_4_1_U37" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U26" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_1ns_16s_16s_16ns_16_4_1_U37" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln389_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="this_0_0_i168_fu_619_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="this_0_0_i168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="this_1_0_i170_fu_628_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="this_1_0_i170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U27" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U43" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U43" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln389_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U28" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U44" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U44" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln389_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="this_0_0_i182_fu_637_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="this_0_0_i182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="this_1_0_i184_fu_646_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="this_1_0_i184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U29" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U45" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U45" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln389_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U30" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U46" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U46" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln389_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="this_0_0_i196_fu_655_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="this_0_0_i196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="this_1_0_i198_fu_664_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="this_1_0_i198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U31" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U47" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U47" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln389_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U32" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U48" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U48" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln389_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="this_0_0_i210_fu_673_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="this_0_0_i210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="this_1_0_i212_fu_682_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="this_1_0_i212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U33" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U49" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U49" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln389_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U34" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U50" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U50" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln389_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="this_0_0_i224_fu_691_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="this_0_0_i224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="this_1_0_i226_fu_700_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="this_1_0_i226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U35" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U51" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U51" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln389_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U36" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U52" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln389_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U52" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln389_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="this_0_0_i238_fu_709_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="this_0_0_i238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Process_Frame_Loop" OPTYPE="add" PRAGMA="" RTLNAME="this_1_0_i240_fu_718_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="this_1_0_i240"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>correlator_Pipeline_Offload_Loop</Name>
            <Loops>
                <Offload_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.550</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Offload_Loop>
                        <Name>Offload_Loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Offload_Loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:97</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Offload_Loop>
                            <Name>Offload_Loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100</SourceLocation>
                        </Offload_Loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>437200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>165</LUT>
                    <AVAIL_LUT>218600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1090</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Offload_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_564_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Offload_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_570_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>correlator</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.400</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1034</Best-caseLatency>
                    <Average-caseLatency>11789</Average-caseLatency>
                    <Worst-caseLatency>22544</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.118 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1035 ~ 22545</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:3</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>132</BRAM_18K>
                    <AVAIL_BRAM>1090</AVAIL_BRAM>
                    <UTIL_BRAM>12</UTIL_BRAM>
                    <DSP>32</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>1907</FF>
                    <AVAIL_FF>437200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3348</LUT>
                    <AVAIL_LUT>218600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_328_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_correlator/correlator_top.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_U" SOURCE="" STORAGESIZE="64 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_U" SOURCE="" STORAGESIZE="1 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_U" SOURCE="" STORAGESIZE="64 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16_U" SOURCE="" STORAGESIZE="1 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_U" SOURCE="" STORAGESIZE="64 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15_U" SOURCE="" STORAGESIZE="1 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_U" SOURCE="" STORAGESIZE="64 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14_U" SOURCE="" STORAGESIZE="1 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_U" SOURCE="" STORAGESIZE="64 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_U" SOURCE="" STORAGESIZE="64 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_U" SOURCE="" STORAGESIZE="64 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_U" SOURCE="" STORAGESIZE="64 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_U" SOURCE="" STORAGESIZE="64 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_U" SOURCE="" STORAGESIZE="64 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_U" SOURCE="" STORAGESIZE="64 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_U" SOURCE="" STORAGESIZE="64 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_U" SOURCE="" STORAGESIZE="64 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_U" SOURCE="" STORAGESIZE="64 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_U" SOURCE="" STORAGESIZE="64 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_U" SOURCE="" STORAGESIZE="64 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="din_data_0" index="0" direction="in" srcType="stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="din_data_0" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="din_data_1" index="1" direction="in" srcType="stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="din_data_1" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="din_data_2" index="2" direction="in" srcType="stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="din_data_2" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="din_data_3" index="3" direction="in" srcType="stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="din_data_3" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dout_data_00" index="4" direction="out" srcType="stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="dout_data_00" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dout_data_11" index="5" direction="out" srcType="stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="dout_data_11" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dout_data_22" index="6" direction="out" srcType="stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="dout_data_22" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dout_data_33" index="7" direction="out" srcType="stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="dout_data_33" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dout_data_01" index="8" direction="out" srcType="stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="dout_data_01" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dout_data_02" index="9" direction="out" srcType="stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="dout_data_02" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dout_data_03" index="10" direction="out" srcType="stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="dout_data_03" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dout_data_12" index="11" direction="out" srcType="stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="dout_data_12" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dout_data_13" index="12" direction="out" srcType="stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="dout_data_13" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dout_data_23" index="13" direction="out" srcType="stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="dout_data_23" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="integration_time_frames" index="14" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="integration_time_frames" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="integration_time_frames" access="W" description="Data signal of integration_time_frames" range="32">
                    <fields>
                        <field offset="0" width="32" name="integration_time_frames" access="W" description="Bit 31 to 0 of integration_time_frames"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="integration_time_frames"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:din_data_0:din_data_1:din_data_2:din_data_3:dout_data_00:dout_data_11:dout_data_22:dout_data_33:dout_data_01:dout_data_02:dout_data_03:dout_data_12:dout_data_13:dout_data_23</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="din_data_0" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="din_data_0_">
            <ports>
                <port>din_data_0_TDATA</port>
                <port>din_data_0_TREADY</port>
                <port>din_data_0_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="din_data_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="din_data_1" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="din_data_1_">
            <ports>
                <port>din_data_1_TDATA</port>
                <port>din_data_1_TREADY</port>
                <port>din_data_1_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="din_data_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="din_data_2" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="din_data_2_">
            <ports>
                <port>din_data_2_TDATA</port>
                <port>din_data_2_TREADY</port>
                <port>din_data_2_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="din_data_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="din_data_3" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="din_data_3_">
            <ports>
                <port>din_data_3_TDATA</port>
                <port>din_data_3_TREADY</port>
                <port>din_data_3_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="din_data_3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dout_data_00" type="axi4stream" busTypeName="axis" mode="master" dataWidth="128" portPrefix="dout_data_00_">
            <ports>
                <port>dout_data_00_TDATA</port>
                <port>dout_data_00_TREADY</port>
                <port>dout_data_00_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="dout_data_00"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dout_data_11" type="axi4stream" busTypeName="axis" mode="master" dataWidth="128" portPrefix="dout_data_11_">
            <ports>
                <port>dout_data_11_TDATA</port>
                <port>dout_data_11_TREADY</port>
                <port>dout_data_11_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="dout_data_11"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dout_data_22" type="axi4stream" busTypeName="axis" mode="master" dataWidth="128" portPrefix="dout_data_22_">
            <ports>
                <port>dout_data_22_TDATA</port>
                <port>dout_data_22_TREADY</port>
                <port>dout_data_22_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="dout_data_22"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dout_data_33" type="axi4stream" busTypeName="axis" mode="master" dataWidth="128" portPrefix="dout_data_33_">
            <ports>
                <port>dout_data_33_TDATA</port>
                <port>dout_data_33_TREADY</port>
                <port>dout_data_33_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="dout_data_33"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dout_data_01" type="axi4stream" busTypeName="axis" mode="master" dataWidth="128" portPrefix="dout_data_01_">
            <ports>
                <port>dout_data_01_TDATA</port>
                <port>dout_data_01_TREADY</port>
                <port>dout_data_01_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="dout_data_01"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dout_data_02" type="axi4stream" busTypeName="axis" mode="master" dataWidth="128" portPrefix="dout_data_02_">
            <ports>
                <port>dout_data_02_TDATA</port>
                <port>dout_data_02_TREADY</port>
                <port>dout_data_02_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="dout_data_02"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dout_data_03" type="axi4stream" busTypeName="axis" mode="master" dataWidth="128" portPrefix="dout_data_03_">
            <ports>
                <port>dout_data_03_TDATA</port>
                <port>dout_data_03_TREADY</port>
                <port>dout_data_03_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="dout_data_03"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dout_data_12" type="axi4stream" busTypeName="axis" mode="master" dataWidth="128" portPrefix="dout_data_12_">
            <ports>
                <port>dout_data_12_TDATA</port>
                <port>dout_data_12_TREADY</port>
                <port>dout_data_12_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="dout_data_12"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dout_data_13" type="axi4stream" busTypeName="axis" mode="master" dataWidth="128" portPrefix="dout_data_13_">
            <ports>
                <port>dout_data_13_TDATA</port>
                <port>dout_data_13_TREADY</port>
                <port>dout_data_13_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="dout_data_13"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dout_data_23" type="axi4stream" busTypeName="axis" mode="master" dataWidth="128" portPrefix="dout_data_23_">
            <ports>
                <port>dout_data_23_TDATA</port>
                <port>dout_data_23_TREADY</port>
                <port>dout_data_23_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="dout_data_23"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 5, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">integration_time_frames, 0x10, 32, W, Data signal of integration_time_frames, </column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="6">Interface, Direction, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="din_data_0">in, both, 32, 1, 1</column>
                    <column name="din_data_1">in, both, 32, 1, 1</column>
                    <column name="din_data_2">in, both, 32, 1, 1</column>
                    <column name="din_data_3">in, both, 32, 1, 1</column>
                    <column name="dout_data_00">out, both, 128, 1, 1</column>
                    <column name="dout_data_01">out, both, 128, 1, 1</column>
                    <column name="dout_data_02">out, both, 128, 1, 1</column>
                    <column name="dout_data_03">out, both, 128, 1, 1</column>
                    <column name="dout_data_11">out, both, 128, 1, 1</column>
                    <column name="dout_data_12">out, both, 128, 1, 1</column>
                    <column name="dout_data_13">out, both, 128, 1, 1</column>
                    <column name="dout_data_22">out, both, 128, 1, 1</column>
                    <column name="dout_data_23">out, both, 128, 1, 1</column>
                    <column name="dout_data_33">out, both, 128, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="din_data_0">in, stream&lt;ap_uint&lt;32&gt; 0&gt;&amp;</column>
                    <column name="din_data_1">in, stream&lt;ap_uint&lt;32&gt; 0&gt;&amp;</column>
                    <column name="din_data_2">in, stream&lt;ap_uint&lt;32&gt; 0&gt;&amp;</column>
                    <column name="din_data_3">in, stream&lt;ap_uint&lt;32&gt; 0&gt;&amp;</column>
                    <column name="dout_data_00">out, stream&lt;ap_uint&lt;128&gt; 0&gt;&amp;</column>
                    <column name="dout_data_11">out, stream&lt;ap_uint&lt;128&gt; 0&gt;&amp;</column>
                    <column name="dout_data_22">out, stream&lt;ap_uint&lt;128&gt; 0&gt;&amp;</column>
                    <column name="dout_data_33">out, stream&lt;ap_uint&lt;128&gt; 0&gt;&amp;</column>
                    <column name="dout_data_01">out, stream&lt;ap_uint&lt;128&gt; 0&gt;&amp;</column>
                    <column name="dout_data_02">out, stream&lt;ap_uint&lt;128&gt; 0&gt;&amp;</column>
                    <column name="dout_data_03">out, stream&lt;ap_uint&lt;128&gt; 0&gt;&amp;</column>
                    <column name="dout_data_12">out, stream&lt;ap_uint&lt;128&gt; 0&gt;&amp;</column>
                    <column name="dout_data_13">out, stream&lt;ap_uint&lt;128&gt; 0&gt;&amp;</column>
                    <column name="dout_data_23">out, stream&lt;ap_uint&lt;128&gt; 0&gt;&amp;</column>
                    <column name="integration_time_frames">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="din_data_0">din_data_0, interface, </column>
                    <column name="din_data_1">din_data_1, interface, </column>
                    <column name="din_data_2">din_data_2, interface, </column>
                    <column name="din_data_3">din_data_3, interface, </column>
                    <column name="dout_data_00">dout_data_00, interface, </column>
                    <column name="dout_data_11">dout_data_11, interface, </column>
                    <column name="dout_data_22">dout_data_22, interface, </column>
                    <column name="dout_data_33">dout_data_33, interface, </column>
                    <column name="dout_data_01">dout_data_01, interface, </column>
                    <column name="dout_data_02">dout_data_02, interface, </column>
                    <column name="dout_data_03">dout_data_03, interface, </column>
                    <column name="dout_data_12">dout_data_12, interface, </column>
                    <column name="dout_data_13">dout_data_13, interface, </column>
                    <column name="dout_data_23">dout_data_23, interface, </column>
                    <column name="integration_time_frames">s_axi_control, register, name=integration_time_frames offset=0x10 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="correlator_top.cpp:22" status="valid" parentFunction="correlator" variable="din_data_0" isDirective="0" options="axis port=din_data_0 depth=2048"/>
        <Pragma type="interface" location="correlator_top.cpp:23" status="valid" parentFunction="correlator" variable="din_data_1" isDirective="0" options="axis port=din_data_1 depth=2048"/>
        <Pragma type="interface" location="correlator_top.cpp:24" status="valid" parentFunction="correlator" variable="din_data_2" isDirective="0" options="axis port=din_data_2 depth=2048"/>
        <Pragma type="interface" location="correlator_top.cpp:25" status="valid" parentFunction="correlator" variable="din_data_3" isDirective="0" options="axis port=din_data_3 depth=2048"/>
        <Pragma type="interface" location="correlator_top.cpp:27" status="valid" parentFunction="correlator" variable="dout_data_00" isDirective="0" options="axis port=dout_data_00 depth=2048"/>
        <Pragma type="interface" location="correlator_top.cpp:28" status="valid" parentFunction="correlator" variable="dout_data_11" isDirective="0" options="axis port=dout_data_11 depth=2048"/>
        <Pragma type="interface" location="correlator_top.cpp:29" status="valid" parentFunction="correlator" variable="dout_data_22" isDirective="0" options="axis port=dout_data_22 depth=2048"/>
        <Pragma type="interface" location="correlator_top.cpp:30" status="valid" parentFunction="correlator" variable="dout_data_33" isDirective="0" options="axis port=dout_data_33 depth=2048"/>
        <Pragma type="interface" location="correlator_top.cpp:31" status="valid" parentFunction="correlator" variable="dout_data_01" isDirective="0" options="axis port=dout_data_01 depth=2048"/>
        <Pragma type="interface" location="correlator_top.cpp:32" status="valid" parentFunction="correlator" variable="dout_data_02" isDirective="0" options="axis port=dout_data_02 depth=2048"/>
        <Pragma type="interface" location="correlator_top.cpp:33" status="valid" parentFunction="correlator" variable="dout_data_03" isDirective="0" options="axis port=dout_data_03 depth=2048"/>
        <Pragma type="interface" location="correlator_top.cpp:34" status="valid" parentFunction="correlator" variable="dout_data_12" isDirective="0" options="axis port=dout_data_12 depth=2048"/>
        <Pragma type="interface" location="correlator_top.cpp:35" status="valid" parentFunction="correlator" variable="dout_data_13" isDirective="0" options="axis port=dout_data_13 depth=2048"/>
        <Pragma type="interface" location="correlator_top.cpp:36" status="valid" parentFunction="correlator" variable="dout_data_23" isDirective="0" options="axis port=dout_data_23 depth=2048"/>
        <Pragma type="interface" location="correlator_top.cpp:38" status="valid" parentFunction="correlator" variable="integration_time_frames" isDirective="0" options="s_axilite port=integration_time_frames bundle=control"/>
        <Pragma type="interface" location="correlator_top.cpp:39" status="valid" parentFunction="correlator" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="bind_storage" location="correlator_top.cpp:43" status="valid" parentFunction="correlator" variable="accumulator_ram" isDirective="0" options="variable=accumulator_ram type=ram_2p impl=bram"/>
        <Pragma type="array_partition" location="correlator_top.cpp:45" status="valid" parentFunction="correlator" variable="accumulator_ram" isDirective="0" options="variable=accumulator_ram dim=2 complete"/>
        <Pragma type="pipeline" location="correlator_top.cpp:60" status="valid" parentFunction="correlator" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="correlator_top.cpp:98" status="valid" parentFunction="correlator" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

