#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1854580 .scope module, "testALU" "testALU" 2 5;
 .timescale -9 -12;
v0x1957940_0 .net "carryout", 0 0, L_0x19b3040;  1 drivers
v0x1957a00_0 .var "command", 2 0;
v0x1957ad0_0 .var "operandA", 31 0;
v0x1957bd0_0 .var "operandB", 31 0;
v0x1957ca0_0 .net "overflow", 0 0, L_0x19b4a50;  1 drivers
v0x1957d90_0 .net "result", 31 0, L_0x19b4d60;  1 drivers
v0x1957e80_0 .net "zero", 0 0, L_0x19b5be0;  1 drivers
S_0x184e860 .scope module, "alu" "alu" 2 14, 3 130 0, S_0x1854580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x19b0630/d .functor OR 1, L_0x19b06f0, L_0x19b2ad0, C4<0>, C4<0>;
L_0x19b0630 .delay 1 (5000,5000,5000) L_0x19b0630/d;
L_0x19b2f30/d .functor OR 1, L_0x19b0630, L_0x19b0630, C4<0>, C4<0>;
L_0x19b2f30 .delay 1 (5000,5000,5000) L_0x19b2f30/d;
L_0x19b3040/d .functor OR 1, L_0x19b31a0, L_0x19b3300, C4<0>, C4<0>;
L_0x19b3040 .delay 1 (5000,5000,5000) L_0x19b3040/d;
L_0x19b4ca0/d .functor NOT 1, L_0x19b3c20, C4<0>, C4<0>, C4<0>;
L_0x19b4ca0 .delay 1 (5000,5000,5000) L_0x19b4ca0/d;
L_0x19b3d80/d .functor NOT 1, L_0x19b4a50, C4<0>, C4<0>, C4<0>;
L_0x19b3d80 .delay 1 (5000,5000,5000) L_0x19b3d80/d;
L_0x19b3e80/d .functor AND 1, L_0x19b4ca0, L_0x19b3fe0, L_0x19b54c0, C4<1>;
L_0x19b3e80 .delay 1 (5000,5000,5000) L_0x19b3e80/d;
L_0x19b55b0/d .functor NOT 1, L_0x19b3e80, C4<0>, C4<0>, C4<0>;
L_0x19b55b0 .delay 1 (5000,5000,5000) L_0x19b55b0/d;
L_0x19b1180/d .functor AND 1, L_0x19b5a80, L_0x19b3d80, L_0x19b3e80, C4<1>;
L_0x19b1180 .delay 1 (5000,5000,5000) L_0x19b1180/d;
L_0x19b6760/d .functor OR 1, L_0x19b68c0, L_0x19b1180, C4<0>, C4<0>;
L_0x19b6760 .delay 1 (5000,5000,5000) L_0x19b6760/d;
v0x19545f0_0 .net "SLTval", 0 0, L_0x19b1180;  1 drivers
v0x19546d0_0 .net *"_s321", 0 0, L_0x19ad2c0;  1 drivers
v0x19547b0_0 .net *"_s324", 0 0, L_0x19ab880;  1 drivers
v0x1954870_0 .net *"_s327", 0 0, L_0x19ae700;  1 drivers
v0x1954950_0 .net *"_s330", 0 0, L_0x19ae960;  1 drivers
v0x1954a30_0 .net *"_s333", 0 0, L_0x19aeb50;  1 drivers
v0x1954b10_0 .net *"_s336", 0 0, L_0x19af0b0;  1 drivers
v0x1954bf0_0 .net *"_s339", 0 0, L_0x19af2d0;  1 drivers
v0x1954cd0_0 .net *"_s342", 0 0, L_0x19ae8d0;  1 drivers
v0x1954e40_0 .net *"_s345", 0 0, L_0x19affd0;  1 drivers
v0x1954f20_0 .net *"_s348", 0 0, L_0x19af7d0;  1 drivers
v0x1955000_0 .net *"_s351", 0 0, L_0x19af9f0;  1 drivers
v0x19550e0_0 .net *"_s354", 0 0, L_0x19afc10;  1 drivers
v0x19551c0_0 .net *"_s357", 0 0, L_0x19b08b0;  1 drivers
v0x19552a0_0 .net *"_s360", 0 0, L_0x19b01f0;  1 drivers
v0x1955380_0 .net *"_s363", 0 0, L_0x19b0410;  1 drivers
v0x1955460_0 .net *"_s366", 0 0, L_0x19af4f0;  1 drivers
v0x1955610_0 .net *"_s369", 0 0, L_0x19b1320;  1 drivers
v0x19556b0_0 .net *"_s372", 0 0, L_0x19b0a80;  1 drivers
v0x1955790_0 .net *"_s375", 0 0, L_0x19b0ca0;  1 drivers
v0x1955870_0 .net *"_s378", 0 0, L_0x19b0ec0;  1 drivers
v0x1955950_0 .net *"_s381", 0 0, L_0x19b1bf0;  1 drivers
v0x1955a30_0 .net *"_s384", 0 0, L_0x19b1540;  1 drivers
v0x1955b10_0 .net *"_s387", 0 0, L_0x19b1760;  1 drivers
v0x1955bf0_0 .net *"_s390", 0 0, L_0x19b1980;  1 drivers
v0x1955cd0_0 .net *"_s393", 0 0, L_0x19b1ae0;  1 drivers
v0x1955db0_0 .net *"_s396", 0 0, L_0x19b1e10;  1 drivers
v0x1955e90_0 .net *"_s399", 0 0, L_0x19b2030;  1 drivers
v0x1955f70_0 .net *"_s402", 0 0, L_0x19b2250;  1 drivers
v0x1956050_0 .net *"_s405", 0 0, L_0x19b23b0;  1 drivers
v0x1956130_0 .net *"_s408", 0 0, L_0x19b2690;  1 drivers
v0x1956210_0 .net *"_s411", 0 0, L_0x19b28b0;  1 drivers
v0x19562f0_0 .net *"_s416", 0 0, L_0x19b06f0;  1 drivers
v0x1955540_0 .net *"_s418", 0 0, L_0x19b2ad0;  1 drivers
v0x19565c0_0 .net *"_s420", 0 0, L_0x19b2f30;  1 drivers
v0x19566a0_0 .net *"_s425", 0 0, L_0x19b31a0;  1 drivers
v0x1956780_0 .net *"_s427", 0 0, L_0x19b3300;  1 drivers
v0x1956860_0 .net *"_s436", 0 0, L_0x19b3c20;  1 drivers
v0x1956940_0 .net *"_s440", 0 0, L_0x19b3fe0;  1 drivers
v0x1956a20_0 .net *"_s442", 0 0, L_0x19b54c0;  1 drivers
v0x1956b00_0 .net *"_s446", 0 0, L_0x19b5a80;  1 drivers
v0x1956be0_0 .net *"_s448", 0 0, L_0x19b6760;  1 drivers
v0x1956cc0_0 .net *"_s452", 0 0, L_0x19b68c0;  1 drivers
v0x1956da0_0 .net "carryOut", 32 0, L_0x19b2bc0;  1 drivers
v0x1956e80_0 .net "carryout", 0 0, L_0x19b3040;  alias, 1 drivers
v0x1956f40_0 .net "command", 2 0, v0x1957a00_0;  1 drivers
v0x1957020_0 .net "initialResult", 31 0, L_0x19ad9f0;  1 drivers
v0x1957100_0 .net "isSLT", 0 0, L_0x19b3e80;  1 drivers
v0x19571c0_0 .net "isSLTinv", 0 0, L_0x19b55b0;  1 drivers
v0x1957280_0 .net "isSubtract", 0 0, L_0x19b0630;  1 drivers
v0x1957320_0 .net "operandA", 31 0, v0x1957ad0_0;  1 drivers
v0x1957400_0 .net "operandB", 31 0, v0x1957bd0_0;  1 drivers
v0x19574e0_0 .net "overflow", 0 0, L_0x19b4a50;  alias, 1 drivers
v0x1957580_0 .net "overflowInv", 0 0, L_0x19b3d80;  1 drivers
v0x1957620_0 .net "result", 31 0, L_0x19b4d60;  alias, 1 drivers
v0x19576e0_0 .net "s2inv", 0 0, L_0x19b4ca0;  1 drivers
v0x1957780_0 .net "zero", 0 0, L_0x19b5be0;  alias, 1 drivers
L_0x195a6d0 .part v0x1957ad0_0, 0, 1;
L_0x195a830 .part v0x1957bd0_0, 0, 1;
L_0x195a9e0 .part L_0x19b2bc0, 0, 1;
L_0x195ab10 .part v0x1957a00_0, 0, 1;
L_0x195abb0 .part v0x1957a00_0, 1, 1;
L_0x195ac50 .part v0x1957a00_0, 2, 1;
L_0x195d1a0 .part v0x1957ad0_0, 1, 1;
L_0x195d300 .part v0x1957bd0_0, 1, 1;
L_0x195b0b0 .part L_0x19b2bc0, 1, 1;
L_0x195d540 .part v0x1957a00_0, 0, 1;
L_0x195d5e0 .part v0x1957a00_0, 1, 1;
L_0x195d680 .part v0x1957a00_0, 2, 1;
L_0x195fc80 .part v0x1957ad0_0, 2, 1;
L_0x195fe70 .part v0x1957bd0_0, 2, 1;
L_0x1960020 .part L_0x19b2bc0, 2, 1;
L_0x1960150 .part v0x1957a00_0, 0, 1;
L_0x1960300 .part v0x1957a00_0, 1, 1;
L_0x19603a0 .part v0x1957a00_0, 2, 1;
L_0x19627a0 .part v0x1957ad0_0, 3, 1;
L_0x1962900 .part v0x1957bd0_0, 3, 1;
L_0x1960440 .part L_0x19b2bc0, 3, 1;
L_0x1962bf0 .part v0x1957a00_0, 0, 1;
L_0x1962ab0 .part v0x1957a00_0, 1, 1;
L_0x1962d50 .part v0x1957a00_0, 2, 1;
L_0x1965220 .part v0x1957ad0_0, 4, 1;
L_0x1965380 .part v0x1957bd0_0, 4, 1;
L_0x1962df0 .part L_0x19b2bc0, 4, 1;
L_0x1965610 .part v0x1957a00_0, 0, 1;
L_0x1965530 .part v0x1957a00_0, 1, 1;
L_0x19657a0 .part v0x1957a00_0, 2, 1;
L_0x1967db0 .part v0x1957ad0_0, 5, 1;
L_0x1967f10 .part v0x1957bd0_0, 5, 1;
L_0x19680c0 .part L_0x19b2bc0, 5, 1;
L_0x1968160 .part v0x1957a00_0, 0, 1;
L_0x19601f0 .part v0x1957a00_0, 1, 1;
L_0x1968320 .part v0x1957a00_0, 2, 1;
L_0x196a800 .part v0x1957ad0_0, 6, 1;
L_0x196aa70 .part v0x1957bd0_0, 6, 1;
L_0x19683c0 .part L_0x19b2bc0, 6, 1;
L_0x196ae70 .part v0x1957a00_0, 0, 1;
L_0x196ad30 .part v0x1957a00_0, 1, 1;
L_0x196add0 .part v0x1957a00_0, 2, 1;
L_0x196d380 .part v0x1957ad0_0, 7, 1;
L_0x196d4e0 .part v0x1957bd0_0, 7, 1;
L_0x196af10 .part L_0x19b2bc0, 7, 1;
L_0x196afb0 .part v0x1957a00_0, 0, 1;
L_0x196d690 .part v0x1957a00_0, 1, 1;
L_0x196d730 .part v0x1957a00_0, 2, 1;
L_0x196ff20 .part v0x1957ad0_0, 8, 1;
L_0x1970080 .part v0x1957bd0_0, 8, 1;
L_0x196dca0 .part L_0x19b2bc0, 8, 1;
L_0x196d9a0 .part v0x1957a00_0, 0, 1;
L_0x19703e0 .part v0x1957a00_0, 1, 1;
L_0x1970480 .part v0x1957a00_0, 2, 1;
L_0x1972980 .part v0x1957ad0_0, 9, 1;
L_0x1972ae0 .part v0x1957bd0_0, 9, 1;
L_0x1970520 .part L_0x19b2bc0, 9, 1;
L_0x19705c0 .part v0x1957a00_0, 0, 1;
L_0x1972e70 .part v0x1957a00_0, 1, 1;
L_0x1972f10 .part v0x1957a00_0, 2, 1;
L_0x1975480 .part v0x1957ad0_0, 10, 1;
L_0x19755e0 .part v0x1957bd0_0, 10, 1;
L_0x1972fb0 .part L_0x19b2bc0, 10, 1;
L_0x1973050 .part v0x1957a00_0, 0, 1;
L_0x19730f0 .part v0x1957a00_0, 1, 1;
L_0x1975790 .part v0x1957a00_0, 2, 1;
L_0x1978090 .part v0x1957ad0_0, 11, 1;
L_0x19781f0 .part v0x1957bd0_0, 11, 1;
L_0x1975da0 .part L_0x19b2bc0, 11, 1;
L_0x1975e40 .part v0x1957a00_0, 0, 1;
L_0x1975ee0 .part v0x1957a00_0, 1, 1;
L_0x19785e0 .part v0x1957a00_0, 2, 1;
L_0x197ab20 .part v0x1957ad0_0, 12, 1;
L_0x197ac80 .part v0x1957bd0_0, 12, 1;
L_0x1978990 .part L_0x19b2bc0, 12, 1;
L_0x1978710 .part v0x1957a00_0, 0, 1;
L_0x19787b0 .part v0x1957a00_0, 1, 1;
L_0x197b0a0 .part v0x1957a00_0, 2, 1;
L_0x197d540 .part v0x1957ad0_0, 13, 1;
L_0x197d6a0 .part v0x1957bd0_0, 13, 1;
L_0x197b140 .part L_0x19b2bc0, 13, 1;
L_0x197b1e0 .part v0x1957a00_0, 0, 1;
L_0x197b280 .part v0x1957a00_0, 1, 1;
L_0x197b320 .part v0x1957a00_0, 2, 1;
L_0x197ff30 .part v0x1957ad0_0, 14, 1;
L_0x196a960 .part v0x1957bd0_0, 14, 1;
L_0x197ddc0 .part L_0x19b2bc0, 14, 1;
L_0x197d850 .part v0x1957a00_0, 0, 1;
L_0x197d8f0 .part v0x1957a00_0, 1, 1;
L_0x197d990 .part v0x1957a00_0, 2, 1;
L_0x1982b60 .part v0x1957ad0_0, 15, 1;
L_0x1982cc0 .part v0x1957bd0_0, 15, 1;
L_0x19805c0 .part L_0x19b2bc0, 15, 1;
L_0x196d800 .part v0x1957a00_0, 0, 1;
L_0x1983170 .part v0x1957a00_0, 1, 1;
L_0x1983210 .part v0x1957a00_0, 2, 1;
L_0x1985680 .part v0x1957ad0_0, 16, 1;
L_0x19857e0 .part v0x1957bd0_0, 16, 1;
L_0x1985990 .part L_0x19b2bc0, 16, 1;
L_0x1985ac0 .part v0x1957a00_0, 0, 1;
L_0x19832b0 .part v0x1957a00_0, 1, 1;
L_0x1983350 .part v0x1957a00_0, 2, 1;
L_0x19880c0 .part v0x1957ad0_0, 17, 1;
L_0x1988220 .part v0x1957bd0_0, 17, 1;
L_0x1985b60 .part L_0x19b2bc0, 17, 1;
L_0x1985c00 .part v0x1957a00_0, 0, 1;
L_0x1985ca0 .part v0x1957a00_0, 1, 1;
L_0x1985d40 .part v0x1957a00_0, 2, 1;
L_0x198ab20 .part v0x1957ad0_0, 18, 1;
L_0x198ac80 .part v0x1957bd0_0, 18, 1;
L_0x19888f0 .part L_0x19b2bc0, 18, 1;
L_0x1988460 .part v0x1957a00_0, 0, 1;
L_0x1988500 .part v0x1957a00_0, 1, 1;
L_0x19885a0 .part v0x1957a00_0, 2, 1;
L_0x198d530 .part v0x1957ad0_0, 19, 1;
L_0x198d690 .part v0x1957bd0_0, 19, 1;
L_0x198ae30 .part L_0x19b2bc0, 19, 1;
L_0x198aed0 .part v0x1957a00_0, 0, 1;
L_0x198af70 .part v0x1957a00_0, 1, 1;
L_0x198b010 .part v0x1957a00_0, 2, 1;
L_0x1990030 .part v0x1957ad0_0, 20, 1;
L_0x1990190 .part v0x1957bd0_0, 20, 1;
L_0x198d840 .part L_0x19b2bc0, 20, 1;
L_0x198d8e0 .part v0x1957a00_0, 0, 1;
L_0x198d980 .part v0x1957a00_0, 1, 1;
L_0x198da20 .part v0x1957a00_0, 2, 1;
L_0x1992eb0 .part v0x1957ad0_0, 21, 1;
L_0x1993010 .part v0x1957bd0_0, 21, 1;
L_0x19931c0 .part L_0x19b2bc0, 21, 1;
L_0x1993260 .part v0x1957a00_0, 0, 1;
L_0x1975990 .part v0x1957a00_0, 1, 1;
L_0x1975a30 .part v0x1957a00_0, 2, 1;
L_0x1995950 .part v0x1957ad0_0, 22, 1;
L_0x1995ab0 .part v0x1957bd0_0, 22, 1;
L_0x1995c60 .part L_0x19b2bc0, 22, 1;
L_0x1995d90 .part v0x1957a00_0, 0, 1;
L_0x1993300 .part v0x1957a00_0, 1, 1;
L_0x19933a0 .part v0x1957a00_0, 2, 1;
L_0x1998400 .part v0x1957ad0_0, 23, 1;
L_0x1998560 .part v0x1957bd0_0, 23, 1;
L_0x1995e30 .part L_0x19b2bc0, 23, 1;
L_0x1995ed0 .part v0x1957a00_0, 0, 1;
L_0x1995f70 .part v0x1957a00_0, 1, 1;
L_0x1996010 .part v0x1957a00_0, 2, 1;
L_0x199aea0 .part v0x1957ad0_0, 24, 1;
L_0x199b000 .part v0x1957bd0_0, 24, 1;
L_0x1998bf0 .part L_0x19b2bc0, 24, 1;
L_0x19987a0 .part v0x1957a00_0, 0, 1;
L_0x1998840 .part v0x1957a00_0, 1, 1;
L_0x19988e0 .part v0x1957a00_0, 2, 1;
L_0x199d920 .part v0x1957ad0_0, 25, 1;
L_0x199da80 .part v0x1957bd0_0, 25, 1;
L_0x199d140 .part L_0x19b2bc0, 25, 1;
L_0x199b1b0 .part v0x1957a00_0, 0, 1;
L_0x199b250 .part v0x1957a00_0, 1, 1;
L_0x199b2f0 .part v0x1957a00_0, 2, 1;
L_0x19a02d0 .part v0x1957ad0_0, 26, 1;
L_0x19a0430 .part v0x1957bd0_0, 26, 1;
L_0x19a05e0 .part L_0x19b2bc0, 26, 1;
L_0x19a0710 .part v0x1957a00_0, 0, 1;
L_0x199dc30 .part v0x1957a00_0, 1, 1;
L_0x199dcd0 .part v0x1957a00_0, 2, 1;
L_0x19a2d00 .part v0x1957ad0_0, 27, 1;
L_0x19a2e60 .part v0x1957bd0_0, 27, 1;
L_0x19a07b0 .part L_0x19b2bc0, 27, 1;
L_0x19a0850 .part v0x1957a00_0, 0, 1;
L_0x19a08f0 .part v0x1957a00_0, 1, 1;
L_0x19a0990 .part v0x1957a00_0, 2, 1;
L_0x19a5710 .part v0x1957ad0_0, 28, 1;
L_0x19a5870 .part v0x1957bd0_0, 28, 1;
L_0x19a5a20 .part L_0x19b2bc0, 28, 1;
L_0x19a5b50 .part v0x1957a00_0, 0, 1;
L_0x19a3010 .part v0x1957a00_0, 1, 1;
L_0x19a30b0 .part v0x1957a00_0, 2, 1;
L_0x19a8150 .part v0x1957ad0_0, 29, 1;
L_0x19a82b0 .part v0x1957bd0_0, 29, 1;
L_0x19a5bf0 .part L_0x19b2bc0, 29, 1;
L_0x19a5c90 .part v0x1957a00_0, 0, 1;
L_0x19a5d30 .part v0x1957a00_0, 1, 1;
L_0x19a5dd0 .part v0x1957a00_0, 2, 1;
L_0x19aab70 .part v0x1957ad0_0, 30, 1;
L_0x1980090 .part v0x1957bd0_0, 30, 1;
L_0x19803b0 .part L_0x19b2bc0, 30, 1;
L_0x19804e0 .part v0x1957a00_0, 0, 1;
L_0x19a8460 .part v0x1957a00_0, 1, 1;
L_0x19a8500 .part v0x1957a00_0, 2, 1;
LS_0x19ad9f0_0_0 .concat8 [ 1 1 1 1], L_0x195a2e0, L_0x195ce50, L_0x195f890, L_0x19623b0;
LS_0x19ad9f0_0_4 .concat8 [ 1 1 1 1], L_0x1964e30, L_0x19679c0, L_0x196a410, L_0x196cf90;
LS_0x19ad9f0_0_8 .concat8 [ 1 1 1 1], L_0x196fb30, L_0x1972590, L_0x1975090, L_0x1977ca0;
LS_0x19ad9f0_0_12 .concat8 [ 1 1 1 1], L_0x197a730, L_0x197d150, L_0x197fb40, L_0x1982770;
LS_0x19ad9f0_0_16 .concat8 [ 1 1 1 1], L_0x1985290, L_0x1987cd0, L_0x198a730, L_0x198d140;
LS_0x19ad9f0_0_20 .concat8 [ 1 1 1 1], L_0x198fc40, L_0x1992ac0, L_0x1995560, L_0x1998010;
LS_0x19ad9f0_0_24 .concat8 [ 1 1 1 1], L_0x199aab0, L_0x199d530, L_0x199fee0, L_0x19a2910;
LS_0x19ad9f0_0_28 .concat8 [ 1 1 1 1], L_0x19a5320, L_0x19a7d60, L_0x19aa780, L_0x19ad600;
LS_0x19ad9f0_1_0 .concat8 [ 4 4 4 4], LS_0x19ad9f0_0_0, LS_0x19ad9f0_0_4, LS_0x19ad9f0_0_8, LS_0x19ad9f0_0_12;
LS_0x19ad9f0_1_4 .concat8 [ 4 4 4 4], LS_0x19ad9f0_0_16, LS_0x19ad9f0_0_20, LS_0x19ad9f0_0_24, LS_0x19ad9f0_0_28;
L_0x19ad9f0 .concat8 [ 16 16 0 0], LS_0x19ad9f0_1_0, LS_0x19ad9f0_1_4;
L_0x19ae610 .part v0x1957ad0_0, 31, 1;
L_0x19ab4f0 .part v0x1957bd0_0, 31, 1;
L_0x19ab6a0 .part L_0x19b2bc0, 31, 1;
L_0x1980660 .part v0x1957a00_0, 0, 1;
L_0x1980700 .part v0x1957a00_0, 1, 1;
L_0x19807a0 .part v0x1957a00_0, 2, 1;
L_0x19ab740 .part L_0x19ad9f0, 1, 1;
L_0x19ab990 .part L_0x19ad9f0, 2, 1;
L_0x19ae770 .part L_0x19ad9f0, 3, 1;
L_0x19aea60 .part L_0x19ad9f0, 4, 1;
L_0x19af6e0 .part L_0x19ad9f0, 5, 1;
L_0x19af170 .part L_0x19ad9f0, 6, 1;
L_0x19af390 .part L_0x19ad9f0, 7, 1;
L_0x19aff30 .part L_0x19ad9f0, 8, 1;
L_0x19b0090 .part L_0x19ad9f0, 9, 1;
L_0x19af890 .part L_0x19ad9f0, 10, 1;
L_0x19afab0 .part L_0x19ad9f0, 11, 1;
L_0x19afcd0 .part L_0x19ad9f0, 12, 1;
L_0x19b0920 .part L_0x19ad9f0, 13, 1;
L_0x19b02b0 .part L_0x19ad9f0, 14, 1;
L_0x19b04d0 .part L_0x19ad9f0, 15, 1;
L_0x19afe20 .part L_0x19ad9f0, 16, 1;
L_0x19b13e0 .part L_0x19ad9f0, 17, 1;
L_0x19b0b40 .part L_0x19ad9f0, 18, 1;
L_0x19b0d60 .part L_0x19ad9f0, 19, 1;
L_0x19b0f80 .part L_0x19ad9f0, 20, 1;
L_0x19b1cb0 .part L_0x19ad9f0, 21, 1;
L_0x19b1600 .part L_0x19ad9f0, 22, 1;
L_0x19b1820 .part L_0x19ad9f0, 23, 1;
L_0x19b1a40 .part L_0x19ad9f0, 24, 1;
L_0x19b2530 .part L_0x19ad9f0, 25, 1;
L_0x19b1ed0 .part L_0x19ad9f0, 26, 1;
L_0x19b20f0 .part L_0x19ad9f0, 27, 1;
L_0x19b2310 .part L_0x19ad9f0, 28, 1;
L_0x19b2dd0 .part L_0x19ad9f0, 29, 1;
L_0x19b2750 .part L_0x19ad9f0, 30, 1;
L_0x19b2970 .part L_0x19ad9f0, 31, 1;
L_0x19b06f0 .part v0x1957a00_0, 0, 1;
L_0x19b2ad0 .part v0x1957a00_0, 0, 1;
LS_0x19b2bc0_0_0 .concat8 [ 1 1 1 1], L_0x19b2f30, L_0x1958d70, L_0x195baa0, L_0x195e440;
LS_0x19b2bc0_0_4 .concat8 [ 1 1 1 1], L_0x1960fd0, L_0x1963a50, L_0x19665e0, L_0x1969030;
LS_0x19b2bc0_0_8 .concat8 [ 1 1 1 1], L_0x196bbb0, L_0x196e690, L_0x19711e0, L_0x1973c50;
LS_0x19b2bc0_0_12 .concat8 [ 1 1 1 1], L_0x1976870, L_0x1979380, L_0x197bda0, L_0x197e6f0;
LS_0x19b2bc0_0_16 .concat8 [ 1 1 1 1], L_0x1981390, L_0x1983eb0, L_0x1986880, L_0x19892e0;
LS_0x19b2bc0_0_20 .concat8 [ 1 1 1 1], L_0x198bd60, L_0x198e7a0, L_0x1991690, L_0x19940c0;
LS_0x19b2bc0_0_24 .concat8 [ 1 1 1 1], L_0x1996b70, L_0x19995e0, L_0x199c000, L_0x199eab0;
LS_0x19b2bc0_0_28 .concat8 [ 1 1 1 1], L_0x19a14e0, L_0x19a3ef0, L_0x19a6930, L_0x19a9350;
LS_0x19b2bc0_0_32 .concat8 [ 1 0 0 0], L_0x19ac1b0;
LS_0x19b2bc0_1_0 .concat8 [ 4 4 4 4], LS_0x19b2bc0_0_0, LS_0x19b2bc0_0_4, LS_0x19b2bc0_0_8, LS_0x19b2bc0_0_12;
LS_0x19b2bc0_1_4 .concat8 [ 4 4 4 4], LS_0x19b2bc0_0_16, LS_0x19b2bc0_0_20, LS_0x19b2bc0_0_24, LS_0x19b2bc0_0_28;
LS_0x19b2bc0_1_8 .concat8 [ 1 0 0 0], LS_0x19b2bc0_0_32;
L_0x19b2bc0 .concat8 [ 16 16 1 0], LS_0x19b2bc0_1_0, LS_0x19b2bc0_1_4, LS_0x19b2bc0_1_8;
L_0x19b31a0 .part L_0x19b2bc0, 32, 1;
L_0x19b3300 .part L_0x19b2bc0, 32, 1;
L_0x19b4c00 .part v0x1957ad0_0, 31, 1;
L_0x19b3a40 .part v0x1957bd0_0, 31, 1;
L_0x19b3b30 .part L_0x19ad9f0, 31, 1;
L_0x19b3c20 .part v0x1957a00_0, 2, 1;
L_0x19b3fe0 .part v0x1957a00_0, 0, 1;
L_0x19b54c0 .part v0x1957a00_0, 1, 1;
L_0x19b5a80 .part L_0x19ad9f0, 31, 1;
LS_0x19b4d60_0_0 .concat8 [ 1 1 1 1], L_0x19b6760, L_0x19ad2c0, L_0x19ab880, L_0x19ae700;
LS_0x19b4d60_0_4 .concat8 [ 1 1 1 1], L_0x19ae960, L_0x19aeb50, L_0x19af0b0, L_0x19af2d0;
LS_0x19b4d60_0_8 .concat8 [ 1 1 1 1], L_0x19ae8d0, L_0x19affd0, L_0x19af7d0, L_0x19af9f0;
LS_0x19b4d60_0_12 .concat8 [ 1 1 1 1], L_0x19afc10, L_0x19b08b0, L_0x19b01f0, L_0x19b0410;
LS_0x19b4d60_0_16 .concat8 [ 1 1 1 1], L_0x19af4f0, L_0x19b1320, L_0x19b0a80, L_0x19b0ca0;
LS_0x19b4d60_0_20 .concat8 [ 1 1 1 1], L_0x19b0ec0, L_0x19b1bf0, L_0x19b1540, L_0x19b1760;
LS_0x19b4d60_0_24 .concat8 [ 1 1 1 1], L_0x19b1980, L_0x19b1ae0, L_0x19b1e10, L_0x19b2030;
LS_0x19b4d60_0_28 .concat8 [ 1 1 1 1], L_0x19b2250, L_0x19b23b0, L_0x19b2690, L_0x19b28b0;
LS_0x19b4d60_1_0 .concat8 [ 4 4 4 4], LS_0x19b4d60_0_0, LS_0x19b4d60_0_4, LS_0x19b4d60_0_8, LS_0x19b4d60_0_12;
LS_0x19b4d60_1_4 .concat8 [ 4 4 4 4], LS_0x19b4d60_0_16, LS_0x19b4d60_0_20, LS_0x19b4d60_0_24, LS_0x19b4d60_0_28;
L_0x19b4d60 .concat8 [ 16 16 0 0], LS_0x19b4d60_1_0, LS_0x19b4d60_1_4;
L_0x19b68c0 .part L_0x19ad9f0, 0, 1;
S_0x18371c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x18a62e0 .param/l "i" 0 3 150, +C4<00>;
S_0x18314a0 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x18371c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1957f70/d .functor AND 1, L_0x195a6d0, L_0x195a830, C4<1>, C4<1>;
L_0x1957f70 .delay 1 (5000,5000,5000) L_0x1957f70/d;
L_0x19580d0/d .functor NAND 1, L_0x195a6d0, L_0x195a830, C4<1>, C4<1>;
L_0x19580d0 .delay 1 (5000,5000,5000) L_0x19580d0/d;
L_0x1958230/d .functor OR 1, L_0x195a6d0, L_0x195a830, C4<0>, C4<0>;
L_0x1958230 .delay 1 (5000,5000,5000) L_0x1958230/d;
L_0x1958420/d .functor NOR 1, L_0x195a6d0, L_0x195a830, C4<0>, C4<0>;
L_0x1958420 .delay 1 (5000,5000,5000) L_0x1958420/d;
L_0x19584e0/d .functor XOR 1, L_0x195a6d0, L_0x195a830, C4<0>, C4<0>;
L_0x19584e0 .delay 1 (5000,5000,5000) L_0x19584e0/d;
L_0x1958f70/d .functor NOT 1, L_0x195ab10, C4<0>, C4<0>, C4<0>;
L_0x1958f70 .delay 1 (5000,5000,5000) L_0x1958f70/d;
L_0x1959110/d .functor NOT 1, L_0x195abb0, C4<0>, C4<0>, C4<0>;
L_0x1959110 .delay 1 (5000,5000,5000) L_0x1959110/d;
L_0x19591d0/d .functor NOT 1, L_0x195ac50, C4<0>, C4<0>, C4<0>;
L_0x19591d0 .delay 1 (5000,5000,5000) L_0x19591d0/d;
L_0x1959380/d .functor AND 1, L_0x19588b0, L_0x1958f70, L_0x1959110, L_0x19591d0;
L_0x1959380 .delay 1 (5000,5000,5000) L_0x1959380/d;
L_0x1959530/d .functor AND 1, L_0x19588b0, L_0x195ab10, L_0x1959110, L_0x19591d0;
L_0x1959530 .delay 1 (5000,5000,5000) L_0x1959530/d;
L_0x1959740/d .functor AND 1, L_0x19584e0, L_0x1958f70, L_0x195abb0, L_0x19591d0;
L_0x1959740 .delay 1 (5000,5000,5000) L_0x1959740/d;
L_0x1959920/d .functor AND 1, L_0x19588b0, L_0x195ab10, L_0x195abb0, L_0x19591d0;
L_0x1959920 .delay 1 (5000,5000,5000) L_0x1959920/d;
L_0x1959af0/d .functor AND 1, L_0x1957f70, L_0x1958f70, L_0x1959110, L_0x195ac50;
L_0x1959af0 .delay 1 (5000,5000,5000) L_0x1959af0/d;
L_0x1959d00/d .functor AND 1, L_0x19580d0, L_0x195ab10, L_0x1959110, L_0x195ac50;
L_0x1959d00 .delay 1 (5000,5000,5000) L_0x1959d00/d;
L_0x1959a80/d .functor AND 1, L_0x1958420, L_0x1958f70, L_0x195abb0, L_0x195ac50;
L_0x1959a80 .delay 1 (5000,5000,5000) L_0x1959a80/d;
L_0x195a110/d .functor AND 1, L_0x1958230, L_0x195ab10, L_0x195abb0, L_0x195ac50;
L_0x195a110 .delay 1 (5000,5000,5000) L_0x195a110/d;
L_0x195a2e0/0/0 .functor OR 1, L_0x1959380, L_0x1959530, L_0x1959740, L_0x1959af0;
L_0x195a2e0/0/4 .functor OR 1, L_0x1959d00, L_0x1959a80, L_0x195a110, L_0x1959920;
L_0x195a2e0/d .functor OR 1, L_0x195a2e0/0/0, L_0x195a2e0/0/4, C4<0>, C4<0>;
L_0x195a2e0 .delay 1 (5000,5000,5000) L_0x195a2e0/d;
v0x18fd4f0_0 .net "a", 0 0, L_0x195a6d0;  1 drivers
v0x18fd5b0_0 .net "addSub", 0 0, L_0x19588b0;  1 drivers
v0x18fd680_0 .net "andRes", 0 0, L_0x1957f70;  1 drivers
v0x18fd750_0 .net "b", 0 0, L_0x195a830;  1 drivers
v0x18fd820_0 .net "carryIn", 0 0, L_0x195a9e0;  1 drivers
v0x18fd8c0_0 .net "carryOut", 0 0, L_0x1958d70;  1 drivers
v0x18fd990_0 .net "initialResult", 0 0, L_0x195a2e0;  1 drivers
v0x18fda30_0 .net "isAdd", 0 0, L_0x1959380;  1 drivers
v0x18fdad0_0 .net "isAnd", 0 0, L_0x1959af0;  1 drivers
v0x18fdc00_0 .net "isNand", 0 0, L_0x1959d00;  1 drivers
v0x18fdca0_0 .net "isNor", 0 0, L_0x1959a80;  1 drivers
v0x18fdd40_0 .net "isOr", 0 0, L_0x195a110;  1 drivers
v0x18fde00_0 .net "isSLT", 0 0, L_0x1959920;  1 drivers
v0x18fdec0_0 .net "isSub", 0 0, L_0x1959530;  1 drivers
v0x18fdf80_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x18fe050_0 .net "isXor", 0 0, L_0x1959740;  1 drivers
v0x18fe0f0_0 .net "nandRes", 0 0, L_0x19580d0;  1 drivers
v0x18fe2a0_0 .net "norRes", 0 0, L_0x1958420;  1 drivers
v0x18fe340_0 .net "orRes", 0 0, L_0x1958230;  1 drivers
v0x18fe3e0_0 .net "s0", 0 0, L_0x195ab10;  1 drivers
v0x18fe480_0 .net "s0inv", 0 0, L_0x1958f70;  1 drivers
v0x18fe540_0 .net "s1", 0 0, L_0x195abb0;  1 drivers
v0x18fe600_0 .net "s1inv", 0 0, L_0x1959110;  1 drivers
v0x18fe6c0_0 .net "s2", 0 0, L_0x195ac50;  1 drivers
v0x18fe780_0 .net "s2inv", 0 0, L_0x19591d0;  1 drivers
v0x18fe840_0 .net "xorRes", 0 0, L_0x19584e0;  1 drivers
S_0x1819e70 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18314a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1958640/d .functor XOR 1, L_0x195a830, L_0x19b0630, C4<0>, C4<0>;
L_0x1958640 .delay 1 (5000,5000,5000) L_0x1958640/d;
L_0x1958700/d .functor XOR 1, L_0x195a6d0, L_0x1958640, C4<0>, C4<0>;
L_0x1958700 .delay 1 (5000,5000,5000) L_0x1958700/d;
L_0x19588b0/d .functor XOR 1, L_0x1958700, L_0x195a9e0, C4<0>, C4<0>;
L_0x19588b0 .delay 1 (5000,5000,5000) L_0x19588b0/d;
L_0x1958ab0/d .functor AND 1, L_0x195a6d0, L_0x1958640, C4<1>, C4<1>;
L_0x1958ab0 .delay 1 (5000,5000,5000) L_0x1958ab0/d;
L_0x19582a0/d .functor AND 1, L_0x1958700, L_0x195a9e0, C4<1>, C4<1>;
L_0x19582a0 .delay 1 (5000,5000,5000) L_0x19582a0/d;
L_0x1958d70/d .functor OR 1, L_0x1958ab0, L_0x19582a0, C4<0>, C4<0>;
L_0x1958d70 .delay 1 (5000,5000,5000) L_0x1958d70/d;
v0x1814730_0 .net "AandB", 0 0, L_0x1958ab0;  1 drivers
v0x18fcc40_0 .net "BxorSub", 0 0, L_0x1958640;  1 drivers
v0x18fcd00_0 .net "a", 0 0, L_0x195a6d0;  alias, 1 drivers
v0x18fcdd0_0 .net "b", 0 0, L_0x195a830;  alias, 1 drivers
v0x18fce90_0 .net "carryin", 0 0, L_0x195a9e0;  alias, 1 drivers
v0x18fcfa0_0 .net "carryout", 0 0, L_0x1958d70;  alias, 1 drivers
v0x18fd060_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x18fd120_0 .net "res", 0 0, L_0x19588b0;  alias, 1 drivers
v0x18fd1e0_0 .net "xAorB", 0 0, L_0x1958700;  1 drivers
v0x18fd330_0 .net "xAorBandCin", 0 0, L_0x19582a0;  1 drivers
S_0x18fea20 .scope generate, "genblk1[1]" "genblk1[1]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x18febe0 .param/l "i" 0 3 150, +C4<01>;
S_0x18feca0 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x18fea20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x195ad80/d .functor AND 1, L_0x195d1a0, L_0x195d300, C4<1>, C4<1>;
L_0x195ad80 .delay 1 (5000,5000,5000) L_0x195ad80/d;
L_0x195ae90/d .functor NAND 1, L_0x195d1a0, L_0x195d300, C4<1>, C4<1>;
L_0x195ae90 .delay 1 (5000,5000,5000) L_0x195ae90/d;
L_0x195aff0/d .functor OR 1, L_0x195d1a0, L_0x195d300, C4<0>, C4<0>;
L_0x195aff0 .delay 1 (5000,5000,5000) L_0x195aff0/d;
L_0x195b180/d .functor NOR 1, L_0x195d1a0, L_0x195d300, C4<0>, C4<0>;
L_0x195b180 .delay 1 (5000,5000,5000) L_0x195b180/d;
L_0x195b240/d .functor XOR 1, L_0x195d1a0, L_0x195d300, C4<0>, C4<0>;
L_0x195b240 .delay 1 (5000,5000,5000) L_0x195b240/d;
L_0x195bca0/d .functor NOT 1, L_0x195d540, C4<0>, C4<0>, C4<0>;
L_0x195bca0 .delay 1 (5000,5000,5000) L_0x195bca0/d;
L_0x195be00/d .functor NOT 1, L_0x195d5e0, C4<0>, C4<0>, C4<0>;
L_0x195be00 .delay 1 (5000,5000,5000) L_0x195be00/d;
L_0x195bec0/d .functor NOT 1, L_0x195d680, C4<0>, C4<0>, C4<0>;
L_0x195bec0 .delay 1 (5000,5000,5000) L_0x195bec0/d;
L_0x195c070/d .functor AND 1, L_0x195b5c0, L_0x195bca0, L_0x195be00, L_0x195bec0;
L_0x195c070 .delay 1 (5000,5000,5000) L_0x195c070/d;
L_0x195c220/d .functor AND 1, L_0x195b5c0, L_0x195d540, L_0x195be00, L_0x195bec0;
L_0x195c220 .delay 1 (5000,5000,5000) L_0x195c220/d;
L_0x195c3d0/d .functor AND 1, L_0x195b240, L_0x195bca0, L_0x195d5e0, L_0x195bec0;
L_0x195c3d0 .delay 1 (5000,5000,5000) L_0x195c3d0/d;
L_0x195c5c0/d .functor AND 1, L_0x195b5c0, L_0x195d540, L_0x195d5e0, L_0x195bec0;
L_0x195c5c0 .delay 1 (5000,5000,5000) L_0x195c5c0/d;
L_0x195c6f0/d .functor AND 1, L_0x195ad80, L_0x195bca0, L_0x195be00, L_0x195d680;
L_0x195c6f0 .delay 1 (5000,5000,5000) L_0x195c6f0/d;
L_0x195c950/d .functor AND 1, L_0x195ae90, L_0x195d540, L_0x195be00, L_0x195d680;
L_0x195c950 .delay 1 (5000,5000,5000) L_0x195c950/d;
L_0x195c680/d .functor AND 1, L_0x195b180, L_0x195bca0, L_0x195d5e0, L_0x195d680;
L_0x195c680 .delay 1 (5000,5000,5000) L_0x195c680/d;
L_0x195ccb0/d .functor AND 1, L_0x195aff0, L_0x195d540, L_0x195d5e0, L_0x195d680;
L_0x195ccb0 .delay 1 (5000,5000,5000) L_0x195ccb0/d;
L_0x195ce50/0/0 .functor OR 1, L_0x195c070, L_0x195c220, L_0x195c3d0, L_0x195c6f0;
L_0x195ce50/0/4 .functor OR 1, L_0x195c950, L_0x195c680, L_0x195ccb0, L_0x195c5c0;
L_0x195ce50/d .functor OR 1, L_0x195ce50/0/0, L_0x195ce50/0/4, C4<0>, C4<0>;
L_0x195ce50 .delay 1 (5000,5000,5000) L_0x195ce50/d;
v0x18ffbf0_0 .net "a", 0 0, L_0x195d1a0;  1 drivers
v0x18ffcb0_0 .net "addSub", 0 0, L_0x195b5c0;  1 drivers
v0x18ffd50_0 .net "andRes", 0 0, L_0x195ad80;  1 drivers
v0x18ffe20_0 .net "b", 0 0, L_0x195d300;  1 drivers
v0x18ffef0_0 .net "carryIn", 0 0, L_0x195b0b0;  1 drivers
v0x18fff90_0 .net "carryOut", 0 0, L_0x195baa0;  1 drivers
v0x1900060_0 .net "initialResult", 0 0, L_0x195ce50;  1 drivers
v0x1900100_0 .net "isAdd", 0 0, L_0x195c070;  1 drivers
v0x19001a0_0 .net "isAnd", 0 0, L_0x195c6f0;  1 drivers
v0x19002d0_0 .net "isNand", 0 0, L_0x195c950;  1 drivers
v0x1900370_0 .net "isNor", 0 0, L_0x195c680;  1 drivers
v0x1900410_0 .net "isOr", 0 0, L_0x195ccb0;  1 drivers
v0x19004d0_0 .net "isSLT", 0 0, L_0x195c5c0;  1 drivers
v0x1900590_0 .net "isSub", 0 0, L_0x195c220;  1 drivers
v0x1900650_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x19006f0_0 .net "isXor", 0 0, L_0x195c3d0;  1 drivers
v0x19007b0_0 .net "nandRes", 0 0, L_0x195ae90;  1 drivers
v0x1900960_0 .net "norRes", 0 0, L_0x195b180;  1 drivers
v0x1900a00_0 .net "orRes", 0 0, L_0x195aff0;  1 drivers
v0x1900aa0_0 .net "s0", 0 0, L_0x195d540;  1 drivers
v0x1900b40_0 .net "s0inv", 0 0, L_0x195bca0;  1 drivers
v0x1900c00_0 .net "s1", 0 0, L_0x195d5e0;  1 drivers
v0x1900cc0_0 .net "s1inv", 0 0, L_0x195be00;  1 drivers
v0x1900d80_0 .net "s2", 0 0, L_0x195d680;  1 drivers
v0x1900e40_0 .net "s2inv", 0 0, L_0x195bec0;  1 drivers
v0x1900f00_0 .net "xorRes", 0 0, L_0x195b240;  1 drivers
S_0x18fefa0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x18feca0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x195b3a0/d .functor XOR 1, L_0x195d300, L_0x19b0630, C4<0>, C4<0>;
L_0x195b3a0 .delay 1 (5000,5000,5000) L_0x195b3a0/d;
L_0x195b460/d .functor XOR 1, L_0x195d1a0, L_0x195b3a0, C4<0>, C4<0>;
L_0x195b460 .delay 1 (5000,5000,5000) L_0x195b460/d;
L_0x195b5c0/d .functor XOR 1, L_0x195b460, L_0x195b0b0, C4<0>, C4<0>;
L_0x195b5c0 .delay 1 (5000,5000,5000) L_0x195b5c0/d;
L_0x195b7c0/d .functor AND 1, L_0x195d1a0, L_0x195b3a0, C4<1>, C4<1>;
L_0x195b7c0 .delay 1 (5000,5000,5000) L_0x195b7c0/d;
L_0x195ba30/d .functor AND 1, L_0x195b460, L_0x195b0b0, C4<1>, C4<1>;
L_0x195ba30 .delay 1 (5000,5000,5000) L_0x195ba30/d;
L_0x195baa0/d .functor OR 1, L_0x195b7c0, L_0x195ba30, C4<0>, C4<0>;
L_0x195baa0 .delay 1 (5000,5000,5000) L_0x195baa0/d;
v0x18ff230_0 .net "AandB", 0 0, L_0x195b7c0;  1 drivers
v0x18ff310_0 .net "BxorSub", 0 0, L_0x195b3a0;  1 drivers
v0x18ff3d0_0 .net "a", 0 0, L_0x195d1a0;  alias, 1 drivers
v0x18ff4a0_0 .net "b", 0 0, L_0x195d300;  alias, 1 drivers
v0x18ff560_0 .net "carryin", 0 0, L_0x195b0b0;  alias, 1 drivers
v0x18ff670_0 .net "carryout", 0 0, L_0x195baa0;  alias, 1 drivers
v0x18ff730_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x18ff820_0 .net "res", 0 0, L_0x195b5c0;  alias, 1 drivers
v0x18ff8e0_0 .net "xAorB", 0 0, L_0x195b460;  1 drivers
v0x18ffa30_0 .net "xAorBandCin", 0 0, L_0x195ba30;  1 drivers
S_0x19010e0 .scope generate, "genblk1[2]" "genblk1[2]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x19012d0 .param/l "i" 0 3 150, +C4<010>;
S_0x1901370 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x19010e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x195d720/d .functor AND 1, L_0x195fc80, L_0x195fe70, C4<1>, C4<1>;
L_0x195d720 .delay 1 (5000,5000,5000) L_0x195d720/d;
L_0x195d880/d .functor NAND 1, L_0x195fc80, L_0x195fe70, C4<1>, C4<1>;
L_0x195d880 .delay 1 (5000,5000,5000) L_0x195d880/d;
L_0x195d9e0/d .functor OR 1, L_0x195fc80, L_0x195fe70, C4<0>, C4<0>;
L_0x195d9e0 .delay 1 (5000,5000,5000) L_0x195d9e0/d;
L_0x195db70/d .functor NOR 1, L_0x195fc80, L_0x195fe70, C4<0>, C4<0>;
L_0x195db70 .delay 1 (5000,5000,5000) L_0x195db70/d;
L_0x195dc30/d .functor XOR 1, L_0x195fc80, L_0x195fe70, C4<0>, C4<0>;
L_0x195dc30 .delay 1 (5000,5000,5000) L_0x195dc30/d;
L_0x195e640/d .functor NOT 1, L_0x1960150, C4<0>, C4<0>, C4<0>;
L_0x195e640 .delay 1 (5000,5000,5000) L_0x195e640/d;
L_0x195e7a0/d .functor NOT 1, L_0x1960300, C4<0>, C4<0>, C4<0>;
L_0x195e7a0 .delay 1 (5000,5000,5000) L_0x195e7a0/d;
L_0x195e860/d .functor NOT 1, L_0x19603a0, C4<0>, C4<0>, C4<0>;
L_0x195e860 .delay 1 (5000,5000,5000) L_0x195e860/d;
L_0x195ea10/d .functor AND 1, L_0x195df60, L_0x195e640, L_0x195e7a0, L_0x195e860;
L_0x195ea10 .delay 1 (5000,5000,5000) L_0x195ea10/d;
L_0x195ebc0/d .functor AND 1, L_0x195df60, L_0x1960150, L_0x195e7a0, L_0x195e860;
L_0x195ebc0 .delay 1 (5000,5000,5000) L_0x195ebc0/d;
L_0x195edd0/d .functor AND 1, L_0x195dc30, L_0x195e640, L_0x1960300, L_0x195e860;
L_0x195edd0 .delay 1 (5000,5000,5000) L_0x195edd0/d;
L_0x195efb0/d .functor AND 1, L_0x195df60, L_0x1960150, L_0x1960300, L_0x195e860;
L_0x195efb0 .delay 1 (5000,5000,5000) L_0x195efb0/d;
L_0x195f180/d .functor AND 1, L_0x195d720, L_0x195e640, L_0x195e7a0, L_0x19603a0;
L_0x195f180 .delay 1 (5000,5000,5000) L_0x195f180/d;
L_0x195f360/d .functor AND 1, L_0x195d880, L_0x1960150, L_0x195e7a0, L_0x19603a0;
L_0x195f360 .delay 1 (5000,5000,5000) L_0x195f360/d;
L_0x195f110/d .functor AND 1, L_0x195db70, L_0x195e640, L_0x1960300, L_0x19603a0;
L_0x195f110 .delay 1 (5000,5000,5000) L_0x195f110/d;
L_0x195f6f0/d .functor AND 1, L_0x195d9e0, L_0x1960150, L_0x1960300, L_0x19603a0;
L_0x195f6f0 .delay 1 (5000,5000,5000) L_0x195f6f0/d;
L_0x195f890/0/0 .functor OR 1, L_0x195ea10, L_0x195ebc0, L_0x195edd0, L_0x195f180;
L_0x195f890/0/4 .functor OR 1, L_0x195f360, L_0x195f110, L_0x195f6f0, L_0x195efb0;
L_0x195f890/d .functor OR 1, L_0x195f890/0/0, L_0x195f890/0/4, C4<0>, C4<0>;
L_0x195f890 .delay 1 (5000,5000,5000) L_0x195f890/d;
v0x1902300_0 .net "a", 0 0, L_0x195fc80;  1 drivers
v0x19023c0_0 .net "addSub", 0 0, L_0x195df60;  1 drivers
v0x1902490_0 .net "andRes", 0 0, L_0x195d720;  1 drivers
v0x1902560_0 .net "b", 0 0, L_0x195fe70;  1 drivers
v0x1902630_0 .net "carryIn", 0 0, L_0x1960020;  1 drivers
v0x19026d0_0 .net "carryOut", 0 0, L_0x195e440;  1 drivers
v0x19027a0_0 .net "initialResult", 0 0, L_0x195f890;  1 drivers
v0x1902840_0 .net "isAdd", 0 0, L_0x195ea10;  1 drivers
v0x19028e0_0 .net "isAnd", 0 0, L_0x195f180;  1 drivers
v0x1902a10_0 .net "isNand", 0 0, L_0x195f360;  1 drivers
v0x1902ab0_0 .net "isNor", 0 0, L_0x195f110;  1 drivers
v0x1902b50_0 .net "isOr", 0 0, L_0x195f6f0;  1 drivers
v0x1902c10_0 .net "isSLT", 0 0, L_0x195efb0;  1 drivers
v0x1902cd0_0 .net "isSub", 0 0, L_0x195ebc0;  1 drivers
v0x1902d90_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1902e30_0 .net "isXor", 0 0, L_0x195edd0;  1 drivers
v0x1902ef0_0 .net "nandRes", 0 0, L_0x195d880;  1 drivers
v0x19030a0_0 .net "norRes", 0 0, L_0x195db70;  1 drivers
v0x1903140_0 .net "orRes", 0 0, L_0x195d9e0;  1 drivers
v0x19031e0_0 .net "s0", 0 0, L_0x1960150;  1 drivers
v0x1903280_0 .net "s0inv", 0 0, L_0x195e640;  1 drivers
v0x1903340_0 .net "s1", 0 0, L_0x1960300;  1 drivers
v0x1903400_0 .net "s1inv", 0 0, L_0x195e7a0;  1 drivers
v0x19034c0_0 .net "s2", 0 0, L_0x19603a0;  1 drivers
v0x1903580_0 .net "s2inv", 0 0, L_0x195e860;  1 drivers
v0x1903640_0 .net "xorRes", 0 0, L_0x195dc30;  1 drivers
S_0x1901670 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1901370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x195dd90/d .functor XOR 1, L_0x195fe70, L_0x19b0630, C4<0>, C4<0>;
L_0x195dd90 .delay 1 (5000,5000,5000) L_0x195dd90/d;
L_0x195de00/d .functor XOR 1, L_0x195fc80, L_0x195dd90, C4<0>, C4<0>;
L_0x195de00 .delay 1 (5000,5000,5000) L_0x195de00/d;
L_0x195df60/d .functor XOR 1, L_0x195de00, L_0x1960020, C4<0>, C4<0>;
L_0x195df60 .delay 1 (5000,5000,5000) L_0x195df60/d;
L_0x195e160/d .functor AND 1, L_0x195fc80, L_0x195dd90, C4<1>, C4<1>;
L_0x195e160 .delay 1 (5000,5000,5000) L_0x195e160/d;
L_0x195e3d0/d .functor AND 1, L_0x195de00, L_0x1960020, C4<1>, C4<1>;
L_0x195e3d0 .delay 1 (5000,5000,5000) L_0x195e3d0/d;
L_0x195e440/d .functor OR 1, L_0x195e160, L_0x195e3d0, C4<0>, C4<0>;
L_0x195e440 .delay 1 (5000,5000,5000) L_0x195e440/d;
v0x1901900_0 .net "AandB", 0 0, L_0x195e160;  1 drivers
v0x19019e0_0 .net "BxorSub", 0 0, L_0x195dd90;  1 drivers
v0x1901aa0_0 .net "a", 0 0, L_0x195fc80;  alias, 1 drivers
v0x1901b70_0 .net "b", 0 0, L_0x195fe70;  alias, 1 drivers
v0x1901c30_0 .net "carryin", 0 0, L_0x1960020;  alias, 1 drivers
v0x1901d40_0 .net "carryout", 0 0, L_0x195e440;  alias, 1 drivers
v0x1901e00_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1901f30_0 .net "res", 0 0, L_0x195df60;  alias, 1 drivers
v0x1901ff0_0 .net "xAorB", 0 0, L_0x195de00;  1 drivers
v0x1902140_0 .net "xAorBandCin", 0 0, L_0x195e3d0;  1 drivers
S_0x1903820 .scope generate, "genblk1[3]" "genblk1[3]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x18ff7d0 .param/l "i" 0 3 150, +C4<011>;
S_0x1903a50 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x1903820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x195d240/d .functor AND 1, L_0x19627a0, L_0x1962900, C4<1>, C4<1>;
L_0x195d240 .delay 1 (5000,5000,5000) L_0x195d240/d;
L_0x195f550/d .functor NAND 1, L_0x19627a0, L_0x1962900, C4<1>, C4<1>;
L_0x195f550 .delay 1 (5000,5000,5000) L_0x195f550/d;
L_0x19604e0/d .functor OR 1, L_0x19627a0, L_0x1962900, C4<0>, C4<0>;
L_0x19604e0 .delay 1 (5000,5000,5000) L_0x19604e0/d;
L_0x19606d0/d .functor NOR 1, L_0x19627a0, L_0x1962900, C4<0>, C4<0>;
L_0x19606d0 .delay 1 (5000,5000,5000) L_0x19606d0/d;
L_0x1960790/d .functor XOR 1, L_0x19627a0, L_0x1962900, C4<0>, C4<0>;
L_0x1960790 .delay 1 (5000,5000,5000) L_0x1960790/d;
L_0x19611d0/d .functor NOT 1, L_0x1962bf0, C4<0>, C4<0>, C4<0>;
L_0x19611d0 .delay 1 (5000,5000,5000) L_0x19611d0/d;
L_0x1904ff0/d .functor NOT 1, L_0x1962ab0, C4<0>, C4<0>, C4<0>;
L_0x1904ff0 .delay 1 (5000,5000,5000) L_0x1904ff0/d;
L_0x1961380/d .functor NOT 1, L_0x1962d50, C4<0>, C4<0>, C4<0>;
L_0x1961380 .delay 1 (5000,5000,5000) L_0x1961380/d;
L_0x1961530/d .functor AND 1, L_0x1960b10, L_0x19611d0, L_0x1904ff0, L_0x1961380;
L_0x1961530 .delay 1 (5000,5000,5000) L_0x1961530/d;
L_0x19616e0/d .functor AND 1, L_0x1960b10, L_0x1962bf0, L_0x1904ff0, L_0x1961380;
L_0x19616e0 .delay 1 (5000,5000,5000) L_0x19616e0/d;
L_0x19618f0/d .functor AND 1, L_0x1960790, L_0x19611d0, L_0x1962ab0, L_0x1961380;
L_0x19618f0 .delay 1 (5000,5000,5000) L_0x19618f0/d;
L_0x1961ad0/d .functor AND 1, L_0x1960b10, L_0x1962bf0, L_0x1962ab0, L_0x1961380;
L_0x1961ad0 .delay 1 (5000,5000,5000) L_0x1961ad0/d;
L_0x1961ca0/d .functor AND 1, L_0x195d240, L_0x19611d0, L_0x1904ff0, L_0x1962d50;
L_0x1961ca0 .delay 1 (5000,5000,5000) L_0x1961ca0/d;
L_0x1961e80/d .functor AND 1, L_0x195f550, L_0x1962bf0, L_0x1904ff0, L_0x1962d50;
L_0x1961e80 .delay 1 (5000,5000,5000) L_0x1961e80/d;
L_0x1961c30/d .functor AND 1, L_0x19606d0, L_0x19611d0, L_0x1962ab0, L_0x1962d50;
L_0x1961c30 .delay 1 (5000,5000,5000) L_0x1961c30/d;
L_0x1962210/d .functor AND 1, L_0x19604e0, L_0x1962bf0, L_0x1962ab0, L_0x1962d50;
L_0x1962210 .delay 1 (5000,5000,5000) L_0x1962210/d;
L_0x19623b0/0/0 .functor OR 1, L_0x1961530, L_0x19616e0, L_0x19618f0, L_0x1961ca0;
L_0x19623b0/0/4 .functor OR 1, L_0x1961e80, L_0x1961c30, L_0x1962210, L_0x1961ad0;
L_0x19623b0/d .functor OR 1, L_0x19623b0/0/0, L_0x19623b0/0/4, C4<0>, C4<0>;
L_0x19623b0 .delay 1 (5000,5000,5000) L_0x19623b0/d;
v0x1904950_0 .net "a", 0 0, L_0x19627a0;  1 drivers
v0x1904a10_0 .net "addSub", 0 0, L_0x1960b10;  1 drivers
v0x1904ae0_0 .net "andRes", 0 0, L_0x195d240;  1 drivers
v0x1904bb0_0 .net "b", 0 0, L_0x1962900;  1 drivers
v0x1904c80_0 .net "carryIn", 0 0, L_0x1960440;  1 drivers
v0x1904d20_0 .net "carryOut", 0 0, L_0x1960fd0;  1 drivers
v0x1904df0_0 .net "initialResult", 0 0, L_0x19623b0;  1 drivers
v0x1904e90_0 .net "isAdd", 0 0, L_0x1961530;  1 drivers
v0x1904f30_0 .net "isAnd", 0 0, L_0x1961ca0;  1 drivers
v0x1905060_0 .net "isNand", 0 0, L_0x1961e80;  1 drivers
v0x1905100_0 .net "isNor", 0 0, L_0x1961c30;  1 drivers
v0x19051a0_0 .net "isOr", 0 0, L_0x1962210;  1 drivers
v0x1905260_0 .net "isSLT", 0 0, L_0x1961ad0;  1 drivers
v0x1905320_0 .net "isSub", 0 0, L_0x19616e0;  1 drivers
v0x19053e0_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1905480_0 .net "isXor", 0 0, L_0x19618f0;  1 drivers
v0x1905540_0 .net "nandRes", 0 0, L_0x195f550;  1 drivers
v0x19056f0_0 .net "norRes", 0 0, L_0x19606d0;  1 drivers
v0x1905790_0 .net "orRes", 0 0, L_0x19604e0;  1 drivers
v0x1905830_0 .net "s0", 0 0, L_0x1962bf0;  1 drivers
v0x19058d0_0 .net "s0inv", 0 0, L_0x19611d0;  1 drivers
v0x1905990_0 .net "s1", 0 0, L_0x1962ab0;  1 drivers
v0x1905a50_0 .net "s1inv", 0 0, L_0x1904ff0;  1 drivers
v0x1905b10_0 .net "s2", 0 0, L_0x1962d50;  1 drivers
v0x1905bd0_0 .net "s2inv", 0 0, L_0x1961380;  1 drivers
v0x1905c90_0 .net "xorRes", 0 0, L_0x1960790;  1 drivers
S_0x1903d50 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1903a50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x19608f0/d .functor XOR 1, L_0x1962900, L_0x19b0630, C4<0>, C4<0>;
L_0x19608f0 .delay 1 (5000,5000,5000) L_0x19608f0/d;
L_0x19609b0/d .functor XOR 1, L_0x19627a0, L_0x19608f0, C4<0>, C4<0>;
L_0x19609b0 .delay 1 (5000,5000,5000) L_0x19609b0/d;
L_0x1960b10/d .functor XOR 1, L_0x19609b0, L_0x1960440, C4<0>, C4<0>;
L_0x1960b10 .delay 1 (5000,5000,5000) L_0x1960b10/d;
L_0x1960d10/d .functor AND 1, L_0x19627a0, L_0x19608f0, C4<1>, C4<1>;
L_0x1960d10 .delay 1 (5000,5000,5000) L_0x1960d10/d;
L_0x1960550/d .functor AND 1, L_0x19609b0, L_0x1960440, C4<1>, C4<1>;
L_0x1960550 .delay 1 (5000,5000,5000) L_0x1960550/d;
L_0x1960fd0/d .functor OR 1, L_0x1960d10, L_0x1960550, C4<0>, C4<0>;
L_0x1960fd0 .delay 1 (5000,5000,5000) L_0x1960fd0/d;
v0x1903fe0_0 .net "AandB", 0 0, L_0x1960d10;  1 drivers
v0x19040c0_0 .net "BxorSub", 0 0, L_0x19608f0;  1 drivers
v0x1904180_0 .net "a", 0 0, L_0x19627a0;  alias, 1 drivers
v0x1904250_0 .net "b", 0 0, L_0x1962900;  alias, 1 drivers
v0x1904310_0 .net "carryin", 0 0, L_0x1960440;  alias, 1 drivers
v0x1904420_0 .net "carryout", 0 0, L_0x1960fd0;  alias, 1 drivers
v0x19044e0_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1904580_0 .net "res", 0 0, L_0x1960b10;  alias, 1 drivers
v0x1904640_0 .net "xAorB", 0 0, L_0x19609b0;  1 drivers
v0x1904790_0 .net "xAorBandCin", 0 0, L_0x1960550;  1 drivers
S_0x1905e70 .scope generate, "genblk1[4]" "genblk1[4]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x1906080 .param/l "i" 0 3 150, +C4<0100>;
S_0x1906140 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x1905e70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1962840/d .functor AND 1, L_0x1965220, L_0x1965380, C4<1>, C4<1>;
L_0x1962840 .delay 1 (5000,5000,5000) L_0x1962840/d;
L_0x1962070/d .functor NAND 1, L_0x1965220, L_0x1965380, C4<1>, C4<1>;
L_0x1962070 .delay 1 (5000,5000,5000) L_0x1962070/d;
L_0x1962f10/d .functor OR 1, L_0x1965220, L_0x1965380, C4<0>, C4<0>;
L_0x1962f10 .delay 1 (5000,5000,5000) L_0x1962f10/d;
L_0x1963100/d .functor NOR 1, L_0x1965220, L_0x1965380, C4<0>, C4<0>;
L_0x1963100 .delay 1 (5000,5000,5000) L_0x1963100/d;
L_0x19631c0/d .functor XOR 1, L_0x1965220, L_0x1965380, C4<0>, C4<0>;
L_0x19631c0 .delay 1 (5000,5000,5000) L_0x19631c0/d;
L_0x1963c50/d .functor NOT 1, L_0x1965610, C4<0>, C4<0>, C4<0>;
L_0x1963c50 .delay 1 (5000,5000,5000) L_0x1963c50/d;
L_0x1907740/d .functor NOT 1, L_0x1965530, C4<0>, C4<0>, C4<0>;
L_0x1907740 .delay 1 (5000,5000,5000) L_0x1907740/d;
L_0x1963e00/d .functor NOT 1, L_0x19657a0, C4<0>, C4<0>, C4<0>;
L_0x1963e00 .delay 1 (5000,5000,5000) L_0x1963e00/d;
L_0x1963fb0/d .functor AND 1, L_0x1963590, L_0x1963c50, L_0x1907740, L_0x1963e00;
L_0x1963fb0 .delay 1 (5000,5000,5000) L_0x1963fb0/d;
L_0x1964160/d .functor AND 1, L_0x1963590, L_0x1965610, L_0x1907740, L_0x1963e00;
L_0x1964160 .delay 1 (5000,5000,5000) L_0x1964160/d;
L_0x1964370/d .functor AND 1, L_0x19631c0, L_0x1963c50, L_0x1965530, L_0x1963e00;
L_0x1964370 .delay 1 (5000,5000,5000) L_0x1964370/d;
L_0x1964550/d .functor AND 1, L_0x1963590, L_0x1965610, L_0x1965530, L_0x1963e00;
L_0x1964550 .delay 1 (5000,5000,5000) L_0x1964550/d;
L_0x1964720/d .functor AND 1, L_0x1962840, L_0x1963c50, L_0x1907740, L_0x19657a0;
L_0x1964720 .delay 1 (5000,5000,5000) L_0x1964720/d;
L_0x1964900/d .functor AND 1, L_0x1962070, L_0x1965610, L_0x1907740, L_0x19657a0;
L_0x1964900 .delay 1 (5000,5000,5000) L_0x1964900/d;
L_0x19646b0/d .functor AND 1, L_0x1963100, L_0x1963c50, L_0x1965530, L_0x19657a0;
L_0x19646b0 .delay 1 (5000,5000,5000) L_0x19646b0/d;
L_0x1964c90/d .functor AND 1, L_0x1962f10, L_0x1965610, L_0x1965530, L_0x19657a0;
L_0x1964c90 .delay 1 (5000,5000,5000) L_0x1964c90/d;
L_0x1964e30/0/0 .functor OR 1, L_0x1963fb0, L_0x1964160, L_0x1964370, L_0x1964720;
L_0x1964e30/0/4 .functor OR 1, L_0x1964900, L_0x19646b0, L_0x1964c90, L_0x1964550;
L_0x1964e30/d .functor OR 1, L_0x1964e30/0/0, L_0x1964e30/0/4, C4<0>, C4<0>;
L_0x1964e30 .delay 1 (5000,5000,5000) L_0x1964e30/d;
v0x19070a0_0 .net "a", 0 0, L_0x1965220;  1 drivers
v0x1907160_0 .net "addSub", 0 0, L_0x1963590;  1 drivers
v0x1907230_0 .net "andRes", 0 0, L_0x1962840;  1 drivers
v0x1907300_0 .net "b", 0 0, L_0x1965380;  1 drivers
v0x19073d0_0 .net "carryIn", 0 0, L_0x1962df0;  1 drivers
v0x1907470_0 .net "carryOut", 0 0, L_0x1963a50;  1 drivers
v0x1907540_0 .net "initialResult", 0 0, L_0x1964e30;  1 drivers
v0x19075e0_0 .net "isAdd", 0 0, L_0x1963fb0;  1 drivers
v0x1907680_0 .net "isAnd", 0 0, L_0x1964720;  1 drivers
v0x19077b0_0 .net "isNand", 0 0, L_0x1964900;  1 drivers
v0x1907850_0 .net "isNor", 0 0, L_0x19646b0;  1 drivers
v0x19078f0_0 .net "isOr", 0 0, L_0x1964c90;  1 drivers
v0x19079b0_0 .net "isSLT", 0 0, L_0x1964550;  1 drivers
v0x1907a70_0 .net "isSub", 0 0, L_0x1964160;  1 drivers
v0x1907b30_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1907bd0_0 .net "isXor", 0 0, L_0x1964370;  1 drivers
v0x1907c90_0 .net "nandRes", 0 0, L_0x1962070;  1 drivers
v0x1907e40_0 .net "norRes", 0 0, L_0x1963100;  1 drivers
v0x1907ee0_0 .net "orRes", 0 0, L_0x1962f10;  1 drivers
v0x1907f80_0 .net "s0", 0 0, L_0x1965610;  1 drivers
v0x1908020_0 .net "s0inv", 0 0, L_0x1963c50;  1 drivers
v0x19080e0_0 .net "s1", 0 0, L_0x1965530;  1 drivers
v0x19081a0_0 .net "s1inv", 0 0, L_0x1907740;  1 drivers
v0x1908260_0 .net "s2", 0 0, L_0x19657a0;  1 drivers
v0x1908320_0 .net "s2inv", 0 0, L_0x1963e00;  1 drivers
v0x19083e0_0 .net "xorRes", 0 0, L_0x19631c0;  1 drivers
S_0x1906440 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1906140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1963320/d .functor XOR 1, L_0x1965380, L_0x19b0630, C4<0>, C4<0>;
L_0x1963320 .delay 1 (5000,5000,5000) L_0x1963320/d;
L_0x19633e0/d .functor XOR 1, L_0x1965220, L_0x1963320, C4<0>, C4<0>;
L_0x19633e0 .delay 1 (5000,5000,5000) L_0x19633e0/d;
L_0x1963590/d .functor XOR 1, L_0x19633e0, L_0x1962df0, C4<0>, C4<0>;
L_0x1963590 .delay 1 (5000,5000,5000) L_0x1963590/d;
L_0x1963790/d .functor AND 1, L_0x1965220, L_0x1963320, C4<1>, C4<1>;
L_0x1963790 .delay 1 (5000,5000,5000) L_0x1963790/d;
L_0x1962f80/d .functor AND 1, L_0x19633e0, L_0x1962df0, C4<1>, C4<1>;
L_0x1962f80 .delay 1 (5000,5000,5000) L_0x1962f80/d;
L_0x1963a50/d .functor OR 1, L_0x1963790, L_0x1962f80, C4<0>, C4<0>;
L_0x1963a50 .delay 1 (5000,5000,5000) L_0x1963a50/d;
v0x19066d0_0 .net "AandB", 0 0, L_0x1963790;  1 drivers
v0x19067b0_0 .net "BxorSub", 0 0, L_0x1963320;  1 drivers
v0x1906870_0 .net "a", 0 0, L_0x1965220;  alias, 1 drivers
v0x1906910_0 .net "b", 0 0, L_0x1965380;  alias, 1 drivers
v0x19069d0_0 .net "carryin", 0 0, L_0x1962df0;  alias, 1 drivers
v0x1906ae0_0 .net "carryout", 0 0, L_0x1963a50;  alias, 1 drivers
v0x1906ba0_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1906d50_0 .net "res", 0 0, L_0x1963590;  alias, 1 drivers
v0x1906df0_0 .net "xAorB", 0 0, L_0x19633e0;  1 drivers
v0x1906f20_0 .net "xAorBandCin", 0 0, L_0x1962f80;  1 drivers
S_0x19085c0 .scope generate, "genblk1[5]" "genblk1[5]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x1908780 .param/l "i" 0 3 150, +C4<0101>;
S_0x1908840 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x19085c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x19652c0/d .functor AND 1, L_0x1967db0, L_0x1967f10, C4<1>, C4<1>;
L_0x19652c0 .delay 1 (5000,5000,5000) L_0x19652c0/d;
L_0x1964af0/d .functor NAND 1, L_0x1967db0, L_0x1967f10, C4<1>, C4<1>;
L_0x1964af0 .delay 1 (5000,5000,5000) L_0x1964af0/d;
L_0x1965aa0/d .functor OR 1, L_0x1967db0, L_0x1967f10, C4<0>, C4<0>;
L_0x1965aa0 .delay 1 (5000,5000,5000) L_0x1965aa0/d;
L_0x1965c90/d .functor NOR 1, L_0x1967db0, L_0x1967f10, C4<0>, C4<0>;
L_0x1965c90 .delay 1 (5000,5000,5000) L_0x1965c90/d;
L_0x1965d50/d .functor XOR 1, L_0x1967db0, L_0x1967f10, C4<0>, C4<0>;
L_0x1965d50 .delay 1 (5000,5000,5000) L_0x1965d50/d;
L_0x19667e0/d .functor NOT 1, L_0x1968160, C4<0>, C4<0>, C4<0>;
L_0x19667e0 .delay 1 (5000,5000,5000) L_0x19667e0/d;
L_0x1909de0/d .functor NOT 1, L_0x19601f0, C4<0>, C4<0>, C4<0>;
L_0x1909de0 .delay 1 (5000,5000,5000) L_0x1909de0/d;
L_0x1966990/d .functor NOT 1, L_0x1968320, C4<0>, C4<0>, C4<0>;
L_0x1966990 .delay 1 (5000,5000,5000) L_0x1966990/d;
L_0x1966b40/d .functor AND 1, L_0x1966120, L_0x19667e0, L_0x1909de0, L_0x1966990;
L_0x1966b40 .delay 1 (5000,5000,5000) L_0x1966b40/d;
L_0x1966cf0/d .functor AND 1, L_0x1966120, L_0x1968160, L_0x1909de0, L_0x1966990;
L_0x1966cf0 .delay 1 (5000,5000,5000) L_0x1966cf0/d;
L_0x1966f00/d .functor AND 1, L_0x1965d50, L_0x19667e0, L_0x19601f0, L_0x1966990;
L_0x1966f00 .delay 1 (5000,5000,5000) L_0x1966f00/d;
L_0x19670e0/d .functor AND 1, L_0x1966120, L_0x1968160, L_0x19601f0, L_0x1966990;
L_0x19670e0 .delay 1 (5000,5000,5000) L_0x19670e0/d;
L_0x19672b0/d .functor AND 1, L_0x19652c0, L_0x19667e0, L_0x1909de0, L_0x1968320;
L_0x19672b0 .delay 1 (5000,5000,5000) L_0x19672b0/d;
L_0x1967490/d .functor AND 1, L_0x1964af0, L_0x1968160, L_0x1909de0, L_0x1968320;
L_0x1967490 .delay 1 (5000,5000,5000) L_0x1967490/d;
L_0x1967240/d .functor AND 1, L_0x1965c90, L_0x19667e0, L_0x19601f0, L_0x1968320;
L_0x1967240 .delay 1 (5000,5000,5000) L_0x1967240/d;
L_0x1967820/d .functor AND 1, L_0x1965aa0, L_0x1968160, L_0x19601f0, L_0x1968320;
L_0x1967820 .delay 1 (5000,5000,5000) L_0x1967820/d;
L_0x19679c0/0/0 .functor OR 1, L_0x1966b40, L_0x1966cf0, L_0x1966f00, L_0x19672b0;
L_0x19679c0/0/4 .functor OR 1, L_0x1967490, L_0x1967240, L_0x1967820, L_0x19670e0;
L_0x19679c0/d .functor OR 1, L_0x19679c0/0/0, L_0x19679c0/0/4, C4<0>, C4<0>;
L_0x19679c0 .delay 1 (5000,5000,5000) L_0x19679c0/d;
v0x1909740_0 .net "a", 0 0, L_0x1967db0;  1 drivers
v0x1909800_0 .net "addSub", 0 0, L_0x1966120;  1 drivers
v0x19098d0_0 .net "andRes", 0 0, L_0x19652c0;  1 drivers
v0x19099a0_0 .net "b", 0 0, L_0x1967f10;  1 drivers
v0x1909a70_0 .net "carryIn", 0 0, L_0x19680c0;  1 drivers
v0x1909b10_0 .net "carryOut", 0 0, L_0x19665e0;  1 drivers
v0x1909be0_0 .net "initialResult", 0 0, L_0x19679c0;  1 drivers
v0x1909c80_0 .net "isAdd", 0 0, L_0x1966b40;  1 drivers
v0x1909d20_0 .net "isAnd", 0 0, L_0x19672b0;  1 drivers
v0x1909e50_0 .net "isNand", 0 0, L_0x1967490;  1 drivers
v0x1909ef0_0 .net "isNor", 0 0, L_0x1967240;  1 drivers
v0x1909f90_0 .net "isOr", 0 0, L_0x1967820;  1 drivers
v0x190a050_0 .net "isSLT", 0 0, L_0x19670e0;  1 drivers
v0x190a110_0 .net "isSub", 0 0, L_0x1966cf0;  1 drivers
v0x190a1d0_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x190a270_0 .net "isXor", 0 0, L_0x1966f00;  1 drivers
v0x190a330_0 .net "nandRes", 0 0, L_0x1964af0;  1 drivers
v0x190a4e0_0 .net "norRes", 0 0, L_0x1965c90;  1 drivers
v0x190a580_0 .net "orRes", 0 0, L_0x1965aa0;  1 drivers
v0x190a620_0 .net "s0", 0 0, L_0x1968160;  1 drivers
v0x190a6c0_0 .net "s0inv", 0 0, L_0x19667e0;  1 drivers
v0x190a780_0 .net "s1", 0 0, L_0x19601f0;  1 drivers
v0x190a840_0 .net "s1inv", 0 0, L_0x1909de0;  1 drivers
v0x190a900_0 .net "s2", 0 0, L_0x1968320;  1 drivers
v0x190a9c0_0 .net "s2inv", 0 0, L_0x1966990;  1 drivers
v0x190aa80_0 .net "xorRes", 0 0, L_0x1965d50;  1 drivers
S_0x1908b40 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1908840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1965eb0/d .functor XOR 1, L_0x1967f10, L_0x19b0630, C4<0>, C4<0>;
L_0x1965eb0 .delay 1 (5000,5000,5000) L_0x1965eb0/d;
L_0x1965f70/d .functor XOR 1, L_0x1967db0, L_0x1965eb0, C4<0>, C4<0>;
L_0x1965f70 .delay 1 (5000,5000,5000) L_0x1965f70/d;
L_0x1966120/d .functor XOR 1, L_0x1965f70, L_0x19680c0, C4<0>, C4<0>;
L_0x1966120 .delay 1 (5000,5000,5000) L_0x1966120/d;
L_0x1966320/d .functor AND 1, L_0x1967db0, L_0x1965eb0, C4<1>, C4<1>;
L_0x1966320 .delay 1 (5000,5000,5000) L_0x1966320/d;
L_0x1965b10/d .functor AND 1, L_0x1965f70, L_0x19680c0, C4<1>, C4<1>;
L_0x1965b10 .delay 1 (5000,5000,5000) L_0x1965b10/d;
L_0x19665e0/d .functor OR 1, L_0x1966320, L_0x1965b10, C4<0>, C4<0>;
L_0x19665e0 .delay 1 (5000,5000,5000) L_0x19665e0/d;
v0x1908dd0_0 .net "AandB", 0 0, L_0x1966320;  1 drivers
v0x1908eb0_0 .net "BxorSub", 0 0, L_0x1965eb0;  1 drivers
v0x1908f70_0 .net "a", 0 0, L_0x1967db0;  alias, 1 drivers
v0x1909040_0 .net "b", 0 0, L_0x1967f10;  alias, 1 drivers
v0x1909100_0 .net "carryin", 0 0, L_0x19680c0;  alias, 1 drivers
v0x1909210_0 .net "carryout", 0 0, L_0x19665e0;  alias, 1 drivers
v0x19092d0_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1909370_0 .net "res", 0 0, L_0x1966120;  alias, 1 drivers
v0x1909430_0 .net "xAorB", 0 0, L_0x1965f70;  1 drivers
v0x1909580_0 .net "xAorBandCin", 0 0, L_0x1965b10;  1 drivers
S_0x190ac60 .scope generate, "genblk1[6]" "genblk1[6]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x190ae20 .param/l "i" 0 3 150, +C4<0110>;
S_0x190aee0 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x190ac60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1967e50/d .functor AND 1, L_0x196a800, L_0x196aa70, C4<1>, C4<1>;
L_0x1967e50 .delay 1 (5000,5000,5000) L_0x1967e50/d;
L_0x19682a0/d .functor NAND 1, L_0x196a800, L_0x196aa70, C4<1>, C4<1>;
L_0x19682a0 .delay 1 (5000,5000,5000) L_0x19682a0/d;
L_0x19684f0/d .functor OR 1, L_0x196a800, L_0x196aa70, C4<0>, C4<0>;
L_0x19684f0 .delay 1 (5000,5000,5000) L_0x19684f0/d;
L_0x19686e0/d .functor NOR 1, L_0x196a800, L_0x196aa70, C4<0>, C4<0>;
L_0x19686e0 .delay 1 (5000,5000,5000) L_0x19686e0/d;
L_0x19687a0/d .functor XOR 1, L_0x196a800, L_0x196aa70, C4<0>, C4<0>;
L_0x19687a0 .delay 1 (5000,5000,5000) L_0x19687a0/d;
L_0x1969230/d .functor NOT 1, L_0x196ae70, C4<0>, C4<0>, C4<0>;
L_0x1969230 .delay 1 (5000,5000,5000) L_0x1969230/d;
L_0x190c480/d .functor NOT 1, L_0x196ad30, C4<0>, C4<0>, C4<0>;
L_0x190c480 .delay 1 (5000,5000,5000) L_0x190c480/d;
L_0x19693e0/d .functor NOT 1, L_0x196add0, C4<0>, C4<0>, C4<0>;
L_0x19693e0 .delay 1 (5000,5000,5000) L_0x19693e0/d;
L_0x1969590/d .functor AND 1, L_0x1968b70, L_0x1969230, L_0x190c480, L_0x19693e0;
L_0x1969590 .delay 1 (5000,5000,5000) L_0x1969590/d;
L_0x1969740/d .functor AND 1, L_0x1968b70, L_0x196ae70, L_0x190c480, L_0x19693e0;
L_0x1969740 .delay 1 (5000,5000,5000) L_0x1969740/d;
L_0x1969950/d .functor AND 1, L_0x19687a0, L_0x1969230, L_0x196ad30, L_0x19693e0;
L_0x1969950 .delay 1 (5000,5000,5000) L_0x1969950/d;
L_0x1969b30/d .functor AND 1, L_0x1968b70, L_0x196ae70, L_0x196ad30, L_0x19693e0;
L_0x1969b30 .delay 1 (5000,5000,5000) L_0x1969b30/d;
L_0x1969d00/d .functor AND 1, L_0x1967e50, L_0x1969230, L_0x190c480, L_0x196add0;
L_0x1969d00 .delay 1 (5000,5000,5000) L_0x1969d00/d;
L_0x1969ee0/d .functor AND 1, L_0x19682a0, L_0x196ae70, L_0x190c480, L_0x196add0;
L_0x1969ee0 .delay 1 (5000,5000,5000) L_0x1969ee0/d;
L_0x1969c90/d .functor AND 1, L_0x19686e0, L_0x1969230, L_0x196ad30, L_0x196add0;
L_0x1969c90 .delay 1 (5000,5000,5000) L_0x1969c90/d;
L_0x196a270/d .functor AND 1, L_0x19684f0, L_0x196ae70, L_0x196ad30, L_0x196add0;
L_0x196a270 .delay 1 (5000,5000,5000) L_0x196a270/d;
L_0x196a410/0/0 .functor OR 1, L_0x1969590, L_0x1969740, L_0x1969950, L_0x1969d00;
L_0x196a410/0/4 .functor OR 1, L_0x1969ee0, L_0x1969c90, L_0x196a270, L_0x1969b30;
L_0x196a410/d .functor OR 1, L_0x196a410/0/0, L_0x196a410/0/4, C4<0>, C4<0>;
L_0x196a410 .delay 1 (5000,5000,5000) L_0x196a410/d;
v0x190bde0_0 .net "a", 0 0, L_0x196a800;  1 drivers
v0x190bea0_0 .net "addSub", 0 0, L_0x1968b70;  1 drivers
v0x190bf70_0 .net "andRes", 0 0, L_0x1967e50;  1 drivers
v0x190c040_0 .net "b", 0 0, L_0x196aa70;  1 drivers
v0x190c110_0 .net "carryIn", 0 0, L_0x19683c0;  1 drivers
v0x190c1b0_0 .net "carryOut", 0 0, L_0x1969030;  1 drivers
v0x190c280_0 .net "initialResult", 0 0, L_0x196a410;  1 drivers
v0x190c320_0 .net "isAdd", 0 0, L_0x1969590;  1 drivers
v0x190c3c0_0 .net "isAnd", 0 0, L_0x1969d00;  1 drivers
v0x190c4f0_0 .net "isNand", 0 0, L_0x1969ee0;  1 drivers
v0x190c590_0 .net "isNor", 0 0, L_0x1969c90;  1 drivers
v0x190c630_0 .net "isOr", 0 0, L_0x196a270;  1 drivers
v0x190c6f0_0 .net "isSLT", 0 0, L_0x1969b30;  1 drivers
v0x190c7b0_0 .net "isSub", 0 0, L_0x1969740;  1 drivers
v0x190c870_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x190c910_0 .net "isXor", 0 0, L_0x1969950;  1 drivers
v0x190c9d0_0 .net "nandRes", 0 0, L_0x19682a0;  1 drivers
v0x190cb80_0 .net "norRes", 0 0, L_0x19686e0;  1 drivers
v0x190cc20_0 .net "orRes", 0 0, L_0x19684f0;  1 drivers
v0x190ccc0_0 .net "s0", 0 0, L_0x196ae70;  1 drivers
v0x190cd60_0 .net "s0inv", 0 0, L_0x1969230;  1 drivers
v0x190ce20_0 .net "s1", 0 0, L_0x196ad30;  1 drivers
v0x190cee0_0 .net "s1inv", 0 0, L_0x190c480;  1 drivers
v0x190cfa0_0 .net "s2", 0 0, L_0x196add0;  1 drivers
v0x190d060_0 .net "s2inv", 0 0, L_0x19693e0;  1 drivers
v0x190d120_0 .net "xorRes", 0 0, L_0x19687a0;  1 drivers
S_0x190b1e0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x190aee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1968900/d .functor XOR 1, L_0x196aa70, L_0x19b0630, C4<0>, C4<0>;
L_0x1968900 .delay 1 (5000,5000,5000) L_0x1968900/d;
L_0x19689c0/d .functor XOR 1, L_0x196a800, L_0x1968900, C4<0>, C4<0>;
L_0x19689c0 .delay 1 (5000,5000,5000) L_0x19689c0/d;
L_0x1968b70/d .functor XOR 1, L_0x19689c0, L_0x19683c0, C4<0>, C4<0>;
L_0x1968b70 .delay 1 (5000,5000,5000) L_0x1968b70/d;
L_0x1968d70/d .functor AND 1, L_0x196a800, L_0x1968900, C4<1>, C4<1>;
L_0x1968d70 .delay 1 (5000,5000,5000) L_0x1968d70/d;
L_0x1968560/d .functor AND 1, L_0x19689c0, L_0x19683c0, C4<1>, C4<1>;
L_0x1968560 .delay 1 (5000,5000,5000) L_0x1968560/d;
L_0x1969030/d .functor OR 1, L_0x1968d70, L_0x1968560, C4<0>, C4<0>;
L_0x1969030 .delay 1 (5000,5000,5000) L_0x1969030/d;
v0x190b470_0 .net "AandB", 0 0, L_0x1968d70;  1 drivers
v0x190b550_0 .net "BxorSub", 0 0, L_0x1968900;  1 drivers
v0x190b610_0 .net "a", 0 0, L_0x196a800;  alias, 1 drivers
v0x190b6e0_0 .net "b", 0 0, L_0x196aa70;  alias, 1 drivers
v0x190b7a0_0 .net "carryin", 0 0, L_0x19683c0;  alias, 1 drivers
v0x190b8b0_0 .net "carryout", 0 0, L_0x1969030;  alias, 1 drivers
v0x190b970_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x190ba10_0 .net "res", 0 0, L_0x1968b70;  alias, 1 drivers
v0x190bad0_0 .net "xAorB", 0 0, L_0x19689c0;  1 drivers
v0x190bc20_0 .net "xAorBandCin", 0 0, L_0x1968560;  1 drivers
S_0x190d300 .scope generate, "genblk1[7]" "genblk1[7]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x190d4c0 .param/l "i" 0 3 150, +C4<0111>;
S_0x190d580 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x190d300;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x196a8a0/d .functor AND 1, L_0x196d380, L_0x196d4e0, C4<1>, C4<1>;
L_0x196a8a0 .delay 1 (5000,5000,5000) L_0x196a8a0/d;
L_0x195daf0/d .functor NAND 1, L_0x196d380, L_0x196d4e0, C4<1>, C4<1>;
L_0x195daf0 .delay 1 (5000,5000,5000) L_0x195daf0/d;
L_0x196b070/d .functor OR 1, L_0x196d380, L_0x196d4e0, C4<0>, C4<0>;
L_0x196b070 .delay 1 (5000,5000,5000) L_0x196b070/d;
L_0x196b260/d .functor NOR 1, L_0x196d380, L_0x196d4e0, C4<0>, C4<0>;
L_0x196b260 .delay 1 (5000,5000,5000) L_0x196b260/d;
L_0x196b320/d .functor XOR 1, L_0x196d380, L_0x196d4e0, C4<0>, C4<0>;
L_0x196b320 .delay 1 (5000,5000,5000) L_0x196b320/d;
L_0x196bdb0/d .functor NOT 1, L_0x196afb0, C4<0>, C4<0>, C4<0>;
L_0x196bdb0 .delay 1 (5000,5000,5000) L_0x196bdb0/d;
L_0x190eb20/d .functor NOT 1, L_0x196d690, C4<0>, C4<0>, C4<0>;
L_0x190eb20 .delay 1 (5000,5000,5000) L_0x190eb20/d;
L_0x196bf60/d .functor NOT 1, L_0x196d730, C4<0>, C4<0>, C4<0>;
L_0x196bf60 .delay 1 (5000,5000,5000) L_0x196bf60/d;
L_0x196c110/d .functor AND 1, L_0x196b6f0, L_0x196bdb0, L_0x190eb20, L_0x196bf60;
L_0x196c110 .delay 1 (5000,5000,5000) L_0x196c110/d;
L_0x196c2c0/d .functor AND 1, L_0x196b6f0, L_0x196afb0, L_0x190eb20, L_0x196bf60;
L_0x196c2c0 .delay 1 (5000,5000,5000) L_0x196c2c0/d;
L_0x196c4d0/d .functor AND 1, L_0x196b320, L_0x196bdb0, L_0x196d690, L_0x196bf60;
L_0x196c4d0 .delay 1 (5000,5000,5000) L_0x196c4d0/d;
L_0x196c6b0/d .functor AND 1, L_0x196b6f0, L_0x196afb0, L_0x196d690, L_0x196bf60;
L_0x196c6b0 .delay 1 (5000,5000,5000) L_0x196c6b0/d;
L_0x196c880/d .functor AND 1, L_0x196a8a0, L_0x196bdb0, L_0x190eb20, L_0x196d730;
L_0x196c880 .delay 1 (5000,5000,5000) L_0x196c880/d;
L_0x196ca60/d .functor AND 1, L_0x195daf0, L_0x196afb0, L_0x190eb20, L_0x196d730;
L_0x196ca60 .delay 1 (5000,5000,5000) L_0x196ca60/d;
L_0x196c810/d .functor AND 1, L_0x196b260, L_0x196bdb0, L_0x196d690, L_0x196d730;
L_0x196c810 .delay 1 (5000,5000,5000) L_0x196c810/d;
L_0x196cdf0/d .functor AND 1, L_0x196b070, L_0x196afb0, L_0x196d690, L_0x196d730;
L_0x196cdf0 .delay 1 (5000,5000,5000) L_0x196cdf0/d;
L_0x196cf90/0/0 .functor OR 1, L_0x196c110, L_0x196c2c0, L_0x196c4d0, L_0x196c880;
L_0x196cf90/0/4 .functor OR 1, L_0x196ca60, L_0x196c810, L_0x196cdf0, L_0x196c6b0;
L_0x196cf90/d .functor OR 1, L_0x196cf90/0/0, L_0x196cf90/0/4, C4<0>, C4<0>;
L_0x196cf90 .delay 1 (5000,5000,5000) L_0x196cf90/d;
v0x190e480_0 .net "a", 0 0, L_0x196d380;  1 drivers
v0x190e540_0 .net "addSub", 0 0, L_0x196b6f0;  1 drivers
v0x190e610_0 .net "andRes", 0 0, L_0x196a8a0;  1 drivers
v0x190e6e0_0 .net "b", 0 0, L_0x196d4e0;  1 drivers
v0x190e7b0_0 .net "carryIn", 0 0, L_0x196af10;  1 drivers
v0x190e850_0 .net "carryOut", 0 0, L_0x196bbb0;  1 drivers
v0x190e920_0 .net "initialResult", 0 0, L_0x196cf90;  1 drivers
v0x190e9c0_0 .net "isAdd", 0 0, L_0x196c110;  1 drivers
v0x190ea60_0 .net "isAnd", 0 0, L_0x196c880;  1 drivers
v0x190eb90_0 .net "isNand", 0 0, L_0x196ca60;  1 drivers
v0x190ec30_0 .net "isNor", 0 0, L_0x196c810;  1 drivers
v0x190ecd0_0 .net "isOr", 0 0, L_0x196cdf0;  1 drivers
v0x190ed90_0 .net "isSLT", 0 0, L_0x196c6b0;  1 drivers
v0x190ee50_0 .net "isSub", 0 0, L_0x196c2c0;  1 drivers
v0x190ef10_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x190efb0_0 .net "isXor", 0 0, L_0x196c4d0;  1 drivers
v0x190f070_0 .net "nandRes", 0 0, L_0x195daf0;  1 drivers
v0x190f220_0 .net "norRes", 0 0, L_0x196b260;  1 drivers
v0x190f2c0_0 .net "orRes", 0 0, L_0x196b070;  1 drivers
v0x190f360_0 .net "s0", 0 0, L_0x196afb0;  1 drivers
v0x190f400_0 .net "s0inv", 0 0, L_0x196bdb0;  1 drivers
v0x190f4c0_0 .net "s1", 0 0, L_0x196d690;  1 drivers
v0x190f580_0 .net "s1inv", 0 0, L_0x190eb20;  1 drivers
v0x190f640_0 .net "s2", 0 0, L_0x196d730;  1 drivers
v0x190f700_0 .net "s2inv", 0 0, L_0x196bf60;  1 drivers
v0x190f7c0_0 .net "xorRes", 0 0, L_0x196b320;  1 drivers
S_0x190d880 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x190d580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x196b480/d .functor XOR 1, L_0x196d4e0, L_0x19b0630, C4<0>, C4<0>;
L_0x196b480 .delay 1 (5000,5000,5000) L_0x196b480/d;
L_0x196b540/d .functor XOR 1, L_0x196d380, L_0x196b480, C4<0>, C4<0>;
L_0x196b540 .delay 1 (5000,5000,5000) L_0x196b540/d;
L_0x196b6f0/d .functor XOR 1, L_0x196b540, L_0x196af10, C4<0>, C4<0>;
L_0x196b6f0 .delay 1 (5000,5000,5000) L_0x196b6f0/d;
L_0x196b8f0/d .functor AND 1, L_0x196d380, L_0x196b480, C4<1>, C4<1>;
L_0x196b8f0 .delay 1 (5000,5000,5000) L_0x196b8f0/d;
L_0x196b0e0/d .functor AND 1, L_0x196b540, L_0x196af10, C4<1>, C4<1>;
L_0x196b0e0 .delay 1 (5000,5000,5000) L_0x196b0e0/d;
L_0x196bbb0/d .functor OR 1, L_0x196b8f0, L_0x196b0e0, C4<0>, C4<0>;
L_0x196bbb0 .delay 1 (5000,5000,5000) L_0x196bbb0/d;
v0x190db10_0 .net "AandB", 0 0, L_0x196b8f0;  1 drivers
v0x190dbf0_0 .net "BxorSub", 0 0, L_0x196b480;  1 drivers
v0x190dcb0_0 .net "a", 0 0, L_0x196d380;  alias, 1 drivers
v0x190dd80_0 .net "b", 0 0, L_0x196d4e0;  alias, 1 drivers
v0x190de40_0 .net "carryin", 0 0, L_0x196af10;  alias, 1 drivers
v0x190df50_0 .net "carryout", 0 0, L_0x196bbb0;  alias, 1 drivers
v0x190e010_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x190e0b0_0 .net "res", 0 0, L_0x196b6f0;  alias, 1 drivers
v0x190e170_0 .net "xAorB", 0 0, L_0x196b540;  1 drivers
v0x190e2c0_0 .net "xAorBandCin", 0 0, L_0x196b0e0;  1 drivers
S_0x190f9a0 .scope generate, "genblk1[8]" "genblk1[8]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x1906030 .param/l "i" 0 3 150, +C4<01000>;
S_0x190fc60 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x190f9a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x196d420/d .functor AND 1, L_0x196ff20, L_0x1970080, C4<1>, C4<1>;
L_0x196d420 .delay 1 (5000,5000,5000) L_0x196d420/d;
L_0x196daf0/d .functor NAND 1, L_0x196ff20, L_0x1970080, C4<1>, C4<1>;
L_0x196daf0 .delay 1 (5000,5000,5000) L_0x196daf0/d;
L_0x196cc50/d .functor OR 1, L_0x196ff20, L_0x1970080, C4<0>, C4<0>;
L_0x196cc50 .delay 1 (5000,5000,5000) L_0x196cc50/d;
L_0x196dd70/d .functor NOR 1, L_0x196ff20, L_0x1970080, C4<0>, C4<0>;
L_0x196dd70 .delay 1 (5000,5000,5000) L_0x196dd70/d;
L_0x196de30/d .functor XOR 1, L_0x196ff20, L_0x1970080, C4<0>, C4<0>;
L_0x196de30 .delay 1 (5000,5000,5000) L_0x196de30/d;
L_0x196e890/d .functor NOT 1, L_0x196d9a0, C4<0>, C4<0>, C4<0>;
L_0x196e890 .delay 1 (5000,5000,5000) L_0x196e890/d;
L_0x196e9f0/d .functor NOT 1, L_0x19703e0, C4<0>, C4<0>, C4<0>;
L_0x196e9f0 .delay 1 (5000,5000,5000) L_0x196e9f0/d;
L_0x196eab0/d .functor NOT 1, L_0x1970480, C4<0>, C4<0>, C4<0>;
L_0x196eab0 .delay 1 (5000,5000,5000) L_0x196eab0/d;
L_0x196ec60/d .functor AND 1, L_0x196e1b0, L_0x196e890, L_0x196e9f0, L_0x196eab0;
L_0x196ec60 .delay 1 (5000,5000,5000) L_0x196ec60/d;
L_0x196ee10/d .functor AND 1, L_0x196e1b0, L_0x196d9a0, L_0x196e9f0, L_0x196eab0;
L_0x196ee10 .delay 1 (5000,5000,5000) L_0x196ee10/d;
L_0x196f020/d .functor AND 1, L_0x196de30, L_0x196e890, L_0x19703e0, L_0x196eab0;
L_0x196f020 .delay 1 (5000,5000,5000) L_0x196f020/d;
L_0x196f200/d .functor AND 1, L_0x196e1b0, L_0x196d9a0, L_0x19703e0, L_0x196eab0;
L_0x196f200 .delay 1 (5000,5000,5000) L_0x196f200/d;
L_0x196f3d0/d .functor AND 1, L_0x196d420, L_0x196e890, L_0x196e9f0, L_0x1970480;
L_0x196f3d0 .delay 1 (5000,5000,5000) L_0x196f3d0/d;
L_0x196f5b0/d .functor AND 1, L_0x196daf0, L_0x196d9a0, L_0x196e9f0, L_0x1970480;
L_0x196f5b0 .delay 1 (5000,5000,5000) L_0x196f5b0/d;
L_0x196f360/d .functor AND 1, L_0x196dd70, L_0x196e890, L_0x19703e0, L_0x1970480;
L_0x196f360 .delay 1 (5000,5000,5000) L_0x196f360/d;
L_0x196f990/d .functor AND 1, L_0x196cc50, L_0x196d9a0, L_0x19703e0, L_0x1970480;
L_0x196f990 .delay 1 (5000,5000,5000) L_0x196f990/d;
L_0x196fb30/0/0 .functor OR 1, L_0x196ec60, L_0x196ee10, L_0x196f020, L_0x196f3d0;
L_0x196fb30/0/4 .functor OR 1, L_0x196f5b0, L_0x196f360, L_0x196f990, L_0x196f200;
L_0x196fb30/d .functor OR 1, L_0x196fb30/0/0, L_0x196fb30/0/4, C4<0>, C4<0>;
L_0x196fb30 .delay 1 (5000,5000,5000) L_0x196fb30/d;
v0x1910c70_0 .net "a", 0 0, L_0x196ff20;  1 drivers
v0x1910d30_0 .net "addSub", 0 0, L_0x196e1b0;  1 drivers
v0x1910e00_0 .net "andRes", 0 0, L_0x196d420;  1 drivers
v0x1910ed0_0 .net "b", 0 0, L_0x1970080;  1 drivers
v0x1910fa0_0 .net "carryIn", 0 0, L_0x196dca0;  1 drivers
v0x1911040_0 .net "carryOut", 0 0, L_0x196e690;  1 drivers
v0x1911110_0 .net "initialResult", 0 0, L_0x196fb30;  1 drivers
v0x19111b0_0 .net "isAdd", 0 0, L_0x196ec60;  1 drivers
v0x1911250_0 .net "isAnd", 0 0, L_0x196f3d0;  1 drivers
v0x1911380_0 .net "isNand", 0 0, L_0x196f5b0;  1 drivers
v0x1911420_0 .net "isNor", 0 0, L_0x196f360;  1 drivers
v0x19114c0_0 .net "isOr", 0 0, L_0x196f990;  1 drivers
v0x1911580_0 .net "isSLT", 0 0, L_0x196f200;  1 drivers
v0x1911640_0 .net "isSub", 0 0, L_0x196ee10;  1 drivers
v0x1911700_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x19117a0_0 .net "isXor", 0 0, L_0x196f020;  1 drivers
v0x1911860_0 .net "nandRes", 0 0, L_0x196daf0;  1 drivers
v0x1911a10_0 .net "norRes", 0 0, L_0x196dd70;  1 drivers
v0x1911ab0_0 .net "orRes", 0 0, L_0x196cc50;  1 drivers
v0x1911b50_0 .net "s0", 0 0, L_0x196d9a0;  1 drivers
v0x1911bf0_0 .net "s0inv", 0 0, L_0x196e890;  1 drivers
v0x1911cb0_0 .net "s1", 0 0, L_0x19703e0;  1 drivers
v0x1911d70_0 .net "s1inv", 0 0, L_0x196e9f0;  1 drivers
v0x1911e30_0 .net "s2", 0 0, L_0x1970480;  1 drivers
v0x1911ef0_0 .net "s2inv", 0 0, L_0x196eab0;  1 drivers
v0x1911fb0_0 .net "xorRes", 0 0, L_0x196de30;  1 drivers
S_0x190ff60 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x190fc60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x196df90/d .functor XOR 1, L_0x1970080, L_0x19b0630, C4<0>, C4<0>;
L_0x196df90 .delay 1 (5000,5000,5000) L_0x196df90/d;
L_0x196e000/d .functor XOR 1, L_0x196ff20, L_0x196df90, C4<0>, C4<0>;
L_0x196e000 .delay 1 (5000,5000,5000) L_0x196e000/d;
L_0x196e1b0/d .functor XOR 1, L_0x196e000, L_0x196dca0, C4<0>, C4<0>;
L_0x196e1b0 .delay 1 (5000,5000,5000) L_0x196e1b0/d;
L_0x196e3b0/d .functor AND 1, L_0x196ff20, L_0x196df90, C4<1>, C4<1>;
L_0x196e3b0 .delay 1 (5000,5000,5000) L_0x196e3b0/d;
L_0x196e620/d .functor AND 1, L_0x196e000, L_0x196dca0, C4<1>, C4<1>;
L_0x196e620 .delay 1 (5000,5000,5000) L_0x196e620/d;
L_0x196e690/d .functor OR 1, L_0x196e3b0, L_0x196e620, C4<0>, C4<0>;
L_0x196e690 .delay 1 (5000,5000,5000) L_0x196e690/d;
v0x19101f0_0 .net "AandB", 0 0, L_0x196e3b0;  1 drivers
v0x19102d0_0 .net "BxorSub", 0 0, L_0x196df90;  1 drivers
v0x1910390_0 .net "a", 0 0, L_0x196ff20;  alias, 1 drivers
v0x1910460_0 .net "b", 0 0, L_0x1970080;  alias, 1 drivers
v0x1910520_0 .net "carryin", 0 0, L_0x196dca0;  alias, 1 drivers
v0x1910630_0 .net "carryout", 0 0, L_0x196e690;  alias, 1 drivers
v0x19106f0_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1906c40_0 .net "res", 0 0, L_0x196e1b0;  alias, 1 drivers
v0x19109a0_0 .net "xAorB", 0 0, L_0x196e000;  1 drivers
v0x1910ad0_0 .net "xAorBandCin", 0 0, L_0x196e620;  1 drivers
S_0x1912190 .scope generate, "genblk1[9]" "genblk1[9]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x1912350 .param/l "i" 0 3 150, +C4<01001>;
S_0x1912410 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x1912190;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x196ffc0/d .functor AND 1, L_0x1972980, L_0x1972ae0, C4<1>, C4<1>;
L_0x196ffc0 .delay 1 (5000,5000,5000) L_0x196ffc0/d;
L_0x1970280/d .functor NAND 1, L_0x1972980, L_0x1972ae0, C4<1>, C4<1>;
L_0x1970280 .delay 1 (5000,5000,5000) L_0x1970280/d;
L_0x19706e0/d .functor OR 1, L_0x1972980, L_0x1972ae0, C4<0>, C4<0>;
L_0x19706e0 .delay 1 (5000,5000,5000) L_0x19706e0/d;
L_0x1970870/d .functor NOR 1, L_0x1972980, L_0x1972ae0, C4<0>, C4<0>;
L_0x1970870 .delay 1 (5000,5000,5000) L_0x1970870/d;
L_0x19709d0/d .functor XOR 1, L_0x1972980, L_0x1972ae0, C4<0>, C4<0>;
L_0x19709d0 .delay 1 (5000,5000,5000) L_0x19709d0/d;
L_0x19713e0/d .functor NOT 1, L_0x19705c0, C4<0>, C4<0>, C4<0>;
L_0x19713e0 .delay 1 (5000,5000,5000) L_0x19713e0/d;
L_0x1971540/d .functor NOT 1, L_0x1972e70, C4<0>, C4<0>, C4<0>;
L_0x1971540 .delay 1 (5000,5000,5000) L_0x1971540/d;
L_0x1971600/d .functor NOT 1, L_0x1972f10, C4<0>, C4<0>, C4<0>;
L_0x1971600 .delay 1 (5000,5000,5000) L_0x1971600/d;
L_0x19717b0/d .functor AND 1, L_0x1970d00, L_0x19713e0, L_0x1971540, L_0x1971600;
L_0x19717b0 .delay 1 (5000,5000,5000) L_0x19717b0/d;
L_0x1971960/d .functor AND 1, L_0x1970d00, L_0x19705c0, L_0x1971540, L_0x1971600;
L_0x1971960 .delay 1 (5000,5000,5000) L_0x1971960/d;
L_0x1971b10/d .functor AND 1, L_0x19709d0, L_0x19713e0, L_0x1972e70, L_0x1971600;
L_0x1971b10 .delay 1 (5000,5000,5000) L_0x1971b10/d;
L_0x1971d00/d .functor AND 1, L_0x1970d00, L_0x19705c0, L_0x1972e70, L_0x1971600;
L_0x1971d00 .delay 1 (5000,5000,5000) L_0x1971d00/d;
L_0x1971e30/d .functor AND 1, L_0x196ffc0, L_0x19713e0, L_0x1971540, L_0x1972f10;
L_0x1971e30 .delay 1 (5000,5000,5000) L_0x1971e30/d;
L_0x1972090/d .functor AND 1, L_0x1970280, L_0x19705c0, L_0x1971540, L_0x1972f10;
L_0x1972090 .delay 1 (5000,5000,5000) L_0x1972090/d;
L_0x1971dc0/d .functor AND 1, L_0x1970870, L_0x19713e0, L_0x1972e70, L_0x1972f10;
L_0x1971dc0 .delay 1 (5000,5000,5000) L_0x1971dc0/d;
L_0x19723f0/d .functor AND 1, L_0x19706e0, L_0x19705c0, L_0x1972e70, L_0x1972f10;
L_0x19723f0 .delay 1 (5000,5000,5000) L_0x19723f0/d;
L_0x1972590/0/0 .functor OR 1, L_0x19717b0, L_0x1971960, L_0x1971b10, L_0x1971e30;
L_0x1972590/0/4 .functor OR 1, L_0x1972090, L_0x1971dc0, L_0x19723f0, L_0x1971d00;
L_0x1972590/d .functor OR 1, L_0x1972590/0/0, L_0x1972590/0/4, C4<0>, C4<0>;
L_0x1972590 .delay 1 (5000,5000,5000) L_0x1972590/d;
v0x1913310_0 .net "a", 0 0, L_0x1972980;  1 drivers
v0x19133d0_0 .net "addSub", 0 0, L_0x1970d00;  1 drivers
v0x19134a0_0 .net "andRes", 0 0, L_0x196ffc0;  1 drivers
v0x1913570_0 .net "b", 0 0, L_0x1972ae0;  1 drivers
v0x1913640_0 .net "carryIn", 0 0, L_0x1970520;  1 drivers
v0x19136e0_0 .net "carryOut", 0 0, L_0x19711e0;  1 drivers
v0x19137b0_0 .net "initialResult", 0 0, L_0x1972590;  1 drivers
v0x1913850_0 .net "isAdd", 0 0, L_0x19717b0;  1 drivers
v0x19138f0_0 .net "isAnd", 0 0, L_0x1971e30;  1 drivers
v0x1913a20_0 .net "isNand", 0 0, L_0x1972090;  1 drivers
v0x1913ac0_0 .net "isNor", 0 0, L_0x1971dc0;  1 drivers
v0x1913b60_0 .net "isOr", 0 0, L_0x19723f0;  1 drivers
v0x1913c20_0 .net "isSLT", 0 0, L_0x1971d00;  1 drivers
v0x1913ce0_0 .net "isSub", 0 0, L_0x1971960;  1 drivers
v0x1913da0_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1913e40_0 .net "isXor", 0 0, L_0x1971b10;  1 drivers
v0x1913f00_0 .net "nandRes", 0 0, L_0x1970280;  1 drivers
v0x19140b0_0 .net "norRes", 0 0, L_0x1970870;  1 drivers
v0x1914150_0 .net "orRes", 0 0, L_0x19706e0;  1 drivers
v0x19141f0_0 .net "s0", 0 0, L_0x19705c0;  1 drivers
v0x1914290_0 .net "s0inv", 0 0, L_0x19713e0;  1 drivers
v0x1914350_0 .net "s1", 0 0, L_0x1972e70;  1 drivers
v0x1914410_0 .net "s1inv", 0 0, L_0x1971540;  1 drivers
v0x19144d0_0 .net "s2", 0 0, L_0x1972f10;  1 drivers
v0x1914590_0 .net "s2inv", 0 0, L_0x1971600;  1 drivers
v0x1914650_0 .net "xorRes", 0 0, L_0x19709d0;  1 drivers
S_0x1912710 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1912410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1970a90/d .functor XOR 1, L_0x1972ae0, L_0x19b0630, C4<0>, C4<0>;
L_0x1970a90 .delay 1 (5000,5000,5000) L_0x1970a90/d;
L_0x1970bf0/d .functor XOR 1, L_0x1972980, L_0x1970a90, C4<0>, C4<0>;
L_0x1970bf0 .delay 1 (5000,5000,5000) L_0x1970bf0/d;
L_0x1970d00/d .functor XOR 1, L_0x1970bf0, L_0x1970520, C4<0>, C4<0>;
L_0x1970d00 .delay 1 (5000,5000,5000) L_0x1970d00/d;
L_0x1970f00/d .functor AND 1, L_0x1972980, L_0x1970a90, C4<1>, C4<1>;
L_0x1970f00 .delay 1 (5000,5000,5000) L_0x1970f00/d;
L_0x1971170/d .functor AND 1, L_0x1970bf0, L_0x1970520, C4<1>, C4<1>;
L_0x1971170 .delay 1 (5000,5000,5000) L_0x1971170/d;
L_0x19711e0/d .functor OR 1, L_0x1970f00, L_0x1971170, C4<0>, C4<0>;
L_0x19711e0 .delay 1 (5000,5000,5000) L_0x19711e0/d;
v0x19129a0_0 .net "AandB", 0 0, L_0x1970f00;  1 drivers
v0x1912a80_0 .net "BxorSub", 0 0, L_0x1970a90;  1 drivers
v0x1912b40_0 .net "a", 0 0, L_0x1972980;  alias, 1 drivers
v0x1912c10_0 .net "b", 0 0, L_0x1972ae0;  alias, 1 drivers
v0x1912cd0_0 .net "carryin", 0 0, L_0x1970520;  alias, 1 drivers
v0x1912de0_0 .net "carryout", 0 0, L_0x19711e0;  alias, 1 drivers
v0x1912ea0_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1912f40_0 .net "res", 0 0, L_0x1970d00;  alias, 1 drivers
v0x1913000_0 .net "xAorB", 0 0, L_0x1970bf0;  1 drivers
v0x1913150_0 .net "xAorBandCin", 0 0, L_0x1971170;  1 drivers
S_0x1914830 .scope generate, "genblk1[10]" "genblk1[10]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x19149f0 .param/l "i" 0 3 150, +C4<01010>;
S_0x1914ab0 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x1914830;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1972a20/d .functor AND 1, L_0x1975480, L_0x19755e0, C4<1>, C4<1>;
L_0x1972a20 .delay 1 (5000,5000,5000) L_0x1972a20/d;
L_0x1972ce0/d .functor NAND 1, L_0x1975480, L_0x19755e0, C4<1>, C4<1>;
L_0x1972ce0 .delay 1 (5000,5000,5000) L_0x1972ce0/d;
L_0x19731a0/d .functor OR 1, L_0x1975480, L_0x19755e0, C4<0>, C4<0>;
L_0x19731a0 .delay 1 (5000,5000,5000) L_0x19731a0/d;
L_0x1973330/d .functor NOR 1, L_0x1975480, L_0x19755e0, C4<0>, C4<0>;
L_0x1973330 .delay 1 (5000,5000,5000) L_0x1973330/d;
L_0x19733f0/d .functor XOR 1, L_0x1975480, L_0x19755e0, C4<0>, C4<0>;
L_0x19733f0 .delay 1 (5000,5000,5000) L_0x19733f0/d;
L_0x1973e50/d .functor NOT 1, L_0x1973050, C4<0>, C4<0>, C4<0>;
L_0x1973e50 .delay 1 (5000,5000,5000) L_0x1973e50/d;
L_0x1973fb0/d .functor NOT 1, L_0x19730f0, C4<0>, C4<0>, C4<0>;
L_0x1973fb0 .delay 1 (5000,5000,5000) L_0x1973fb0/d;
L_0x1974070/d .functor NOT 1, L_0x1975790, C4<0>, C4<0>, C4<0>;
L_0x1974070 .delay 1 (5000,5000,5000) L_0x1974070/d;
L_0x1974220/d .functor AND 1, L_0x1973770, L_0x1973e50, L_0x1973fb0, L_0x1974070;
L_0x1974220 .delay 1 (5000,5000,5000) L_0x1974220/d;
L_0x19743d0/d .functor AND 1, L_0x1973770, L_0x1973050, L_0x1973fb0, L_0x1974070;
L_0x19743d0 .delay 1 (5000,5000,5000) L_0x19743d0/d;
L_0x1974580/d .functor AND 1, L_0x19733f0, L_0x1973e50, L_0x19730f0, L_0x1974070;
L_0x1974580 .delay 1 (5000,5000,5000) L_0x1974580/d;
L_0x1974770/d .functor AND 1, L_0x1973770, L_0x1973050, L_0x19730f0, L_0x1974070;
L_0x1974770 .delay 1 (5000,5000,5000) L_0x1974770/d;
L_0x19748a0/d .functor AND 1, L_0x1972a20, L_0x1973e50, L_0x1973fb0, L_0x1975790;
L_0x19748a0 .delay 1 (5000,5000,5000) L_0x19748a0/d;
L_0x1974b30/d .functor AND 1, L_0x1972ce0, L_0x1973050, L_0x1973fb0, L_0x1975790;
L_0x1974b30 .delay 1 (5000,5000,5000) L_0x1974b30/d;
L_0x1974830/d .functor AND 1, L_0x1973330, L_0x1973e50, L_0x19730f0, L_0x1975790;
L_0x1974830 .delay 1 (5000,5000,5000) L_0x1974830/d;
L_0x1974ec0/d .functor AND 1, L_0x19731a0, L_0x1973050, L_0x19730f0, L_0x1975790;
L_0x1974ec0 .delay 1 (5000,5000,5000) L_0x1974ec0/d;
L_0x1975090/0/0 .functor OR 1, L_0x1974220, L_0x19743d0, L_0x1974580, L_0x19748a0;
L_0x1975090/0/4 .functor OR 1, L_0x1974b30, L_0x1974830, L_0x1974ec0, L_0x1974770;
L_0x1975090/d .functor OR 1, L_0x1975090/0/0, L_0x1975090/0/4, C4<0>, C4<0>;
L_0x1975090 .delay 1 (5000,5000,5000) L_0x1975090/d;
v0x19159b0_0 .net "a", 0 0, L_0x1975480;  1 drivers
v0x1915a70_0 .net "addSub", 0 0, L_0x1973770;  1 drivers
v0x1915b40_0 .net "andRes", 0 0, L_0x1972a20;  1 drivers
v0x1915c10_0 .net "b", 0 0, L_0x19755e0;  1 drivers
v0x1915ce0_0 .net "carryIn", 0 0, L_0x1972fb0;  1 drivers
v0x1915d80_0 .net "carryOut", 0 0, L_0x1973c50;  1 drivers
v0x1915e50_0 .net "initialResult", 0 0, L_0x1975090;  1 drivers
v0x1915ef0_0 .net "isAdd", 0 0, L_0x1974220;  1 drivers
v0x1915f90_0 .net "isAnd", 0 0, L_0x19748a0;  1 drivers
v0x19160c0_0 .net "isNand", 0 0, L_0x1974b30;  1 drivers
v0x1916160_0 .net "isNor", 0 0, L_0x1974830;  1 drivers
v0x1916200_0 .net "isOr", 0 0, L_0x1974ec0;  1 drivers
v0x19162c0_0 .net "isSLT", 0 0, L_0x1974770;  1 drivers
v0x1916380_0 .net "isSub", 0 0, L_0x19743d0;  1 drivers
v0x1916440_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x19164e0_0 .net "isXor", 0 0, L_0x1974580;  1 drivers
v0x19165a0_0 .net "nandRes", 0 0, L_0x1972ce0;  1 drivers
v0x1916750_0 .net "norRes", 0 0, L_0x1973330;  1 drivers
v0x19167f0_0 .net "orRes", 0 0, L_0x19731a0;  1 drivers
v0x1916890_0 .net "s0", 0 0, L_0x1973050;  1 drivers
v0x1916930_0 .net "s0inv", 0 0, L_0x1973e50;  1 drivers
v0x19169f0_0 .net "s1", 0 0, L_0x19730f0;  1 drivers
v0x1916ab0_0 .net "s1inv", 0 0, L_0x1973fb0;  1 drivers
v0x1916b70_0 .net "s2", 0 0, L_0x1975790;  1 drivers
v0x1916c30_0 .net "s2inv", 0 0, L_0x1974070;  1 drivers
v0x1916cf0_0 .net "xorRes", 0 0, L_0x19733f0;  1 drivers
S_0x1914db0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1914ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1973550/d .functor XOR 1, L_0x19755e0, L_0x19b0630, C4<0>, C4<0>;
L_0x1973550 .delay 1 (5000,5000,5000) L_0x1973550/d;
L_0x1973610/d .functor XOR 1, L_0x1975480, L_0x1973550, C4<0>, C4<0>;
L_0x1973610 .delay 1 (5000,5000,5000) L_0x1973610/d;
L_0x1973770/d .functor XOR 1, L_0x1973610, L_0x1972fb0, C4<0>, C4<0>;
L_0x1973770 .delay 1 (5000,5000,5000) L_0x1973770/d;
L_0x1973970/d .functor AND 1, L_0x1975480, L_0x1973550, C4<1>, C4<1>;
L_0x1973970 .delay 1 (5000,5000,5000) L_0x1973970/d;
L_0x1973be0/d .functor AND 1, L_0x1973610, L_0x1972fb0, C4<1>, C4<1>;
L_0x1973be0 .delay 1 (5000,5000,5000) L_0x1973be0/d;
L_0x1973c50/d .functor OR 1, L_0x1973970, L_0x1973be0, C4<0>, C4<0>;
L_0x1973c50 .delay 1 (5000,5000,5000) L_0x1973c50/d;
v0x1915040_0 .net "AandB", 0 0, L_0x1973970;  1 drivers
v0x1915120_0 .net "BxorSub", 0 0, L_0x1973550;  1 drivers
v0x19151e0_0 .net "a", 0 0, L_0x1975480;  alias, 1 drivers
v0x19152b0_0 .net "b", 0 0, L_0x19755e0;  alias, 1 drivers
v0x1915370_0 .net "carryin", 0 0, L_0x1972fb0;  alias, 1 drivers
v0x1915480_0 .net "carryout", 0 0, L_0x1973c50;  alias, 1 drivers
v0x1915540_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x19155e0_0 .net "res", 0 0, L_0x1973770;  alias, 1 drivers
v0x19156a0_0 .net "xAorB", 0 0, L_0x1973610;  1 drivers
v0x19157f0_0 .net "xAorBandCin", 0 0, L_0x1973be0;  1 drivers
S_0x1916ed0 .scope generate, "genblk1[11]" "genblk1[11]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x1917090 .param/l "i" 0 3 150, +C4<01011>;
S_0x1917150 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x1916ed0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1975520/d .functor AND 1, L_0x1978090, L_0x19781f0, C4<1>, C4<1>;
L_0x1975520 .delay 1 (5000,5000,5000) L_0x1975520/d;
L_0x196f7a0/d .functor NAND 1, L_0x1978090, L_0x19781f0, C4<1>, C4<1>;
L_0x196f7a0 .delay 1 (5000,5000,5000) L_0x196f7a0/d;
L_0x19659a0/d .functor OR 1, L_0x1978090, L_0x19781f0, C4<0>, C4<0>;
L_0x19659a0 .delay 1 (5000,5000,5000) L_0x19659a0/d;
L_0x1975fc0/d .functor NOR 1, L_0x1978090, L_0x19781f0, C4<0>, C4<0>;
L_0x1975fc0 .delay 1 (5000,5000,5000) L_0x1975fc0/d;
L_0x1976080/d .functor XOR 1, L_0x1978090, L_0x19781f0, C4<0>, C4<0>;
L_0x1976080 .delay 1 (5000,5000,5000) L_0x1976080/d;
L_0x1976a70/d .functor NOT 1, L_0x1975e40, C4<0>, C4<0>, C4<0>;
L_0x1976a70 .delay 1 (5000,5000,5000) L_0x1976a70/d;
L_0x1976bd0/d .functor NOT 1, L_0x1975ee0, C4<0>, C4<0>, C4<0>;
L_0x1976bd0 .delay 1 (5000,5000,5000) L_0x1976bd0/d;
L_0x1976c90/d .functor NOT 1, L_0x19785e0, C4<0>, C4<0>, C4<0>;
L_0x1976c90 .delay 1 (5000,5000,5000) L_0x1976c90/d;
L_0x1976e40/d .functor AND 1, L_0x1976400, L_0x1976a70, L_0x1976bd0, L_0x1976c90;
L_0x1976e40 .delay 1 (5000,5000,5000) L_0x1976e40/d;
L_0x1976ff0/d .functor AND 1, L_0x1976400, L_0x1975e40, L_0x1976bd0, L_0x1976c90;
L_0x1976ff0 .delay 1 (5000,5000,5000) L_0x1976ff0/d;
L_0x19771a0/d .functor AND 1, L_0x1976080, L_0x1976a70, L_0x1975ee0, L_0x1976c90;
L_0x19771a0 .delay 1 (5000,5000,5000) L_0x19771a0/d;
L_0x1977390/d .functor AND 1, L_0x1976400, L_0x1975e40, L_0x1975ee0, L_0x1976c90;
L_0x1977390 .delay 1 (5000,5000,5000) L_0x1977390/d;
L_0x19774c0/d .functor AND 1, L_0x1975520, L_0x1976a70, L_0x1976bd0, L_0x19785e0;
L_0x19774c0 .delay 1 (5000,5000,5000) L_0x19774c0/d;
L_0x1977720/d .functor AND 1, L_0x196f7a0, L_0x1975e40, L_0x1976bd0, L_0x19785e0;
L_0x1977720 .delay 1 (5000,5000,5000) L_0x1977720/d;
L_0x1977450/d .functor AND 1, L_0x1975fc0, L_0x1976a70, L_0x1975ee0, L_0x19785e0;
L_0x1977450 .delay 1 (5000,5000,5000) L_0x1977450/d;
L_0x1977b00/d .functor AND 1, L_0x19659a0, L_0x1975e40, L_0x1975ee0, L_0x19785e0;
L_0x1977b00 .delay 1 (5000,5000,5000) L_0x1977b00/d;
L_0x1977ca0/0/0 .functor OR 1, L_0x1976e40, L_0x1976ff0, L_0x19771a0, L_0x19774c0;
L_0x1977ca0/0/4 .functor OR 1, L_0x1977720, L_0x1977450, L_0x1977b00, L_0x1977390;
L_0x1977ca0/d .functor OR 1, L_0x1977ca0/0/0, L_0x1977ca0/0/4, C4<0>, C4<0>;
L_0x1977ca0 .delay 1 (5000,5000,5000) L_0x1977ca0/d;
v0x1918050_0 .net "a", 0 0, L_0x1978090;  1 drivers
v0x1918110_0 .net "addSub", 0 0, L_0x1976400;  1 drivers
v0x19181e0_0 .net "andRes", 0 0, L_0x1975520;  1 drivers
v0x19182b0_0 .net "b", 0 0, L_0x19781f0;  1 drivers
v0x1918380_0 .net "carryIn", 0 0, L_0x1975da0;  1 drivers
v0x1918420_0 .net "carryOut", 0 0, L_0x1976870;  1 drivers
v0x19184f0_0 .net "initialResult", 0 0, L_0x1977ca0;  1 drivers
v0x1918590_0 .net "isAdd", 0 0, L_0x1976e40;  1 drivers
v0x1918630_0 .net "isAnd", 0 0, L_0x19774c0;  1 drivers
v0x1918760_0 .net "isNand", 0 0, L_0x1977720;  1 drivers
v0x1918800_0 .net "isNor", 0 0, L_0x1977450;  1 drivers
v0x19188a0_0 .net "isOr", 0 0, L_0x1977b00;  1 drivers
v0x1918960_0 .net "isSLT", 0 0, L_0x1977390;  1 drivers
v0x1918a20_0 .net "isSub", 0 0, L_0x1976ff0;  1 drivers
v0x1918ae0_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1918b80_0 .net "isXor", 0 0, L_0x19771a0;  1 drivers
v0x1918c40_0 .net "nandRes", 0 0, L_0x196f7a0;  1 drivers
v0x1918df0_0 .net "norRes", 0 0, L_0x1975fc0;  1 drivers
v0x1918e90_0 .net "orRes", 0 0, L_0x19659a0;  1 drivers
v0x1918f30_0 .net "s0", 0 0, L_0x1975e40;  1 drivers
v0x1918fd0_0 .net "s0inv", 0 0, L_0x1976a70;  1 drivers
v0x1919090_0 .net "s1", 0 0, L_0x1975ee0;  1 drivers
v0x1919150_0 .net "s1inv", 0 0, L_0x1976bd0;  1 drivers
v0x1919210_0 .net "s2", 0 0, L_0x19785e0;  1 drivers
v0x19192d0_0 .net "s2inv", 0 0, L_0x1976c90;  1 drivers
v0x1919390_0 .net "xorRes", 0 0, L_0x1976080;  1 drivers
S_0x1917450 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1917150;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x19761e0/d .functor XOR 1, L_0x19781f0, L_0x19b0630, C4<0>, C4<0>;
L_0x19761e0 .delay 1 (5000,5000,5000) L_0x19761e0/d;
L_0x19762a0/d .functor XOR 1, L_0x1978090, L_0x19761e0, C4<0>, C4<0>;
L_0x19762a0 .delay 1 (5000,5000,5000) L_0x19762a0/d;
L_0x1976400/d .functor XOR 1, L_0x19762a0, L_0x1975da0, C4<0>, C4<0>;
L_0x1976400 .delay 1 (5000,5000,5000) L_0x1976400/d;
L_0x1976600/d .functor AND 1, L_0x1978090, L_0x19761e0, C4<1>, C4<1>;
L_0x1976600 .delay 1 (5000,5000,5000) L_0x1976600/d;
L_0x1975880/d .functor AND 1, L_0x19762a0, L_0x1975da0, C4<1>, C4<1>;
L_0x1975880 .delay 1 (5000,5000,5000) L_0x1975880/d;
L_0x1976870/d .functor OR 1, L_0x1976600, L_0x1975880, C4<0>, C4<0>;
L_0x1976870 .delay 1 (5000,5000,5000) L_0x1976870/d;
v0x19176e0_0 .net "AandB", 0 0, L_0x1976600;  1 drivers
v0x19177c0_0 .net "BxorSub", 0 0, L_0x19761e0;  1 drivers
v0x1917880_0 .net "a", 0 0, L_0x1978090;  alias, 1 drivers
v0x1917950_0 .net "b", 0 0, L_0x19781f0;  alias, 1 drivers
v0x1917a10_0 .net "carryin", 0 0, L_0x1975da0;  alias, 1 drivers
v0x1917b20_0 .net "carryout", 0 0, L_0x1976870;  alias, 1 drivers
v0x1917be0_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1917c80_0 .net "res", 0 0, L_0x1976400;  alias, 1 drivers
v0x1917d40_0 .net "xAorB", 0 0, L_0x19762a0;  1 drivers
v0x1917e90_0 .net "xAorBandCin", 0 0, L_0x1975880;  1 drivers
S_0x1919570 .scope generate, "genblk1[12]" "genblk1[12]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x1919730 .param/l "i" 0 3 150, +C4<01100>;
S_0x19197f0 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x1919570;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1978130/d .functor AND 1, L_0x197ab20, L_0x197ac80, C4<1>, C4<1>;
L_0x1978130 .delay 1 (5000,5000,5000) L_0x1978130/d;
L_0x1978440/d .functor NAND 1, L_0x197ab20, L_0x197ac80, C4<1>, C4<1>;
L_0x1978440 .delay 1 (5000,5000,5000) L_0x1978440/d;
L_0x19788d0/d .functor OR 1, L_0x197ab20, L_0x197ac80, C4<0>, C4<0>;
L_0x19788d0 .delay 1 (5000,5000,5000) L_0x19788d0/d;
L_0x1978a60/d .functor NOR 1, L_0x197ab20, L_0x197ac80, C4<0>, C4<0>;
L_0x1978a60 .delay 1 (5000,5000,5000) L_0x1978a60/d;
L_0x1978b20/d .functor XOR 1, L_0x197ab20, L_0x197ac80, C4<0>, C4<0>;
L_0x1978b20 .delay 1 (5000,5000,5000) L_0x1978b20/d;
L_0x1979580/d .functor NOT 1, L_0x1978710, C4<0>, C4<0>, C4<0>;
L_0x1979580 .delay 1 (5000,5000,5000) L_0x1979580/d;
L_0x19796e0/d .functor NOT 1, L_0x19787b0, C4<0>, C4<0>, C4<0>;
L_0x19796e0 .delay 1 (5000,5000,5000) L_0x19796e0/d;
L_0x19797a0/d .functor NOT 1, L_0x197b0a0, C4<0>, C4<0>, C4<0>;
L_0x19797a0 .delay 1 (5000,5000,5000) L_0x19797a0/d;
L_0x1979950/d .functor AND 1, L_0x1978ea0, L_0x1979580, L_0x19796e0, L_0x19797a0;
L_0x1979950 .delay 1 (5000,5000,5000) L_0x1979950/d;
L_0x1979b00/d .functor AND 1, L_0x1978ea0, L_0x1978710, L_0x19796e0, L_0x19797a0;
L_0x1979b00 .delay 1 (5000,5000,5000) L_0x1979b00/d;
L_0x1979cb0/d .functor AND 1, L_0x1978b20, L_0x1979580, L_0x19787b0, L_0x19797a0;
L_0x1979cb0 .delay 1 (5000,5000,5000) L_0x1979cb0/d;
L_0x1979ea0/d .functor AND 1, L_0x1978ea0, L_0x1978710, L_0x19787b0, L_0x19797a0;
L_0x1979ea0 .delay 1 (5000,5000,5000) L_0x1979ea0/d;
L_0x1979fd0/d .functor AND 1, L_0x1978130, L_0x1979580, L_0x19796e0, L_0x197b0a0;
L_0x1979fd0 .delay 1 (5000,5000,5000) L_0x1979fd0/d;
L_0x197a230/d .functor AND 1, L_0x1978440, L_0x1978710, L_0x19796e0, L_0x197b0a0;
L_0x197a230 .delay 1 (5000,5000,5000) L_0x197a230/d;
L_0x1979f60/d .functor AND 1, L_0x1978a60, L_0x1979580, L_0x19787b0, L_0x197b0a0;
L_0x1979f60 .delay 1 (5000,5000,5000) L_0x1979f60/d;
L_0x197a590/d .functor AND 1, L_0x19788d0, L_0x1978710, L_0x19787b0, L_0x197b0a0;
L_0x197a590 .delay 1 (5000,5000,5000) L_0x197a590/d;
L_0x197a730/0/0 .functor OR 1, L_0x1979950, L_0x1979b00, L_0x1979cb0, L_0x1979fd0;
L_0x197a730/0/4 .functor OR 1, L_0x197a230, L_0x1979f60, L_0x197a590, L_0x1979ea0;
L_0x197a730/d .functor OR 1, L_0x197a730/0/0, L_0x197a730/0/4, C4<0>, C4<0>;
L_0x197a730 .delay 1 (5000,5000,5000) L_0x197a730/d;
v0x191a6f0_0 .net "a", 0 0, L_0x197ab20;  1 drivers
v0x191a7b0_0 .net "addSub", 0 0, L_0x1978ea0;  1 drivers
v0x191a880_0 .net "andRes", 0 0, L_0x1978130;  1 drivers
v0x191a950_0 .net "b", 0 0, L_0x197ac80;  1 drivers
v0x191aa20_0 .net "carryIn", 0 0, L_0x1978990;  1 drivers
v0x191aac0_0 .net "carryOut", 0 0, L_0x1979380;  1 drivers
v0x191ab90_0 .net "initialResult", 0 0, L_0x197a730;  1 drivers
v0x191ac30_0 .net "isAdd", 0 0, L_0x1979950;  1 drivers
v0x191acd0_0 .net "isAnd", 0 0, L_0x1979fd0;  1 drivers
v0x191ae00_0 .net "isNand", 0 0, L_0x197a230;  1 drivers
v0x191aea0_0 .net "isNor", 0 0, L_0x1979f60;  1 drivers
v0x191af40_0 .net "isOr", 0 0, L_0x197a590;  1 drivers
v0x191afe0_0 .net "isSLT", 0 0, L_0x1979ea0;  1 drivers
v0x191b080_0 .net "isSub", 0 0, L_0x1979b00;  1 drivers
v0x191b120_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x191b1c0_0 .net "isXor", 0 0, L_0x1979cb0;  1 drivers
v0x191b260_0 .net "nandRes", 0 0, L_0x1978440;  1 drivers
v0x191b410_0 .net "norRes", 0 0, L_0x1978a60;  1 drivers
v0x191b4b0_0 .net "orRes", 0 0, L_0x19788d0;  1 drivers
v0x191b550_0 .net "s0", 0 0, L_0x1978710;  1 drivers
v0x191b5f0_0 .net "s0inv", 0 0, L_0x1979580;  1 drivers
v0x191b6b0_0 .net "s1", 0 0, L_0x19787b0;  1 drivers
v0x191b770_0 .net "s1inv", 0 0, L_0x19796e0;  1 drivers
v0x191b830_0 .net "s2", 0 0, L_0x197b0a0;  1 drivers
v0x191b8f0_0 .net "s2inv", 0 0, L_0x19797a0;  1 drivers
v0x191b9b0_0 .net "xorRes", 0 0, L_0x1978b20;  1 drivers
S_0x1919af0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x19197f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1978c80/d .functor XOR 1, L_0x197ac80, L_0x19b0630, C4<0>, C4<0>;
L_0x1978c80 .delay 1 (5000,5000,5000) L_0x1978c80/d;
L_0x1978d40/d .functor XOR 1, L_0x197ab20, L_0x1978c80, C4<0>, C4<0>;
L_0x1978d40 .delay 1 (5000,5000,5000) L_0x1978d40/d;
L_0x1978ea0/d .functor XOR 1, L_0x1978d40, L_0x1978990, C4<0>, C4<0>;
L_0x1978ea0 .delay 1 (5000,5000,5000) L_0x1978ea0/d;
L_0x19790a0/d .functor AND 1, L_0x197ab20, L_0x1978c80, C4<1>, C4<1>;
L_0x19790a0 .delay 1 (5000,5000,5000) L_0x19790a0/d;
L_0x1979310/d .functor AND 1, L_0x1978d40, L_0x1978990, C4<1>, C4<1>;
L_0x1979310 .delay 1 (5000,5000,5000) L_0x1979310/d;
L_0x1979380/d .functor OR 1, L_0x19790a0, L_0x1979310, C4<0>, C4<0>;
L_0x1979380 .delay 1 (5000,5000,5000) L_0x1979380/d;
v0x1919d80_0 .net "AandB", 0 0, L_0x19790a0;  1 drivers
v0x1919e60_0 .net "BxorSub", 0 0, L_0x1978c80;  1 drivers
v0x1919f20_0 .net "a", 0 0, L_0x197ab20;  alias, 1 drivers
v0x1919ff0_0 .net "b", 0 0, L_0x197ac80;  alias, 1 drivers
v0x191a0b0_0 .net "carryin", 0 0, L_0x1978990;  alias, 1 drivers
v0x191a1c0_0 .net "carryout", 0 0, L_0x1979380;  alias, 1 drivers
v0x191a280_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x191a320_0 .net "res", 0 0, L_0x1978ea0;  alias, 1 drivers
v0x191a3e0_0 .net "xAorB", 0 0, L_0x1978d40;  1 drivers
v0x191a530_0 .net "xAorBandCin", 0 0, L_0x1979310;  1 drivers
S_0x191bbe0 .scope generate, "genblk1[13]" "genblk1[13]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x191bda0 .param/l "i" 0 3 150, +C4<01101>;
S_0x191be60 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x191bbe0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x197abc0/d .functor AND 1, L_0x197d540, L_0x197d6a0, C4<1>, C4<1>;
L_0x197abc0 .delay 1 (5000,5000,5000) L_0x197abc0/d;
L_0x197afe0/d .functor NAND 1, L_0x197d540, L_0x197d6a0, C4<1>, C4<1>;
L_0x197afe0 .delay 1 (5000,5000,5000) L_0x197afe0/d;
L_0x197ae80/d .functor OR 1, L_0x197d540, L_0x197d6a0, C4<0>, C4<0>;
L_0x197ae80 .delay 1 (5000,5000,5000) L_0x197ae80/d;
L_0x197b4a0/d .functor NOR 1, L_0x197d540, L_0x197d6a0, C4<0>, C4<0>;
L_0x197b4a0 .delay 1 (5000,5000,5000) L_0x197b4a0/d;
L_0x197b560/d .functor XOR 1, L_0x197d540, L_0x197d6a0, C4<0>, C4<0>;
L_0x197b560 .delay 1 (5000,5000,5000) L_0x197b560/d;
L_0x197bfa0/d .functor NOT 1, L_0x197b1e0, C4<0>, C4<0>, C4<0>;
L_0x197bfa0 .delay 1 (5000,5000,5000) L_0x197bfa0/d;
L_0x197c100/d .functor NOT 1, L_0x197b280, C4<0>, C4<0>, C4<0>;
L_0x197c100 .delay 1 (5000,5000,5000) L_0x197c100/d;
L_0x197c1c0/d .functor NOT 1, L_0x197b320, C4<0>, C4<0>, C4<0>;
L_0x197c1c0 .delay 1 (5000,5000,5000) L_0x197c1c0/d;
L_0x197c370/d .functor AND 1, L_0x197b8e0, L_0x197bfa0, L_0x197c100, L_0x197c1c0;
L_0x197c370 .delay 1 (5000,5000,5000) L_0x197c370/d;
L_0x197c520/d .functor AND 1, L_0x197b8e0, L_0x197b1e0, L_0x197c100, L_0x197c1c0;
L_0x197c520 .delay 1 (5000,5000,5000) L_0x197c520/d;
L_0x197c6d0/d .functor AND 1, L_0x197b560, L_0x197bfa0, L_0x197b280, L_0x197c1c0;
L_0x197c6d0 .delay 1 (5000,5000,5000) L_0x197c6d0/d;
L_0x197c8c0/d .functor AND 1, L_0x197b8e0, L_0x197b1e0, L_0x197b280, L_0x197c1c0;
L_0x197c8c0 .delay 1 (5000,5000,5000) L_0x197c8c0/d;
L_0x197c9f0/d .functor AND 1, L_0x197abc0, L_0x197bfa0, L_0x197c100, L_0x197b320;
L_0x197c9f0 .delay 1 (5000,5000,5000) L_0x197c9f0/d;
L_0x197cc50/d .functor AND 1, L_0x197afe0, L_0x197b1e0, L_0x197c100, L_0x197b320;
L_0x197cc50 .delay 1 (5000,5000,5000) L_0x197cc50/d;
L_0x197c980/d .functor AND 1, L_0x197b4a0, L_0x197bfa0, L_0x197b280, L_0x197b320;
L_0x197c980 .delay 1 (5000,5000,5000) L_0x197c980/d;
L_0x197cfb0/d .functor AND 1, L_0x197ae80, L_0x197b1e0, L_0x197b280, L_0x197b320;
L_0x197cfb0 .delay 1 (5000,5000,5000) L_0x197cfb0/d;
L_0x197d150/0/0 .functor OR 1, L_0x197c370, L_0x197c520, L_0x197c6d0, L_0x197c9f0;
L_0x197d150/0/4 .functor OR 1, L_0x197cc50, L_0x197c980, L_0x197cfb0, L_0x197c8c0;
L_0x197d150/d .functor OR 1, L_0x197d150/0/0, L_0x197d150/0/4, C4<0>, C4<0>;
L_0x197d150 .delay 1 (5000,5000,5000) L_0x197d150/d;
v0x191cda0_0 .net "a", 0 0, L_0x197d540;  1 drivers
v0x191ce60_0 .net "addSub", 0 0, L_0x197b8e0;  1 drivers
v0x191cf30_0 .net "andRes", 0 0, L_0x197abc0;  1 drivers
v0x191d000_0 .net "b", 0 0, L_0x197d6a0;  1 drivers
v0x191d0d0_0 .net "carryIn", 0 0, L_0x197b140;  1 drivers
v0x191d170_0 .net "carryOut", 0 0, L_0x197bda0;  1 drivers
v0x191d240_0 .net "initialResult", 0 0, L_0x197d150;  1 drivers
v0x191d2e0_0 .net "isAdd", 0 0, L_0x197c370;  1 drivers
v0x191d380_0 .net "isAnd", 0 0, L_0x197c9f0;  1 drivers
v0x191d4b0_0 .net "isNand", 0 0, L_0x197cc50;  1 drivers
v0x191d550_0 .net "isNor", 0 0, L_0x197c980;  1 drivers
v0x191d5f0_0 .net "isOr", 0 0, L_0x197cfb0;  1 drivers
v0x191d6b0_0 .net "isSLT", 0 0, L_0x197c8c0;  1 drivers
v0x191d770_0 .net "isSub", 0 0, L_0x197c520;  1 drivers
v0x191d830_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x191d8d0_0 .net "isXor", 0 0, L_0x197c6d0;  1 drivers
v0x191d990_0 .net "nandRes", 0 0, L_0x197afe0;  1 drivers
v0x191db40_0 .net "norRes", 0 0, L_0x197b4a0;  1 drivers
v0x191dbe0_0 .net "orRes", 0 0, L_0x197ae80;  1 drivers
v0x191dc80_0 .net "s0", 0 0, L_0x197b1e0;  1 drivers
v0x191dd20_0 .net "s0inv", 0 0, L_0x197bfa0;  1 drivers
v0x191dde0_0 .net "s1", 0 0, L_0x197b280;  1 drivers
v0x191dea0_0 .net "s1inv", 0 0, L_0x197c100;  1 drivers
v0x191df60_0 .net "s2", 0 0, L_0x197b320;  1 drivers
v0x191e020_0 .net "s2inv", 0 0, L_0x197c1c0;  1 drivers
v0x191e0e0_0 .net "xorRes", 0 0, L_0x197b560;  1 drivers
S_0x191c160 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x191be60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x197b6c0/d .functor XOR 1, L_0x197d6a0, L_0x19b0630, C4<0>, C4<0>;
L_0x197b6c0 .delay 1 (5000,5000,5000) L_0x197b6c0/d;
L_0x197b780/d .functor XOR 1, L_0x197d540, L_0x197b6c0, C4<0>, C4<0>;
L_0x197b780 .delay 1 (5000,5000,5000) L_0x197b780/d;
L_0x197b8e0/d .functor XOR 1, L_0x197b780, L_0x197b140, C4<0>, C4<0>;
L_0x197b8e0 .delay 1 (5000,5000,5000) L_0x197b8e0/d;
L_0x197bae0/d .functor AND 1, L_0x197d540, L_0x197b6c0, C4<1>, C4<1>;
L_0x197bae0 .delay 1 (5000,5000,5000) L_0x197bae0/d;
L_0x197aef0/d .functor AND 1, L_0x197b780, L_0x197b140, C4<1>, C4<1>;
L_0x197aef0 .delay 1 (5000,5000,5000) L_0x197aef0/d;
L_0x197bda0/d .functor OR 1, L_0x197bae0, L_0x197aef0, C4<0>, C4<0>;
L_0x197bda0 .delay 1 (5000,5000,5000) L_0x197bda0/d;
v0x191c430_0 .net "AandB", 0 0, L_0x197bae0;  1 drivers
v0x191c510_0 .net "BxorSub", 0 0, L_0x197b6c0;  1 drivers
v0x191c5d0_0 .net "a", 0 0, L_0x197d540;  alias, 1 drivers
v0x191c6a0_0 .net "b", 0 0, L_0x197d6a0;  alias, 1 drivers
v0x191c760_0 .net "carryin", 0 0, L_0x197b140;  alias, 1 drivers
v0x191c870_0 .net "carryout", 0 0, L_0x197bda0;  alias, 1 drivers
v0x191c930_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x191c9d0_0 .net "res", 0 0, L_0x197b8e0;  alias, 1 drivers
v0x191ca90_0 .net "xAorB", 0 0, L_0x197b780;  1 drivers
v0x191cbe0_0 .net "xAorBandCin", 0 0, L_0x197aef0;  1 drivers
S_0x191e2c0 .scope generate, "genblk1[14]" "genblk1[14]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x191e480 .param/l "i" 0 3 150, +C4<01110>;
S_0x191e540 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x191e2c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x197d5e0/d .functor AND 1, L_0x197ff30, L_0x196a960, C4<1>, C4<1>;
L_0x197d5e0 .delay 1 (5000,5000,5000) L_0x197d5e0/d;
L_0x197dba0/d .functor NAND 1, L_0x197ff30, L_0x196a960, C4<1>, C4<1>;
L_0x197dba0 .delay 1 (5000,5000,5000) L_0x197dba0/d;
L_0x197dd00/d .functor OR 1, L_0x197ff30, L_0x196a960, C4<0>, C4<0>;
L_0x197dd00 .delay 1 (5000,5000,5000) L_0x197dd00/d;
L_0x197de90/d .functor NOR 1, L_0x197ff30, L_0x196a960, C4<0>, C4<0>;
L_0x197de90 .delay 1 (5000,5000,5000) L_0x197de90/d;
L_0x1977910/d .functor XOR 1, L_0x197ff30, L_0x196a960, C4<0>, C4<0>;
L_0x1977910 .delay 1 (5000,5000,5000) L_0x1977910/d;
L_0x197e8f0/d .functor NOT 1, L_0x197d850, C4<0>, C4<0>, C4<0>;
L_0x197e8f0 .delay 1 (5000,5000,5000) L_0x197e8f0/d;
L_0x197ea50/d .functor NOT 1, L_0x197d8f0, C4<0>, C4<0>, C4<0>;
L_0x197ea50 .delay 1 (5000,5000,5000) L_0x197ea50/d;
L_0x197eb10/d .functor NOT 1, L_0x197d990, C4<0>, C4<0>, C4<0>;
L_0x197eb10 .delay 1 (5000,5000,5000) L_0x197eb10/d;
L_0x197ecc0/d .functor AND 1, L_0x197e210, L_0x197e8f0, L_0x197ea50, L_0x197eb10;
L_0x197ecc0 .delay 1 (5000,5000,5000) L_0x197ecc0/d;
L_0x197ee70/d .functor AND 1, L_0x197e210, L_0x197d850, L_0x197ea50, L_0x197eb10;
L_0x197ee70 .delay 1 (5000,5000,5000) L_0x197ee70/d;
L_0x197f080/d .functor AND 1, L_0x1977910, L_0x197e8f0, L_0x197d8f0, L_0x197eb10;
L_0x197f080 .delay 1 (5000,5000,5000) L_0x197f080/d;
L_0x197f260/d .functor AND 1, L_0x197e210, L_0x197d850, L_0x197d8f0, L_0x197eb10;
L_0x197f260 .delay 1 (5000,5000,5000) L_0x197f260/d;
L_0x197f430/d .functor AND 1, L_0x197d5e0, L_0x197e8f0, L_0x197ea50, L_0x197d990;
L_0x197f430 .delay 1 (5000,5000,5000) L_0x197f430/d;
L_0x197f610/d .functor AND 1, L_0x197dba0, L_0x197d850, L_0x197ea50, L_0x197d990;
L_0x197f610 .delay 1 (5000,5000,5000) L_0x197f610/d;
L_0x197f3c0/d .functor AND 1, L_0x197de90, L_0x197e8f0, L_0x197d8f0, L_0x197d990;
L_0x197f3c0 .delay 1 (5000,5000,5000) L_0x197f3c0/d;
L_0x197f9a0/d .functor AND 1, L_0x197dd00, L_0x197d850, L_0x197d8f0, L_0x197d990;
L_0x197f9a0 .delay 1 (5000,5000,5000) L_0x197f9a0/d;
L_0x197fb40/0/0 .functor OR 1, L_0x197ecc0, L_0x197ee70, L_0x197f080, L_0x197f430;
L_0x197fb40/0/4 .functor OR 1, L_0x197f610, L_0x197f3c0, L_0x197f9a0, L_0x197f260;
L_0x197fb40/d .functor OR 1, L_0x197fb40/0/0, L_0x197fb40/0/4, C4<0>, C4<0>;
L_0x197fb40 .delay 1 (5000,5000,5000) L_0x197fb40/d;
v0x191f440_0 .net "a", 0 0, L_0x197ff30;  1 drivers
v0x191f500_0 .net "addSub", 0 0, L_0x197e210;  1 drivers
v0x191f5d0_0 .net "andRes", 0 0, L_0x197d5e0;  1 drivers
v0x191f6a0_0 .net "b", 0 0, L_0x196a960;  1 drivers
v0x191f770_0 .net "carryIn", 0 0, L_0x197ddc0;  1 drivers
v0x191f810_0 .net "carryOut", 0 0, L_0x197e6f0;  1 drivers
v0x191f8e0_0 .net "initialResult", 0 0, L_0x197fb40;  1 drivers
v0x191f980_0 .net "isAdd", 0 0, L_0x197ecc0;  1 drivers
v0x191fa20_0 .net "isAnd", 0 0, L_0x197f430;  1 drivers
v0x191fb50_0 .net "isNand", 0 0, L_0x197f610;  1 drivers
v0x191fbf0_0 .net "isNor", 0 0, L_0x197f3c0;  1 drivers
v0x191fc90_0 .net "isOr", 0 0, L_0x197f9a0;  1 drivers
v0x191fd50_0 .net "isSLT", 0 0, L_0x197f260;  1 drivers
v0x191fe10_0 .net "isSub", 0 0, L_0x197ee70;  1 drivers
v0x191fed0_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x191ff70_0 .net "isXor", 0 0, L_0x197f080;  1 drivers
v0x1920030_0 .net "nandRes", 0 0, L_0x197dba0;  1 drivers
v0x19201e0_0 .net "norRes", 0 0, L_0x197de90;  1 drivers
v0x1920280_0 .net "orRes", 0 0, L_0x197dd00;  1 drivers
v0x1920320_0 .net "s0", 0 0, L_0x197d850;  1 drivers
v0x19203c0_0 .net "s0inv", 0 0, L_0x197e8f0;  1 drivers
v0x1920480_0 .net "s1", 0 0, L_0x197d8f0;  1 drivers
v0x1920540_0 .net "s1inv", 0 0, L_0x197ea50;  1 drivers
v0x1920600_0 .net "s2", 0 0, L_0x197d990;  1 drivers
v0x19206c0_0 .net "s2inv", 0 0, L_0x197eb10;  1 drivers
v0x1920780_0 .net "xorRes", 0 0, L_0x1977910;  1 drivers
S_0x191e840 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x191e540;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x197dfa0/d .functor XOR 1, L_0x196a960, L_0x19b0630, C4<0>, C4<0>;
L_0x197dfa0 .delay 1 (5000,5000,5000) L_0x197dfa0/d;
L_0x197e100/d .functor XOR 1, L_0x197ff30, L_0x197dfa0, C4<0>, C4<0>;
L_0x197e100 .delay 1 (5000,5000,5000) L_0x197e100/d;
L_0x197e210/d .functor XOR 1, L_0x197e100, L_0x197ddc0, C4<0>, C4<0>;
L_0x197e210 .delay 1 (5000,5000,5000) L_0x197e210/d;
L_0x197e410/d .functor AND 1, L_0x197ff30, L_0x197dfa0, C4<1>, C4<1>;
L_0x197e410 .delay 1 (5000,5000,5000) L_0x197e410/d;
L_0x197e680/d .functor AND 1, L_0x197e100, L_0x197ddc0, C4<1>, C4<1>;
L_0x197e680 .delay 1 (5000,5000,5000) L_0x197e680/d;
L_0x197e6f0/d .functor OR 1, L_0x197e410, L_0x197e680, C4<0>, C4<0>;
L_0x197e6f0 .delay 1 (5000,5000,5000) L_0x197e6f0/d;
v0x191ead0_0 .net "AandB", 0 0, L_0x197e410;  1 drivers
v0x191ebb0_0 .net "BxorSub", 0 0, L_0x197dfa0;  1 drivers
v0x191ec70_0 .net "a", 0 0, L_0x197ff30;  alias, 1 drivers
v0x191ed40_0 .net "b", 0 0, L_0x196a960;  alias, 1 drivers
v0x191ee00_0 .net "carryin", 0 0, L_0x197ddc0;  alias, 1 drivers
v0x191ef10_0 .net "carryout", 0 0, L_0x197e6f0;  alias, 1 drivers
v0x191efd0_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x191f070_0 .net "res", 0 0, L_0x197e210;  alias, 1 drivers
v0x191f130_0 .net "xAorB", 0 0, L_0x197e100;  1 drivers
v0x191f280_0 .net "xAorBandCin", 0 0, L_0x197e680;  1 drivers
S_0x1920960 .scope generate, "genblk1[15]" "genblk1[15]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x1920b20 .param/l "i" 0 3 150, +C4<01111>;
S_0x1920be0 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x1920960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x197ffd0/d .functor AND 1, L_0x1982b60, L_0x1982cc0, C4<1>, C4<1>;
L_0x197ffd0 .delay 1 (5000,5000,5000) L_0x197ffd0/d;
L_0x196acb0/d .functor NAND 1, L_0x1982b60, L_0x1982cc0, C4<1>, C4<1>;
L_0x196acb0 .delay 1 (5000,5000,5000) L_0x196acb0/d;
L_0x19808a0/d .functor OR 1, L_0x1982b60, L_0x1982cc0, C4<0>, C4<0>;
L_0x19808a0 .delay 1 (5000,5000,5000) L_0x19808a0/d;
L_0x1980a90/d .functor NOR 1, L_0x1982b60, L_0x1982cc0, C4<0>, C4<0>;
L_0x1980a90 .delay 1 (5000,5000,5000) L_0x1980a90/d;
L_0x1980b50/d .functor XOR 1, L_0x1982b60, L_0x1982cc0, C4<0>, C4<0>;
L_0x1980b50 .delay 1 (5000,5000,5000) L_0x1980b50/d;
L_0x1981590/d .functor NOT 1, L_0x196d800, C4<0>, C4<0>, C4<0>;
L_0x1981590 .delay 1 (5000,5000,5000) L_0x1981590/d;
L_0x1922180/d .functor NOT 1, L_0x1983170, C4<0>, C4<0>, C4<0>;
L_0x1922180 .delay 1 (5000,5000,5000) L_0x1922180/d;
L_0x1981740/d .functor NOT 1, L_0x1983210, C4<0>, C4<0>, C4<0>;
L_0x1981740 .delay 1 (5000,5000,5000) L_0x1981740/d;
L_0x19818f0/d .functor AND 1, L_0x1980ed0, L_0x1981590, L_0x1922180, L_0x1981740;
L_0x19818f0 .delay 1 (5000,5000,5000) L_0x19818f0/d;
L_0x1981aa0/d .functor AND 1, L_0x1980ed0, L_0x196d800, L_0x1922180, L_0x1981740;
L_0x1981aa0 .delay 1 (5000,5000,5000) L_0x1981aa0/d;
L_0x1981cb0/d .functor AND 1, L_0x1980b50, L_0x1981590, L_0x1983170, L_0x1981740;
L_0x1981cb0 .delay 1 (5000,5000,5000) L_0x1981cb0/d;
L_0x1981e90/d .functor AND 1, L_0x1980ed0, L_0x196d800, L_0x1983170, L_0x1981740;
L_0x1981e90 .delay 1 (5000,5000,5000) L_0x1981e90/d;
L_0x1982060/d .functor AND 1, L_0x197ffd0, L_0x1981590, L_0x1922180, L_0x1983210;
L_0x1982060 .delay 1 (5000,5000,5000) L_0x1982060/d;
L_0x1982240/d .functor AND 1, L_0x196acb0, L_0x196d800, L_0x1922180, L_0x1983210;
L_0x1982240 .delay 1 (5000,5000,5000) L_0x1982240/d;
L_0x1981ff0/d .functor AND 1, L_0x1980a90, L_0x1981590, L_0x1983170, L_0x1983210;
L_0x1981ff0 .delay 1 (5000,5000,5000) L_0x1981ff0/d;
L_0x19825d0/d .functor AND 1, L_0x19808a0, L_0x196d800, L_0x1983170, L_0x1983210;
L_0x19825d0 .delay 1 (5000,5000,5000) L_0x19825d0/d;
L_0x1982770/0/0 .functor OR 1, L_0x19818f0, L_0x1981aa0, L_0x1981cb0, L_0x1982060;
L_0x1982770/0/4 .functor OR 1, L_0x1982240, L_0x1981ff0, L_0x19825d0, L_0x1981e90;
L_0x1982770/d .functor OR 1, L_0x1982770/0/0, L_0x1982770/0/4, C4<0>, C4<0>;
L_0x1982770 .delay 1 (5000,5000,5000) L_0x1982770/d;
v0x1921ae0_0 .net "a", 0 0, L_0x1982b60;  1 drivers
v0x1921ba0_0 .net "addSub", 0 0, L_0x1980ed0;  1 drivers
v0x1921c70_0 .net "andRes", 0 0, L_0x197ffd0;  1 drivers
v0x1921d40_0 .net "b", 0 0, L_0x1982cc0;  1 drivers
v0x1921e10_0 .net "carryIn", 0 0, L_0x19805c0;  1 drivers
v0x1921eb0_0 .net "carryOut", 0 0, L_0x1981390;  1 drivers
v0x1921f80_0 .net "initialResult", 0 0, L_0x1982770;  1 drivers
v0x1922020_0 .net "isAdd", 0 0, L_0x19818f0;  1 drivers
v0x19220c0_0 .net "isAnd", 0 0, L_0x1982060;  1 drivers
v0x19221f0_0 .net "isNand", 0 0, L_0x1982240;  1 drivers
v0x1922290_0 .net "isNor", 0 0, L_0x1981ff0;  1 drivers
v0x1922330_0 .net "isOr", 0 0, L_0x19825d0;  1 drivers
v0x19223f0_0 .net "isSLT", 0 0, L_0x1981e90;  1 drivers
v0x19224b0_0 .net "isSub", 0 0, L_0x1981aa0;  1 drivers
v0x1922570_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1922610_0 .net "isXor", 0 0, L_0x1981cb0;  1 drivers
v0x19226d0_0 .net "nandRes", 0 0, L_0x196acb0;  1 drivers
v0x1922880_0 .net "norRes", 0 0, L_0x1980a90;  1 drivers
v0x1922920_0 .net "orRes", 0 0, L_0x19808a0;  1 drivers
v0x19229c0_0 .net "s0", 0 0, L_0x196d800;  1 drivers
v0x1922a60_0 .net "s0inv", 0 0, L_0x1981590;  1 drivers
v0x1922b20_0 .net "s1", 0 0, L_0x1983170;  1 drivers
v0x1922be0_0 .net "s1inv", 0 0, L_0x1922180;  1 drivers
v0x1922ca0_0 .net "s2", 0 0, L_0x1983210;  1 drivers
v0x1922d60_0 .net "s2inv", 0 0, L_0x1981740;  1 drivers
v0x1922e20_0 .net "xorRes", 0 0, L_0x1980b50;  1 drivers
S_0x1920ee0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1920be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1980cb0/d .functor XOR 1, L_0x1982cc0, L_0x19b0630, C4<0>, C4<0>;
L_0x1980cb0 .delay 1 (5000,5000,5000) L_0x1980cb0/d;
L_0x1980d70/d .functor XOR 1, L_0x1982b60, L_0x1980cb0, C4<0>, C4<0>;
L_0x1980d70 .delay 1 (5000,5000,5000) L_0x1980d70/d;
L_0x1980ed0/d .functor XOR 1, L_0x1980d70, L_0x19805c0, C4<0>, C4<0>;
L_0x1980ed0 .delay 1 (5000,5000,5000) L_0x1980ed0/d;
L_0x19810d0/d .functor AND 1, L_0x1982b60, L_0x1980cb0, C4<1>, C4<1>;
L_0x19810d0 .delay 1 (5000,5000,5000) L_0x19810d0/d;
L_0x1980910/d .functor AND 1, L_0x1980d70, L_0x19805c0, C4<1>, C4<1>;
L_0x1980910 .delay 1 (5000,5000,5000) L_0x1980910/d;
L_0x1981390/d .functor OR 1, L_0x19810d0, L_0x1980910, C4<0>, C4<0>;
L_0x1981390 .delay 1 (5000,5000,5000) L_0x1981390/d;
v0x1921170_0 .net "AandB", 0 0, L_0x19810d0;  1 drivers
v0x1921250_0 .net "BxorSub", 0 0, L_0x1980cb0;  1 drivers
v0x1921310_0 .net "a", 0 0, L_0x1982b60;  alias, 1 drivers
v0x19213e0_0 .net "b", 0 0, L_0x1982cc0;  alias, 1 drivers
v0x19214a0_0 .net "carryin", 0 0, L_0x19805c0;  alias, 1 drivers
v0x19215b0_0 .net "carryout", 0 0, L_0x1981390;  alias, 1 drivers
v0x1921670_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1921710_0 .net "res", 0 0, L_0x1980ed0;  alias, 1 drivers
v0x19217d0_0 .net "xAorB", 0 0, L_0x1980d70;  1 drivers
v0x1921920_0 .net "xAorBandCin", 0 0, L_0x1980910;  1 drivers
S_0x1923000 .scope generate, "genblk1[16]" "genblk1[16]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x190fb60 .param/l "i" 0 3 150, +C4<010000>;
S_0x1923320 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x1923000;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1982c00/d .functor AND 1, L_0x1985680, L_0x19857e0, C4<1>, C4<1>;
L_0x1982c00 .delay 1 (5000,5000,5000) L_0x1982c00/d;
L_0x1982ec0/d .functor NAND 1, L_0x1985680, L_0x19857e0, C4<1>, C4<1>;
L_0x1982ec0 .delay 1 (5000,5000,5000) L_0x1982ec0/d;
L_0x1983020/d .functor OR 1, L_0x1985680, L_0x19857e0, C4<0>, C4<0>;
L_0x1983020 .delay 1 (5000,5000,5000) L_0x1983020/d;
L_0x1982430/d .functor NOR 1, L_0x1985680, L_0x19857e0, C4<0>, C4<0>;
L_0x1982430 .delay 1 (5000,5000,5000) L_0x1982430/d;
L_0x1983650/d .functor XOR 1, L_0x1985680, L_0x19857e0, C4<0>, C4<0>;
L_0x1983650 .delay 1 (5000,5000,5000) L_0x1983650/d;
L_0x19840b0/d .functor NOT 1, L_0x1985ac0, C4<0>, C4<0>, C4<0>;
L_0x19840b0 .delay 1 (5000,5000,5000) L_0x19840b0/d;
L_0x1924ab0/d .functor NOT 1, L_0x19832b0, C4<0>, C4<0>, C4<0>;
L_0x1924ab0 .delay 1 (5000,5000,5000) L_0x1924ab0/d;
L_0x1984260/d .functor NOT 1, L_0x1983350, C4<0>, C4<0>, C4<0>;
L_0x1984260 .delay 1 (5000,5000,5000) L_0x1984260/d;
L_0x1984410/d .functor AND 1, L_0x19839d0, L_0x19840b0, L_0x1924ab0, L_0x1984260;
L_0x1984410 .delay 1 (5000,5000,5000) L_0x1984410/d;
L_0x19845c0/d .functor AND 1, L_0x19839d0, L_0x1985ac0, L_0x1924ab0, L_0x1984260;
L_0x19845c0 .delay 1 (5000,5000,5000) L_0x19845c0/d;
L_0x19847d0/d .functor AND 1, L_0x1983650, L_0x19840b0, L_0x19832b0, L_0x1984260;
L_0x19847d0 .delay 1 (5000,5000,5000) L_0x19847d0/d;
L_0x19849b0/d .functor AND 1, L_0x19839d0, L_0x1985ac0, L_0x19832b0, L_0x1984260;
L_0x19849b0 .delay 1 (5000,5000,5000) L_0x19849b0/d;
L_0x1984b80/d .functor AND 1, L_0x1982c00, L_0x19840b0, L_0x1924ab0, L_0x1983350;
L_0x1984b80 .delay 1 (5000,5000,5000) L_0x1984b80/d;
L_0x1984d60/d .functor AND 1, L_0x1982ec0, L_0x1985ac0, L_0x1924ab0, L_0x1983350;
L_0x1984d60 .delay 1 (5000,5000,5000) L_0x1984d60/d;
L_0x1984b10/d .functor AND 1, L_0x1982430, L_0x19840b0, L_0x19832b0, L_0x1983350;
L_0x1984b10 .delay 1 (5000,5000,5000) L_0x1984b10/d;
L_0x19850f0/d .functor AND 1, L_0x1983020, L_0x1985ac0, L_0x19832b0, L_0x1983350;
L_0x19850f0 .delay 1 (5000,5000,5000) L_0x19850f0/d;
L_0x1985290/0/0 .functor OR 1, L_0x1984410, L_0x19845c0, L_0x19847d0, L_0x1984b80;
L_0x1985290/0/4 .functor OR 1, L_0x1984d60, L_0x1984b10, L_0x19850f0, L_0x19849b0;
L_0x1985290/d .functor OR 1, L_0x1985290/0/0, L_0x1985290/0/4, C4<0>, C4<0>;
L_0x1985290 .delay 1 (5000,5000,5000) L_0x1985290/d;
v0x19243e0_0 .net "a", 0 0, L_0x1985680;  1 drivers
v0x19244d0_0 .net "addSub", 0 0, L_0x19839d0;  1 drivers
v0x19245a0_0 .net "andRes", 0 0, L_0x1982c00;  1 drivers
v0x1924670_0 .net "b", 0 0, L_0x19857e0;  1 drivers
v0x1924740_0 .net "carryIn", 0 0, L_0x1985990;  1 drivers
v0x19247e0_0 .net "carryOut", 0 0, L_0x1983eb0;  1 drivers
v0x19248b0_0 .net "initialResult", 0 0, L_0x1985290;  1 drivers
v0x1924950_0 .net "isAdd", 0 0, L_0x1984410;  1 drivers
v0x19249f0_0 .net "isAnd", 0 0, L_0x1984b80;  1 drivers
v0x1924b20_0 .net "isNand", 0 0, L_0x1984d60;  1 drivers
v0x1924bc0_0 .net "isNor", 0 0, L_0x1984b10;  1 drivers
v0x1924c60_0 .net "isOr", 0 0, L_0x19850f0;  1 drivers
v0x1924d20_0 .net "isSLT", 0 0, L_0x19849b0;  1 drivers
v0x1924de0_0 .net "isSub", 0 0, L_0x19845c0;  1 drivers
v0x1924ea0_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1924f40_0 .net "isXor", 0 0, L_0x19847d0;  1 drivers
v0x1925000_0 .net "nandRes", 0 0, L_0x1982ec0;  1 drivers
v0x19251b0_0 .net "norRes", 0 0, L_0x1982430;  1 drivers
v0x1925250_0 .net "orRes", 0 0, L_0x1983020;  1 drivers
v0x19252f0_0 .net "s0", 0 0, L_0x1985ac0;  1 drivers
v0x1925390_0 .net "s0inv", 0 0, L_0x19840b0;  1 drivers
v0x1925450_0 .net "s1", 0 0, L_0x19832b0;  1 drivers
v0x1925510_0 .net "s1inv", 0 0, L_0x1924ab0;  1 drivers
v0x19255d0_0 .net "s2", 0 0, L_0x1983350;  1 drivers
v0x1925690_0 .net "s2inv", 0 0, L_0x1984260;  1 drivers
v0x1925750_0 .net "xorRes", 0 0, L_0x1983650;  1 drivers
S_0x1923620 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1923320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x19837b0/d .functor XOR 1, L_0x19857e0, L_0x19b0630, C4<0>, C4<0>;
L_0x19837b0 .delay 1 (5000,5000,5000) L_0x19837b0/d;
L_0x1983870/d .functor XOR 1, L_0x1985680, L_0x19837b0, C4<0>, C4<0>;
L_0x1983870 .delay 1 (5000,5000,5000) L_0x1983870/d;
L_0x19839d0/d .functor XOR 1, L_0x1983870, L_0x1985990, C4<0>, C4<0>;
L_0x19839d0 .delay 1 (5000,5000,5000) L_0x19839d0/d;
L_0x1983bd0/d .functor AND 1, L_0x1985680, L_0x19837b0, C4<1>, C4<1>;
L_0x1983bd0 .delay 1 (5000,5000,5000) L_0x1983bd0/d;
L_0x1983e40/d .functor AND 1, L_0x1983870, L_0x1985990, C4<1>, C4<1>;
L_0x1983e40 .delay 1 (5000,5000,5000) L_0x1983e40/d;
L_0x1983eb0/d .functor OR 1, L_0x1983bd0, L_0x1983e40, C4<0>, C4<0>;
L_0x1983eb0 .delay 1 (5000,5000,5000) L_0x1983eb0/d;
v0x1923890_0 .net "AandB", 0 0, L_0x1983bd0;  1 drivers
v0x1923970_0 .net "BxorSub", 0 0, L_0x19837b0;  1 drivers
v0x1923a30_0 .net "a", 0 0, L_0x1985680;  alias, 1 drivers
v0x1923b00_0 .net "b", 0 0, L_0x19857e0;  alias, 1 drivers
v0x1923bc0_0 .net "carryin", 0 0, L_0x1985990;  alias, 1 drivers
v0x1923cd0_0 .net "carryout", 0 0, L_0x1983eb0;  alias, 1 drivers
v0x1923d90_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1910790_0 .net "res", 0 0, L_0x19839d0;  alias, 1 drivers
v0x1910850_0 .net "xAorB", 0 0, L_0x1983870;  1 drivers
v0x1924240_0 .net "xAorBandCin", 0 0, L_0x1983e40;  1 drivers
S_0x1925930 .scope generate, "genblk1[17]" "genblk1[17]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x1925af0 .param/l "i" 0 3 150, +C4<010001>;
S_0x1925bb0 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x1925930;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1985720/d .functor AND 1, L_0x19880c0, L_0x1988220, C4<1>, C4<1>;
L_0x1985720 .delay 1 (5000,5000,5000) L_0x1985720/d;
L_0x1983490/d .functor NAND 1, L_0x19880c0, L_0x1988220, C4<1>, C4<1>;
L_0x1983490 .delay 1 (5000,5000,5000) L_0x1983490/d;
L_0x1984f50/d .functor OR 1, L_0x19880c0, L_0x1988220, C4<0>, C4<0>;
L_0x1984f50 .delay 1 (5000,5000,5000) L_0x1984f50/d;
L_0x1985f80/d .functor NOR 1, L_0x19880c0, L_0x1988220, C4<0>, C4<0>;
L_0x1985f80 .delay 1 (5000,5000,5000) L_0x1985f80/d;
L_0x1986040/d .functor XOR 1, L_0x19880c0, L_0x1988220, C4<0>, C4<0>;
L_0x1986040 .delay 1 (5000,5000,5000) L_0x1986040/d;
L_0x1986a80/d .functor NOT 1, L_0x1985c00, C4<0>, C4<0>, C4<0>;
L_0x1986a80 .delay 1 (5000,5000,5000) L_0x1986a80/d;
L_0x1986be0/d .functor NOT 1, L_0x1985ca0, C4<0>, C4<0>, C4<0>;
L_0x1986be0 .delay 1 (5000,5000,5000) L_0x1986be0/d;
L_0x1986ca0/d .functor NOT 1, L_0x1985d40, C4<0>, C4<0>, C4<0>;
L_0x1986ca0 .delay 1 (5000,5000,5000) L_0x1986ca0/d;
L_0x1986e50/d .functor AND 1, L_0x19863c0, L_0x1986a80, L_0x1986be0, L_0x1986ca0;
L_0x1986e50 .delay 1 (5000,5000,5000) L_0x1986e50/d;
L_0x1987000/d .functor AND 1, L_0x19863c0, L_0x1985c00, L_0x1986be0, L_0x1986ca0;
L_0x1987000 .delay 1 (5000,5000,5000) L_0x1987000/d;
L_0x1987210/d .functor AND 1, L_0x1986040, L_0x1986a80, L_0x1985ca0, L_0x1986ca0;
L_0x1987210 .delay 1 (5000,5000,5000) L_0x1987210/d;
L_0x19873f0/d .functor AND 1, L_0x19863c0, L_0x1985c00, L_0x1985ca0, L_0x1986ca0;
L_0x19873f0 .delay 1 (5000,5000,5000) L_0x19873f0/d;
L_0x19875c0/d .functor AND 1, L_0x1985720, L_0x1986a80, L_0x1986be0, L_0x1985d40;
L_0x19875c0 .delay 1 (5000,5000,5000) L_0x19875c0/d;
L_0x19877a0/d .functor AND 1, L_0x1983490, L_0x1985c00, L_0x1986be0, L_0x1985d40;
L_0x19877a0 .delay 1 (5000,5000,5000) L_0x19877a0/d;
L_0x1987550/d .functor AND 1, L_0x1985f80, L_0x1986a80, L_0x1985ca0, L_0x1985d40;
L_0x1987550 .delay 1 (5000,5000,5000) L_0x1987550/d;
L_0x1987b30/d .functor AND 1, L_0x1984f50, L_0x1985c00, L_0x1985ca0, L_0x1985d40;
L_0x1987b30 .delay 1 (5000,5000,5000) L_0x1987b30/d;
L_0x1987cd0/0/0 .functor OR 1, L_0x1986e50, L_0x1987000, L_0x1987210, L_0x19875c0;
L_0x1987cd0/0/4 .functor OR 1, L_0x19877a0, L_0x1987550, L_0x1987b30, L_0x19873f0;
L_0x1987cd0/d .functor OR 1, L_0x1987cd0/0/0, L_0x1987cd0/0/4, C4<0>, C4<0>;
L_0x1987cd0 .delay 1 (5000,5000,5000) L_0x1987cd0/d;
v0x1926ab0_0 .net "a", 0 0, L_0x19880c0;  1 drivers
v0x1926b70_0 .net "addSub", 0 0, L_0x19863c0;  1 drivers
v0x1926c40_0 .net "andRes", 0 0, L_0x1985720;  1 drivers
v0x1926d10_0 .net "b", 0 0, L_0x1988220;  1 drivers
v0x1926de0_0 .net "carryIn", 0 0, L_0x1985b60;  1 drivers
v0x1926e80_0 .net "carryOut", 0 0, L_0x1986880;  1 drivers
v0x1926f50_0 .net "initialResult", 0 0, L_0x1987cd0;  1 drivers
v0x1926ff0_0 .net "isAdd", 0 0, L_0x1986e50;  1 drivers
v0x1927090_0 .net "isAnd", 0 0, L_0x19875c0;  1 drivers
v0x19271c0_0 .net "isNand", 0 0, L_0x19877a0;  1 drivers
v0x1927260_0 .net "isNor", 0 0, L_0x1987550;  1 drivers
v0x1927300_0 .net "isOr", 0 0, L_0x1987b30;  1 drivers
v0x19273c0_0 .net "isSLT", 0 0, L_0x19873f0;  1 drivers
v0x1927480_0 .net "isSub", 0 0, L_0x1987000;  1 drivers
v0x1927540_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x19275e0_0 .net "isXor", 0 0, L_0x1987210;  1 drivers
v0x19276a0_0 .net "nandRes", 0 0, L_0x1983490;  1 drivers
v0x1927850_0 .net "norRes", 0 0, L_0x1985f80;  1 drivers
v0x19278f0_0 .net "orRes", 0 0, L_0x1984f50;  1 drivers
v0x1927990_0 .net "s0", 0 0, L_0x1985c00;  1 drivers
v0x1927a30_0 .net "s0inv", 0 0, L_0x1986a80;  1 drivers
v0x1927af0_0 .net "s1", 0 0, L_0x1985ca0;  1 drivers
v0x1927bb0_0 .net "s1inv", 0 0, L_0x1986be0;  1 drivers
v0x1927c70_0 .net "s2", 0 0, L_0x1985d40;  1 drivers
v0x1927d30_0 .net "s2inv", 0 0, L_0x1986ca0;  1 drivers
v0x1927df0_0 .net "xorRes", 0 0, L_0x1986040;  1 drivers
S_0x1925eb0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1925bb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x19861a0/d .functor XOR 1, L_0x1988220, L_0x19b0630, C4<0>, C4<0>;
L_0x19861a0 .delay 1 (5000,5000,5000) L_0x19861a0/d;
L_0x1986210/d .functor XOR 1, L_0x19880c0, L_0x19861a0, C4<0>, C4<0>;
L_0x1986210 .delay 1 (5000,5000,5000) L_0x1986210/d;
L_0x19863c0/d .functor XOR 1, L_0x1986210, L_0x1985b60, C4<0>, C4<0>;
L_0x19863c0 .delay 1 (5000,5000,5000) L_0x19863c0/d;
L_0x19865c0/d .functor AND 1, L_0x19880c0, L_0x19861a0, C4<1>, C4<1>;
L_0x19865c0 .delay 1 (5000,5000,5000) L_0x19865c0/d;
L_0x19835a0/d .functor AND 1, L_0x1986210, L_0x1985b60, C4<1>, C4<1>;
L_0x19835a0 .delay 1 (5000,5000,5000) L_0x19835a0/d;
L_0x1986880/d .functor OR 1, L_0x19865c0, L_0x19835a0, C4<0>, C4<0>;
L_0x1986880 .delay 1 (5000,5000,5000) L_0x1986880/d;
v0x1926140_0 .net "AandB", 0 0, L_0x19865c0;  1 drivers
v0x1926220_0 .net "BxorSub", 0 0, L_0x19861a0;  1 drivers
v0x19262e0_0 .net "a", 0 0, L_0x19880c0;  alias, 1 drivers
v0x19263b0_0 .net "b", 0 0, L_0x1988220;  alias, 1 drivers
v0x1926470_0 .net "carryin", 0 0, L_0x1985b60;  alias, 1 drivers
v0x1926580_0 .net "carryout", 0 0, L_0x1986880;  alias, 1 drivers
v0x1926640_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x19266e0_0 .net "res", 0 0, L_0x19863c0;  alias, 1 drivers
v0x19267a0_0 .net "xAorB", 0 0, L_0x1986210;  1 drivers
v0x19268f0_0 .net "xAorBandCin", 0 0, L_0x19835a0;  1 drivers
S_0x1927fd0 .scope generate, "genblk1[18]" "genblk1[18]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x1928190 .param/l "i" 0 3 150, +C4<010010>;
S_0x1928250 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x1927fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1988160/d .functor AND 1, L_0x198ab20, L_0x198ac80, C4<1>, C4<1>;
L_0x1988160 .delay 1 (5000,5000,5000) L_0x1988160/d;
L_0x1988740/d .functor NAND 1, L_0x198ab20, L_0x198ac80, C4<1>, C4<1>;
L_0x1988740 .delay 1 (5000,5000,5000) L_0x1988740/d;
L_0x1987990/d .functor OR 1, L_0x198ab20, L_0x198ac80, C4<0>, C4<0>;
L_0x1987990 .delay 1 (5000,5000,5000) L_0x1987990/d;
L_0x19889c0/d .functor NOR 1, L_0x198ab20, L_0x198ac80, C4<0>, C4<0>;
L_0x19889c0 .delay 1 (5000,5000,5000) L_0x19889c0/d;
L_0x1988a80/d .functor XOR 1, L_0x198ab20, L_0x198ac80, C4<0>, C4<0>;
L_0x1988a80 .delay 1 (5000,5000,5000) L_0x1988a80/d;
L_0x19894e0/d .functor NOT 1, L_0x1988460, C4<0>, C4<0>, C4<0>;
L_0x19894e0 .delay 1 (5000,5000,5000) L_0x19894e0/d;
L_0x1989640/d .functor NOT 1, L_0x1988500, C4<0>, C4<0>, C4<0>;
L_0x1989640 .delay 1 (5000,5000,5000) L_0x1989640/d;
L_0x1989700/d .functor NOT 1, L_0x19885a0, C4<0>, C4<0>, C4<0>;
L_0x1989700 .delay 1 (5000,5000,5000) L_0x1989700/d;
L_0x19898b0/d .functor AND 1, L_0x1988e00, L_0x19894e0, L_0x1989640, L_0x1989700;
L_0x19898b0 .delay 1 (5000,5000,5000) L_0x19898b0/d;
L_0x1989a60/d .functor AND 1, L_0x1988e00, L_0x1988460, L_0x1989640, L_0x1989700;
L_0x1989a60 .delay 1 (5000,5000,5000) L_0x1989a60/d;
L_0x1989c70/d .functor AND 1, L_0x1988a80, L_0x19894e0, L_0x1988500, L_0x1989700;
L_0x1989c70 .delay 1 (5000,5000,5000) L_0x1989c70/d;
L_0x1989e50/d .functor AND 1, L_0x1988e00, L_0x1988460, L_0x1988500, L_0x1989700;
L_0x1989e50 .delay 1 (5000,5000,5000) L_0x1989e50/d;
L_0x198a020/d .functor AND 1, L_0x1988160, L_0x19894e0, L_0x1989640, L_0x19885a0;
L_0x198a020 .delay 1 (5000,5000,5000) L_0x198a020/d;
L_0x198a200/d .functor AND 1, L_0x1988740, L_0x1988460, L_0x1989640, L_0x19885a0;
L_0x198a200 .delay 1 (5000,5000,5000) L_0x198a200/d;
L_0x1989fb0/d .functor AND 1, L_0x19889c0, L_0x19894e0, L_0x1988500, L_0x19885a0;
L_0x1989fb0 .delay 1 (5000,5000,5000) L_0x1989fb0/d;
L_0x198a590/d .functor AND 1, L_0x1987990, L_0x1988460, L_0x1988500, L_0x19885a0;
L_0x198a590 .delay 1 (5000,5000,5000) L_0x198a590/d;
L_0x198a730/0/0 .functor OR 1, L_0x19898b0, L_0x1989a60, L_0x1989c70, L_0x198a020;
L_0x198a730/0/4 .functor OR 1, L_0x198a200, L_0x1989fb0, L_0x198a590, L_0x1989e50;
L_0x198a730/d .functor OR 1, L_0x198a730/0/0, L_0x198a730/0/4, C4<0>, C4<0>;
L_0x198a730 .delay 1 (5000,5000,5000) L_0x198a730/d;
v0x1929150_0 .net "a", 0 0, L_0x198ab20;  1 drivers
v0x1929210_0 .net "addSub", 0 0, L_0x1988e00;  1 drivers
v0x19292e0_0 .net "andRes", 0 0, L_0x1988160;  1 drivers
v0x19293b0_0 .net "b", 0 0, L_0x198ac80;  1 drivers
v0x1929480_0 .net "carryIn", 0 0, L_0x19888f0;  1 drivers
v0x1929520_0 .net "carryOut", 0 0, L_0x19892e0;  1 drivers
v0x19295f0_0 .net "initialResult", 0 0, L_0x198a730;  1 drivers
v0x1929690_0 .net "isAdd", 0 0, L_0x19898b0;  1 drivers
v0x1929730_0 .net "isAnd", 0 0, L_0x198a020;  1 drivers
v0x1929860_0 .net "isNand", 0 0, L_0x198a200;  1 drivers
v0x1929900_0 .net "isNor", 0 0, L_0x1989fb0;  1 drivers
v0x19299a0_0 .net "isOr", 0 0, L_0x198a590;  1 drivers
v0x1929a60_0 .net "isSLT", 0 0, L_0x1989e50;  1 drivers
v0x1929b20_0 .net "isSub", 0 0, L_0x1989a60;  1 drivers
v0x1929be0_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1929c80_0 .net "isXor", 0 0, L_0x1989c70;  1 drivers
v0x1929d40_0 .net "nandRes", 0 0, L_0x1988740;  1 drivers
v0x1929ef0_0 .net "norRes", 0 0, L_0x19889c0;  1 drivers
v0x1929f90_0 .net "orRes", 0 0, L_0x1987990;  1 drivers
v0x192a030_0 .net "s0", 0 0, L_0x1988460;  1 drivers
v0x192a0d0_0 .net "s0inv", 0 0, L_0x19894e0;  1 drivers
v0x192a190_0 .net "s1", 0 0, L_0x1988500;  1 drivers
v0x192a250_0 .net "s1inv", 0 0, L_0x1989640;  1 drivers
v0x192a310_0 .net "s2", 0 0, L_0x19885a0;  1 drivers
v0x192a3d0_0 .net "s2inv", 0 0, L_0x1989700;  1 drivers
v0x192a490_0 .net "xorRes", 0 0, L_0x1988a80;  1 drivers
S_0x1928550 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1928250;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1988be0/d .functor XOR 1, L_0x198ac80, L_0x19b0630, C4<0>, C4<0>;
L_0x1988be0 .delay 1 (5000,5000,5000) L_0x1988be0/d;
L_0x1988c50/d .functor XOR 1, L_0x198ab20, L_0x1988be0, C4<0>, C4<0>;
L_0x1988c50 .delay 1 (5000,5000,5000) L_0x1988c50/d;
L_0x1988e00/d .functor XOR 1, L_0x1988c50, L_0x19888f0, C4<0>, C4<0>;
L_0x1988e00 .delay 1 (5000,5000,5000) L_0x1988e00/d;
L_0x1989000/d .functor AND 1, L_0x198ab20, L_0x1988be0, C4<1>, C4<1>;
L_0x1989000 .delay 1 (5000,5000,5000) L_0x1989000/d;
L_0x1989270/d .functor AND 1, L_0x1988c50, L_0x19888f0, C4<1>, C4<1>;
L_0x1989270 .delay 1 (5000,5000,5000) L_0x1989270/d;
L_0x19892e0/d .functor OR 1, L_0x1989000, L_0x1989270, C4<0>, C4<0>;
L_0x19892e0 .delay 1 (5000,5000,5000) L_0x19892e0/d;
v0x19287e0_0 .net "AandB", 0 0, L_0x1989000;  1 drivers
v0x19288c0_0 .net "BxorSub", 0 0, L_0x1988be0;  1 drivers
v0x1928980_0 .net "a", 0 0, L_0x198ab20;  alias, 1 drivers
v0x1928a50_0 .net "b", 0 0, L_0x198ac80;  alias, 1 drivers
v0x1928b10_0 .net "carryin", 0 0, L_0x19888f0;  alias, 1 drivers
v0x1928c20_0 .net "carryout", 0 0, L_0x19892e0;  alias, 1 drivers
v0x1928ce0_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1928d80_0 .net "res", 0 0, L_0x1988e00;  alias, 1 drivers
v0x1928e40_0 .net "xAorB", 0 0, L_0x1988c50;  1 drivers
v0x1928f90_0 .net "xAorBandCin", 0 0, L_0x1989270;  1 drivers
S_0x192a670 .scope generate, "genblk1[19]" "genblk1[19]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x192a830 .param/l "i" 0 3 150, +C4<010011>;
S_0x192a8f0 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x192a670;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x198abc0/d .functor AND 1, L_0x198d530, L_0x198d690, C4<1>, C4<1>;
L_0x198abc0 .delay 1 (5000,5000,5000) L_0x198abc0/d;
L_0x198a3f0/d .functor NAND 1, L_0x198d530, L_0x198d690, C4<1>, C4<1>;
L_0x198a3f0 .delay 1 (5000,5000,5000) L_0x198a3f0/d;
L_0x198b220/d .functor OR 1, L_0x198d530, L_0x198d690, C4<0>, C4<0>;
L_0x198b220 .delay 1 (5000,5000,5000) L_0x198b220/d;
L_0x198b410/d .functor NOR 1, L_0x198d530, L_0x198d690, C4<0>, C4<0>;
L_0x198b410 .delay 1 (5000,5000,5000) L_0x198b410/d;
L_0x198b4d0/d .functor XOR 1, L_0x198d530, L_0x198d690, C4<0>, C4<0>;
L_0x198b4d0 .delay 1 (5000,5000,5000) L_0x198b4d0/d;
L_0x198bf60/d .functor NOT 1, L_0x198aed0, C4<0>, C4<0>, C4<0>;
L_0x198bf60 .delay 1 (5000,5000,5000) L_0x198bf60/d;
L_0x192be90/d .functor NOT 1, L_0x198af70, C4<0>, C4<0>, C4<0>;
L_0x192be90 .delay 1 (5000,5000,5000) L_0x192be90/d;
L_0x198c110/d .functor NOT 1, L_0x198b010, C4<0>, C4<0>, C4<0>;
L_0x198c110 .delay 1 (5000,5000,5000) L_0x198c110/d;
L_0x198c2c0/d .functor AND 1, L_0x198b8a0, L_0x198bf60, L_0x192be90, L_0x198c110;
L_0x198c2c0 .delay 1 (5000,5000,5000) L_0x198c2c0/d;
L_0x198c470/d .functor AND 1, L_0x198b8a0, L_0x198aed0, L_0x192be90, L_0x198c110;
L_0x198c470 .delay 1 (5000,5000,5000) L_0x198c470/d;
L_0x198c680/d .functor AND 1, L_0x198b4d0, L_0x198bf60, L_0x198af70, L_0x198c110;
L_0x198c680 .delay 1 (5000,5000,5000) L_0x198c680/d;
L_0x198c860/d .functor AND 1, L_0x198b8a0, L_0x198aed0, L_0x198af70, L_0x198c110;
L_0x198c860 .delay 1 (5000,5000,5000) L_0x198c860/d;
L_0x198ca30/d .functor AND 1, L_0x198abc0, L_0x198bf60, L_0x192be90, L_0x198b010;
L_0x198ca30 .delay 1 (5000,5000,5000) L_0x198ca30/d;
L_0x198cc10/d .functor AND 1, L_0x198a3f0, L_0x198aed0, L_0x192be90, L_0x198b010;
L_0x198cc10 .delay 1 (5000,5000,5000) L_0x198cc10/d;
L_0x198c9c0/d .functor AND 1, L_0x198b410, L_0x198bf60, L_0x198af70, L_0x198b010;
L_0x198c9c0 .delay 1 (5000,5000,5000) L_0x198c9c0/d;
L_0x198cfa0/d .functor AND 1, L_0x198b220, L_0x198aed0, L_0x198af70, L_0x198b010;
L_0x198cfa0 .delay 1 (5000,5000,5000) L_0x198cfa0/d;
L_0x198d140/0/0 .functor OR 1, L_0x198c2c0, L_0x198c470, L_0x198c680, L_0x198ca30;
L_0x198d140/0/4 .functor OR 1, L_0x198cc10, L_0x198c9c0, L_0x198cfa0, L_0x198c860;
L_0x198d140/d .functor OR 1, L_0x198d140/0/0, L_0x198d140/0/4, C4<0>, C4<0>;
L_0x198d140 .delay 1 (5000,5000,5000) L_0x198d140/d;
v0x192b7f0_0 .net "a", 0 0, L_0x198d530;  1 drivers
v0x192b8b0_0 .net "addSub", 0 0, L_0x198b8a0;  1 drivers
v0x192b980_0 .net "andRes", 0 0, L_0x198abc0;  1 drivers
v0x192ba50_0 .net "b", 0 0, L_0x198d690;  1 drivers
v0x192bb20_0 .net "carryIn", 0 0, L_0x198ae30;  1 drivers
v0x192bbc0_0 .net "carryOut", 0 0, L_0x198bd60;  1 drivers
v0x192bc90_0 .net "initialResult", 0 0, L_0x198d140;  1 drivers
v0x192bd30_0 .net "isAdd", 0 0, L_0x198c2c0;  1 drivers
v0x192bdd0_0 .net "isAnd", 0 0, L_0x198ca30;  1 drivers
v0x192bf00_0 .net "isNand", 0 0, L_0x198cc10;  1 drivers
v0x192bfa0_0 .net "isNor", 0 0, L_0x198c9c0;  1 drivers
v0x192c040_0 .net "isOr", 0 0, L_0x198cfa0;  1 drivers
v0x192c100_0 .net "isSLT", 0 0, L_0x198c860;  1 drivers
v0x192c1c0_0 .net "isSub", 0 0, L_0x198c470;  1 drivers
v0x192c280_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x192c320_0 .net "isXor", 0 0, L_0x198c680;  1 drivers
v0x192c3e0_0 .net "nandRes", 0 0, L_0x198a3f0;  1 drivers
v0x192c590_0 .net "norRes", 0 0, L_0x198b410;  1 drivers
v0x192c630_0 .net "orRes", 0 0, L_0x198b220;  1 drivers
v0x192c6d0_0 .net "s0", 0 0, L_0x198aed0;  1 drivers
v0x192c770_0 .net "s0inv", 0 0, L_0x198bf60;  1 drivers
v0x192c830_0 .net "s1", 0 0, L_0x198af70;  1 drivers
v0x192c8f0_0 .net "s1inv", 0 0, L_0x192be90;  1 drivers
v0x192c9b0_0 .net "s2", 0 0, L_0x198b010;  1 drivers
v0x192ca70_0 .net "s2inv", 0 0, L_0x198c110;  1 drivers
v0x192cb30_0 .net "xorRes", 0 0, L_0x198b4d0;  1 drivers
S_0x192abf0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x192a8f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x198b630/d .functor XOR 1, L_0x198d690, L_0x19b0630, C4<0>, C4<0>;
L_0x198b630 .delay 1 (5000,5000,5000) L_0x198b630/d;
L_0x198b6f0/d .functor XOR 1, L_0x198d530, L_0x198b630, C4<0>, C4<0>;
L_0x198b6f0 .delay 1 (5000,5000,5000) L_0x198b6f0/d;
L_0x198b8a0/d .functor XOR 1, L_0x198b6f0, L_0x198ae30, C4<0>, C4<0>;
L_0x198b8a0 .delay 1 (5000,5000,5000) L_0x198b8a0/d;
L_0x198baa0/d .functor AND 1, L_0x198d530, L_0x198b630, C4<1>, C4<1>;
L_0x198baa0 .delay 1 (5000,5000,5000) L_0x198baa0/d;
L_0x198b290/d .functor AND 1, L_0x198b6f0, L_0x198ae30, C4<1>, C4<1>;
L_0x198b290 .delay 1 (5000,5000,5000) L_0x198b290/d;
L_0x198bd60/d .functor OR 1, L_0x198baa0, L_0x198b290, C4<0>, C4<0>;
L_0x198bd60 .delay 1 (5000,5000,5000) L_0x198bd60/d;
v0x192ae80_0 .net "AandB", 0 0, L_0x198baa0;  1 drivers
v0x192af60_0 .net "BxorSub", 0 0, L_0x198b630;  1 drivers
v0x192b020_0 .net "a", 0 0, L_0x198d530;  alias, 1 drivers
v0x192b0f0_0 .net "b", 0 0, L_0x198d690;  alias, 1 drivers
v0x192b1b0_0 .net "carryin", 0 0, L_0x198ae30;  alias, 1 drivers
v0x192b2c0_0 .net "carryout", 0 0, L_0x198bd60;  alias, 1 drivers
v0x192b380_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x192b420_0 .net "res", 0 0, L_0x198b8a0;  alias, 1 drivers
v0x192b4e0_0 .net "xAorB", 0 0, L_0x198b6f0;  1 drivers
v0x192b630_0 .net "xAorBandCin", 0 0, L_0x198b290;  1 drivers
S_0x192cd10 .scope generate, "genblk1[20]" "genblk1[20]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x192ced0 .param/l "i" 0 3 150, +C4<010100>;
S_0x192cf90 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x192cd10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x198d5d0/d .functor AND 1, L_0x1990030, L_0x1990190, C4<1>, C4<1>;
L_0x198d5d0 .delay 1 (5000,5000,5000) L_0x198d5d0/d;
L_0x198ce00/d .functor NAND 1, L_0x1990030, L_0x1990190, C4<1>, C4<1>;
L_0x198ce00 .delay 1 (5000,5000,5000) L_0x198ce00/d;
L_0x198dc60/d .functor OR 1, L_0x1990030, L_0x1990190, C4<0>, C4<0>;
L_0x198dc60 .delay 1 (5000,5000,5000) L_0x198dc60/d;
L_0x198de50/d .functor NOR 1, L_0x1990030, L_0x1990190, C4<0>, C4<0>;
L_0x198de50 .delay 1 (5000,5000,5000) L_0x198de50/d;
L_0x198df10/d .functor XOR 1, L_0x1990030, L_0x1990190, C4<0>, C4<0>;
L_0x198df10 .delay 1 (5000,5000,5000) L_0x198df10/d;
L_0x198e9a0/d .functor NOT 1, L_0x198d8e0, C4<0>, C4<0>, C4<0>;
L_0x198e9a0 .delay 1 (5000,5000,5000) L_0x198e9a0/d;
L_0x198eb00/d .functor NOT 1, L_0x198d980, C4<0>, C4<0>, C4<0>;
L_0x198eb00 .delay 1 (5000,5000,5000) L_0x198eb00/d;
L_0x198ebc0/d .functor NOT 1, L_0x198da20, C4<0>, C4<0>, C4<0>;
L_0x198ebc0 .delay 1 (5000,5000,5000) L_0x198ebc0/d;
L_0x198ed70/d .functor AND 1, L_0x198e2e0, L_0x198e9a0, L_0x198eb00, L_0x198ebc0;
L_0x198ed70 .delay 1 (5000,5000,5000) L_0x198ed70/d;
L_0x198ef20/d .functor AND 1, L_0x198e2e0, L_0x198d8e0, L_0x198eb00, L_0x198ebc0;
L_0x198ef20 .delay 1 (5000,5000,5000) L_0x198ef20/d;
L_0x198f130/d .functor AND 1, L_0x198df10, L_0x198e9a0, L_0x198d980, L_0x198ebc0;
L_0x198f130 .delay 1 (5000,5000,5000) L_0x198f130/d;
L_0x198f310/d .functor AND 1, L_0x198e2e0, L_0x198d8e0, L_0x198d980, L_0x198ebc0;
L_0x198f310 .delay 1 (5000,5000,5000) L_0x198f310/d;
L_0x198f4e0/d .functor AND 1, L_0x198d5d0, L_0x198e9a0, L_0x198eb00, L_0x198da20;
L_0x198f4e0 .delay 1 (5000,5000,5000) L_0x198f4e0/d;
L_0x198f6c0/d .functor AND 1, L_0x198ce00, L_0x198d8e0, L_0x198eb00, L_0x198da20;
L_0x198f6c0 .delay 1 (5000,5000,5000) L_0x198f6c0/d;
L_0x198f470/d .functor AND 1, L_0x198de50, L_0x198e9a0, L_0x198d980, L_0x198da20;
L_0x198f470 .delay 1 (5000,5000,5000) L_0x198f470/d;
L_0x198faa0/d .functor AND 1, L_0x198dc60, L_0x198d8e0, L_0x198d980, L_0x198da20;
L_0x198faa0 .delay 1 (5000,5000,5000) L_0x198faa0/d;
L_0x198fc40/0/0 .functor OR 1, L_0x198ed70, L_0x198ef20, L_0x198f130, L_0x198f4e0;
L_0x198fc40/0/4 .functor OR 1, L_0x198f6c0, L_0x198f470, L_0x198faa0, L_0x198f310;
L_0x198fc40/d .functor OR 1, L_0x198fc40/0/0, L_0x198fc40/0/4, C4<0>, C4<0>;
L_0x198fc40 .delay 1 (5000,5000,5000) L_0x198fc40/d;
v0x192de90_0 .net "a", 0 0, L_0x1990030;  1 drivers
v0x192df50_0 .net "addSub", 0 0, L_0x198e2e0;  1 drivers
v0x192e020_0 .net "andRes", 0 0, L_0x198d5d0;  1 drivers
v0x192e0f0_0 .net "b", 0 0, L_0x1990190;  1 drivers
v0x192e1c0_0 .net "carryIn", 0 0, L_0x198d840;  1 drivers
v0x192e260_0 .net "carryOut", 0 0, L_0x198e7a0;  1 drivers
v0x192e330_0 .net "initialResult", 0 0, L_0x198fc40;  1 drivers
v0x192e3d0_0 .net "isAdd", 0 0, L_0x198ed70;  1 drivers
v0x192e470_0 .net "isAnd", 0 0, L_0x198f4e0;  1 drivers
v0x192e5a0_0 .net "isNand", 0 0, L_0x198f6c0;  1 drivers
v0x192e640_0 .net "isNor", 0 0, L_0x198f470;  1 drivers
v0x192e6e0_0 .net "isOr", 0 0, L_0x198faa0;  1 drivers
v0x192e7a0_0 .net "isSLT", 0 0, L_0x198f310;  1 drivers
v0x192e860_0 .net "isSub", 0 0, L_0x198ef20;  1 drivers
v0x192e920_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x192e9c0_0 .net "isXor", 0 0, L_0x198f130;  1 drivers
v0x192ea80_0 .net "nandRes", 0 0, L_0x198ce00;  1 drivers
v0x192ec30_0 .net "norRes", 0 0, L_0x198de50;  1 drivers
v0x192ecd0_0 .net "orRes", 0 0, L_0x198dc60;  1 drivers
v0x192ed70_0 .net "s0", 0 0, L_0x198d8e0;  1 drivers
v0x192ee10_0 .net "s0inv", 0 0, L_0x198e9a0;  1 drivers
v0x192eed0_0 .net "s1", 0 0, L_0x198d980;  1 drivers
v0x192ef90_0 .net "s1inv", 0 0, L_0x198eb00;  1 drivers
v0x192f050_0 .net "s2", 0 0, L_0x198da20;  1 drivers
v0x192f110_0 .net "s2inv", 0 0, L_0x198ebc0;  1 drivers
v0x192f1d0_0 .net "xorRes", 0 0, L_0x198df10;  1 drivers
S_0x192d290 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x192cf90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x198e070/d .functor XOR 1, L_0x1990190, L_0x19b0630, C4<0>, C4<0>;
L_0x198e070 .delay 1 (5000,5000,5000) L_0x198e070/d;
L_0x198e130/d .functor XOR 1, L_0x1990030, L_0x198e070, C4<0>, C4<0>;
L_0x198e130 .delay 1 (5000,5000,5000) L_0x198e130/d;
L_0x198e2e0/d .functor XOR 1, L_0x198e130, L_0x198d840, C4<0>, C4<0>;
L_0x198e2e0 .delay 1 (5000,5000,5000) L_0x198e2e0/d;
L_0x198e4e0/d .functor AND 1, L_0x1990030, L_0x198e070, C4<1>, C4<1>;
L_0x198e4e0 .delay 1 (5000,5000,5000) L_0x198e4e0/d;
L_0x198dcd0/d .functor AND 1, L_0x198e130, L_0x198d840, C4<1>, C4<1>;
L_0x198dcd0 .delay 1 (5000,5000,5000) L_0x198dcd0/d;
L_0x198e7a0/d .functor OR 1, L_0x198e4e0, L_0x198dcd0, C4<0>, C4<0>;
L_0x198e7a0 .delay 1 (5000,5000,5000) L_0x198e7a0/d;
v0x192d520_0 .net "AandB", 0 0, L_0x198e4e0;  1 drivers
v0x192d600_0 .net "BxorSub", 0 0, L_0x198e070;  1 drivers
v0x192d6c0_0 .net "a", 0 0, L_0x1990030;  alias, 1 drivers
v0x192d790_0 .net "b", 0 0, L_0x1990190;  alias, 1 drivers
v0x192d850_0 .net "carryin", 0 0, L_0x198d840;  alias, 1 drivers
v0x192d960_0 .net "carryout", 0 0, L_0x198e7a0;  alias, 1 drivers
v0x192da20_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x192dac0_0 .net "res", 0 0, L_0x198e2e0;  alias, 1 drivers
v0x192db80_0 .net "xAorB", 0 0, L_0x198e130;  1 drivers
v0x192dcd0_0 .net "xAorBandCin", 0 0, L_0x198dcd0;  1 drivers
S_0x192f3b0 .scope generate, "genblk1[21]" "genblk1[21]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x192f570 .param/l "i" 0 3 150, +C4<010101>;
S_0x192f630 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x192f3b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x19900d0/d .functor AND 1, L_0x1992eb0, L_0x1993010, C4<1>, C4<1>;
L_0x19900d0 .delay 1 (5000,5000,5000) L_0x19900d0/d;
L_0x198dac0/d .functor NAND 1, L_0x1992eb0, L_0x1993010, C4<1>, C4<1>;
L_0x198dac0 .delay 1 (5000,5000,5000) L_0x198dac0/d;
L_0x198db80/d .functor OR 1, L_0x1992eb0, L_0x1993010, C4<0>, C4<0>;
L_0x198db80 .delay 1 (5000,5000,5000) L_0x198db80/d;
L_0x1990420/d .functor NOR 1, L_0x1992eb0, L_0x1993010, C4<0>, C4<0>;
L_0x1990420 .delay 1 (5000,5000,5000) L_0x1990420/d;
L_0x1990580/d .functor XOR 1, L_0x1992eb0, L_0x1993010, C4<0>, C4<0>;
L_0x1990580 .delay 1 (5000,5000,5000) L_0x1990580/d;
L_0x1991890/d .functor NOT 1, L_0x1993260, C4<0>, C4<0>, C4<0>;
L_0x1991890 .delay 1 (5000,5000,5000) L_0x1991890/d;
L_0x19919f0/d .functor NOT 1, L_0x1975990, C4<0>, C4<0>, C4<0>;
L_0x19919f0 .delay 1 (5000,5000,5000) L_0x19919f0/d;
L_0x1991ab0/d .functor NOT 1, L_0x1975a30, C4<0>, C4<0>, C4<0>;
L_0x1991ab0 .delay 1 (5000,5000,5000) L_0x1991ab0/d;
L_0x1991c60/d .functor AND 1, L_0x19911b0, L_0x1991890, L_0x19919f0, L_0x1991ab0;
L_0x1991c60 .delay 1 (5000,5000,5000) L_0x1991c60/d;
L_0x1991e10/d .functor AND 1, L_0x19911b0, L_0x1993260, L_0x19919f0, L_0x1991ab0;
L_0x1991e10 .delay 1 (5000,5000,5000) L_0x1991e10/d;
L_0x1991fc0/d .functor AND 1, L_0x1990580, L_0x1991890, L_0x1975990, L_0x1991ab0;
L_0x1991fc0 .delay 1 (5000,5000,5000) L_0x1991fc0/d;
L_0x19921b0/d .functor AND 1, L_0x19911b0, L_0x1993260, L_0x1975990, L_0x1991ab0;
L_0x19921b0 .delay 1 (5000,5000,5000) L_0x19921b0/d;
L_0x19922e0/d .functor AND 1, L_0x19900d0, L_0x1991890, L_0x19919f0, L_0x1975a30;
L_0x19922e0 .delay 1 (5000,5000,5000) L_0x19922e0/d;
L_0x1992540/d .functor AND 1, L_0x198dac0, L_0x1993260, L_0x19919f0, L_0x1975a30;
L_0x1992540 .delay 1 (5000,5000,5000) L_0x1992540/d;
L_0x1992270/d .functor AND 1, L_0x1990420, L_0x1991890, L_0x1975990, L_0x1975a30;
L_0x1992270 .delay 1 (5000,5000,5000) L_0x1992270/d;
L_0x1992920/d .functor AND 1, L_0x198db80, L_0x1993260, L_0x1975990, L_0x1975a30;
L_0x1992920 .delay 1 (5000,5000,5000) L_0x1992920/d;
L_0x1992ac0/0/0 .functor OR 1, L_0x1991c60, L_0x1991e10, L_0x1991fc0, L_0x19922e0;
L_0x1992ac0/0/4 .functor OR 1, L_0x1992540, L_0x1992270, L_0x1992920, L_0x19921b0;
L_0x1992ac0/d .functor OR 1, L_0x1992ac0/0/0, L_0x1992ac0/0/4, C4<0>, C4<0>;
L_0x1992ac0 .delay 1 (5000,5000,5000) L_0x1992ac0/d;
v0x1930530_0 .net "a", 0 0, L_0x1992eb0;  1 drivers
v0x19305f0_0 .net "addSub", 0 0, L_0x19911b0;  1 drivers
v0x19306c0_0 .net "andRes", 0 0, L_0x19900d0;  1 drivers
v0x1930790_0 .net "b", 0 0, L_0x1993010;  1 drivers
v0x1930860_0 .net "carryIn", 0 0, L_0x19931c0;  1 drivers
v0x1930900_0 .net "carryOut", 0 0, L_0x1991690;  1 drivers
v0x19309d0_0 .net "initialResult", 0 0, L_0x1992ac0;  1 drivers
v0x1930a70_0 .net "isAdd", 0 0, L_0x1991c60;  1 drivers
v0x1930b10_0 .net "isAnd", 0 0, L_0x19922e0;  1 drivers
v0x1930c40_0 .net "isNand", 0 0, L_0x1992540;  1 drivers
v0x1930ce0_0 .net "isNor", 0 0, L_0x1992270;  1 drivers
v0x1930d80_0 .net "isOr", 0 0, L_0x1992920;  1 drivers
v0x1930e40_0 .net "isSLT", 0 0, L_0x19921b0;  1 drivers
v0x1930f00_0 .net "isSub", 0 0, L_0x1991e10;  1 drivers
v0x1930fc0_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1931060_0 .net "isXor", 0 0, L_0x1991fc0;  1 drivers
v0x1931120_0 .net "nandRes", 0 0, L_0x198dac0;  1 drivers
v0x19312d0_0 .net "norRes", 0 0, L_0x1990420;  1 drivers
v0x1931370_0 .net "orRes", 0 0, L_0x198db80;  1 drivers
v0x1931410_0 .net "s0", 0 0, L_0x1993260;  1 drivers
v0x19314b0_0 .net "s0inv", 0 0, L_0x1991890;  1 drivers
v0x1931570_0 .net "s1", 0 0, L_0x1975990;  1 drivers
v0x1931630_0 .net "s1inv", 0 0, L_0x19919f0;  1 drivers
v0x19316f0_0 .net "s2", 0 0, L_0x1975a30;  1 drivers
v0x19317b0_0 .net "s2inv", 0 0, L_0x1991ab0;  1 drivers
v0x1931870_0 .net "xorRes", 0 0, L_0x1990580;  1 drivers
S_0x192f930 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x192f630;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1990f90/d .functor XOR 1, L_0x1993010, L_0x19b0630, C4<0>, C4<0>;
L_0x1990f90 .delay 1 (5000,5000,5000) L_0x1990f90/d;
L_0x1991050/d .functor XOR 1, L_0x1992eb0, L_0x1990f90, C4<0>, C4<0>;
L_0x1991050 .delay 1 (5000,5000,5000) L_0x1991050/d;
L_0x19911b0/d .functor XOR 1, L_0x1991050, L_0x19931c0, C4<0>, C4<0>;
L_0x19911b0 .delay 1 (5000,5000,5000) L_0x19911b0/d;
L_0x19913b0/d .functor AND 1, L_0x1992eb0, L_0x1990f90, C4<1>, C4<1>;
L_0x19913b0 .delay 1 (5000,5000,5000) L_0x19913b0/d;
L_0x1991620/d .functor AND 1, L_0x1991050, L_0x19931c0, C4<1>, C4<1>;
L_0x1991620 .delay 1 (5000,5000,5000) L_0x1991620/d;
L_0x1991690/d .functor OR 1, L_0x19913b0, L_0x1991620, C4<0>, C4<0>;
L_0x1991690 .delay 1 (5000,5000,5000) L_0x1991690/d;
v0x192fbc0_0 .net "AandB", 0 0, L_0x19913b0;  1 drivers
v0x192fca0_0 .net "BxorSub", 0 0, L_0x1990f90;  1 drivers
v0x192fd60_0 .net "a", 0 0, L_0x1992eb0;  alias, 1 drivers
v0x192fe30_0 .net "b", 0 0, L_0x1993010;  alias, 1 drivers
v0x192fef0_0 .net "carryin", 0 0, L_0x19931c0;  alias, 1 drivers
v0x1930000_0 .net "carryout", 0 0, L_0x1991690;  alias, 1 drivers
v0x19300c0_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1930160_0 .net "res", 0 0, L_0x19911b0;  alias, 1 drivers
v0x1930220_0 .net "xAorB", 0 0, L_0x1991050;  1 drivers
v0x1930370_0 .net "xAorBandCin", 0 0, L_0x1991620;  1 drivers
S_0x1931a50 .scope generate, "genblk1[22]" "genblk1[22]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x1931c10 .param/l "i" 0 3 150, +C4<010110>;
S_0x1931cd0 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x1931a50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1992f50/d .functor AND 1, L_0x1995950, L_0x1995ab0, C4<1>, C4<1>;
L_0x1992f50 .delay 1 (5000,5000,5000) L_0x1992f50/d;
L_0x1992730/d .functor NAND 1, L_0x1995950, L_0x1995ab0, C4<1>, C4<1>;
L_0x1992730 .delay 1 (5000,5000,5000) L_0x1992730/d;
L_0x1975d20/d .functor OR 1, L_0x1995950, L_0x1995ab0, C4<0>, C4<0>;
L_0x1975d20 .delay 1 (5000,5000,5000) L_0x1975d20/d;
L_0x1975c00/d .functor NOR 1, L_0x1995950, L_0x1995ab0, C4<0>, C4<0>;
L_0x1975c00 .delay 1 (5000,5000,5000) L_0x1975c00/d;
L_0x1993810/d .functor XOR 1, L_0x1995950, L_0x1995ab0, C4<0>, C4<0>;
L_0x1993810 .delay 1 (5000,5000,5000) L_0x1993810/d;
L_0x19942c0/d .functor NOT 1, L_0x1995d90, C4<0>, C4<0>, C4<0>;
L_0x19942c0 .delay 1 (5000,5000,5000) L_0x19942c0/d;
L_0x1994420/d .functor NOT 1, L_0x1993300, C4<0>, C4<0>, C4<0>;
L_0x1994420 .delay 1 (5000,5000,5000) L_0x1994420/d;
L_0x19944e0/d .functor NOT 1, L_0x19933a0, C4<0>, C4<0>, C4<0>;
L_0x19944e0 .delay 1 (5000,5000,5000) L_0x19944e0/d;
L_0x1994690/d .functor AND 1, L_0x1993be0, L_0x19942c0, L_0x1994420, L_0x19944e0;
L_0x1994690 .delay 1 (5000,5000,5000) L_0x1994690/d;
L_0x1994840/d .functor AND 1, L_0x1993be0, L_0x1995d90, L_0x1994420, L_0x19944e0;
L_0x1994840 .delay 1 (5000,5000,5000) L_0x1994840/d;
L_0x1994a50/d .functor AND 1, L_0x1993810, L_0x19942c0, L_0x1993300, L_0x19944e0;
L_0x1994a50 .delay 1 (5000,5000,5000) L_0x1994a50/d;
L_0x1994c30/d .functor AND 1, L_0x1993be0, L_0x1995d90, L_0x1993300, L_0x19944e0;
L_0x1994c30 .delay 1 (5000,5000,5000) L_0x1994c30/d;
L_0x1994e00/d .functor AND 1, L_0x1992f50, L_0x19942c0, L_0x1994420, L_0x19933a0;
L_0x1994e00 .delay 1 (5000,5000,5000) L_0x1994e00/d;
L_0x1994fe0/d .functor AND 1, L_0x1992730, L_0x1995d90, L_0x1994420, L_0x19933a0;
L_0x1994fe0 .delay 1 (5000,5000,5000) L_0x1994fe0/d;
L_0x1994d90/d .functor AND 1, L_0x1975c00, L_0x19942c0, L_0x1993300, L_0x19933a0;
L_0x1994d90 .delay 1 (5000,5000,5000) L_0x1994d90/d;
L_0x19953c0/d .functor AND 1, L_0x1975d20, L_0x1995d90, L_0x1993300, L_0x19933a0;
L_0x19953c0 .delay 1 (5000,5000,5000) L_0x19953c0/d;
L_0x1995560/0/0 .functor OR 1, L_0x1994690, L_0x1994840, L_0x1994a50, L_0x1994e00;
L_0x1995560/0/4 .functor OR 1, L_0x1994fe0, L_0x1994d90, L_0x19953c0, L_0x1994c30;
L_0x1995560/d .functor OR 1, L_0x1995560/0/0, L_0x1995560/0/4, C4<0>, C4<0>;
L_0x1995560 .delay 1 (5000,5000,5000) L_0x1995560/d;
v0x1932bd0_0 .net "a", 0 0, L_0x1995950;  1 drivers
v0x1932c90_0 .net "addSub", 0 0, L_0x1993be0;  1 drivers
v0x1932d60_0 .net "andRes", 0 0, L_0x1992f50;  1 drivers
v0x1932e30_0 .net "b", 0 0, L_0x1995ab0;  1 drivers
v0x1932f00_0 .net "carryIn", 0 0, L_0x1995c60;  1 drivers
v0x1932fa0_0 .net "carryOut", 0 0, L_0x19940c0;  1 drivers
v0x1933070_0 .net "initialResult", 0 0, L_0x1995560;  1 drivers
v0x1933110_0 .net "isAdd", 0 0, L_0x1994690;  1 drivers
v0x19331b0_0 .net "isAnd", 0 0, L_0x1994e00;  1 drivers
v0x19332e0_0 .net "isNand", 0 0, L_0x1994fe0;  1 drivers
v0x1933380_0 .net "isNor", 0 0, L_0x1994d90;  1 drivers
v0x1933420_0 .net "isOr", 0 0, L_0x19953c0;  1 drivers
v0x19334e0_0 .net "isSLT", 0 0, L_0x1994c30;  1 drivers
v0x19335a0_0 .net "isSub", 0 0, L_0x1994840;  1 drivers
v0x1933660_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1933700_0 .net "isXor", 0 0, L_0x1994a50;  1 drivers
v0x19337c0_0 .net "nandRes", 0 0, L_0x1992730;  1 drivers
v0x1933970_0 .net "norRes", 0 0, L_0x1975c00;  1 drivers
v0x1933a10_0 .net "orRes", 0 0, L_0x1975d20;  1 drivers
v0x1933ab0_0 .net "s0", 0 0, L_0x1995d90;  1 drivers
v0x1933b50_0 .net "s0inv", 0 0, L_0x19942c0;  1 drivers
v0x1933c10_0 .net "s1", 0 0, L_0x1993300;  1 drivers
v0x1933cd0_0 .net "s1inv", 0 0, L_0x1994420;  1 drivers
v0x1933d90_0 .net "s2", 0 0, L_0x19933a0;  1 drivers
v0x1933e50_0 .net "s2inv", 0 0, L_0x19944e0;  1 drivers
v0x1933f10_0 .net "xorRes", 0 0, L_0x1993810;  1 drivers
S_0x1931fd0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1931cd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1993970/d .functor XOR 1, L_0x1995ab0, L_0x19b0630, C4<0>, C4<0>;
L_0x1993970 .delay 1 (5000,5000,5000) L_0x1993970/d;
L_0x1993a30/d .functor XOR 1, L_0x1995950, L_0x1993970, C4<0>, C4<0>;
L_0x1993a30 .delay 1 (5000,5000,5000) L_0x1993a30/d;
L_0x1993be0/d .functor XOR 1, L_0x1993a30, L_0x1995c60, C4<0>, C4<0>;
L_0x1993be0 .delay 1 (5000,5000,5000) L_0x1993be0/d;
L_0x1993de0/d .functor AND 1, L_0x1995950, L_0x1993970, C4<1>, C4<1>;
L_0x1993de0 .delay 1 (5000,5000,5000) L_0x1993de0/d;
L_0x1994050/d .functor AND 1, L_0x1993a30, L_0x1995c60, C4<1>, C4<1>;
L_0x1994050 .delay 1 (5000,5000,5000) L_0x1994050/d;
L_0x19940c0/d .functor OR 1, L_0x1993de0, L_0x1994050, C4<0>, C4<0>;
L_0x19940c0 .delay 1 (5000,5000,5000) L_0x19940c0/d;
v0x1932260_0 .net "AandB", 0 0, L_0x1993de0;  1 drivers
v0x1932340_0 .net "BxorSub", 0 0, L_0x1993970;  1 drivers
v0x1932400_0 .net "a", 0 0, L_0x1995950;  alias, 1 drivers
v0x19324d0_0 .net "b", 0 0, L_0x1995ab0;  alias, 1 drivers
v0x1932590_0 .net "carryin", 0 0, L_0x1995c60;  alias, 1 drivers
v0x19326a0_0 .net "carryout", 0 0, L_0x19940c0;  alias, 1 drivers
v0x1932760_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1932800_0 .net "res", 0 0, L_0x1993be0;  alias, 1 drivers
v0x19328c0_0 .net "xAorB", 0 0, L_0x1993a30;  1 drivers
v0x1932a10_0 .net "xAorBandCin", 0 0, L_0x1994050;  1 drivers
S_0x19340f0 .scope generate, "genblk1[23]" "genblk1[23]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x19342b0 .param/l "i" 0 3 150, +C4<010111>;
S_0x1934370 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x19340f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x19959f0/d .functor AND 1, L_0x1998400, L_0x1998560, C4<1>, C4<1>;
L_0x19959f0 .delay 1 (5000,5000,5000) L_0x19959f0/d;
L_0x19951d0/d .functor NAND 1, L_0x1998400, L_0x1998560, C4<1>, C4<1>;
L_0x19951d0 .delay 1 (5000,5000,5000) L_0x19951d0/d;
L_0x19934e0/d .functor OR 1, L_0x1998400, L_0x1998560, C4<0>, C4<0>;
L_0x19934e0 .delay 1 (5000,5000,5000) L_0x19934e0/d;
L_0x1993720/d .functor NOR 1, L_0x1998400, L_0x1998560, C4<0>, C4<0>;
L_0x1993720 .delay 1 (5000,5000,5000) L_0x1993720/d;
L_0x19962e0/d .functor XOR 1, L_0x1998400, L_0x1998560, C4<0>, C4<0>;
L_0x19962e0 .delay 1 (5000,5000,5000) L_0x19962e0/d;
L_0x1996d70/d .functor NOT 1, L_0x1995ed0, C4<0>, C4<0>, C4<0>;
L_0x1996d70 .delay 1 (5000,5000,5000) L_0x1996d70/d;
L_0x1996ed0/d .functor NOT 1, L_0x1995f70, C4<0>, C4<0>, C4<0>;
L_0x1996ed0 .delay 1 (5000,5000,5000) L_0x1996ed0/d;
L_0x1996f90/d .functor NOT 1, L_0x1996010, C4<0>, C4<0>, C4<0>;
L_0x1996f90 .delay 1 (5000,5000,5000) L_0x1996f90/d;
L_0x1997140/d .functor AND 1, L_0x19966b0, L_0x1996d70, L_0x1996ed0, L_0x1996f90;
L_0x1997140 .delay 1 (5000,5000,5000) L_0x1997140/d;
L_0x19972f0/d .functor AND 1, L_0x19966b0, L_0x1995ed0, L_0x1996ed0, L_0x1996f90;
L_0x19972f0 .delay 1 (5000,5000,5000) L_0x19972f0/d;
L_0x1997500/d .functor AND 1, L_0x19962e0, L_0x1996d70, L_0x1995f70, L_0x1996f90;
L_0x1997500 .delay 1 (5000,5000,5000) L_0x1997500/d;
L_0x19976e0/d .functor AND 1, L_0x19966b0, L_0x1995ed0, L_0x1995f70, L_0x1996f90;
L_0x19976e0 .delay 1 (5000,5000,5000) L_0x19976e0/d;
L_0x19978b0/d .functor AND 1, L_0x19959f0, L_0x1996d70, L_0x1996ed0, L_0x1996010;
L_0x19978b0 .delay 1 (5000,5000,5000) L_0x19978b0/d;
L_0x1997a90/d .functor AND 1, L_0x19951d0, L_0x1995ed0, L_0x1996ed0, L_0x1996010;
L_0x1997a90 .delay 1 (5000,5000,5000) L_0x1997a90/d;
L_0x1997840/d .functor AND 1, L_0x1993720, L_0x1996d70, L_0x1995f70, L_0x1996010;
L_0x1997840 .delay 1 (5000,5000,5000) L_0x1997840/d;
L_0x1997e70/d .functor AND 1, L_0x19934e0, L_0x1995ed0, L_0x1995f70, L_0x1996010;
L_0x1997e70 .delay 1 (5000,5000,5000) L_0x1997e70/d;
L_0x1998010/0/0 .functor OR 1, L_0x1997140, L_0x19972f0, L_0x1997500, L_0x19978b0;
L_0x1998010/0/4 .functor OR 1, L_0x1997a90, L_0x1997840, L_0x1997e70, L_0x19976e0;
L_0x1998010/d .functor OR 1, L_0x1998010/0/0, L_0x1998010/0/4, C4<0>, C4<0>;
L_0x1998010 .delay 1 (5000,5000,5000) L_0x1998010/d;
v0x1935270_0 .net "a", 0 0, L_0x1998400;  1 drivers
v0x1935330_0 .net "addSub", 0 0, L_0x19966b0;  1 drivers
v0x1935400_0 .net "andRes", 0 0, L_0x19959f0;  1 drivers
v0x19354d0_0 .net "b", 0 0, L_0x1998560;  1 drivers
v0x19355a0_0 .net "carryIn", 0 0, L_0x1995e30;  1 drivers
v0x1935640_0 .net "carryOut", 0 0, L_0x1996b70;  1 drivers
v0x1935710_0 .net "initialResult", 0 0, L_0x1998010;  1 drivers
v0x19357b0_0 .net "isAdd", 0 0, L_0x1997140;  1 drivers
v0x1935850_0 .net "isAnd", 0 0, L_0x19978b0;  1 drivers
v0x1935980_0 .net "isNand", 0 0, L_0x1997a90;  1 drivers
v0x1935a20_0 .net "isNor", 0 0, L_0x1997840;  1 drivers
v0x1935ac0_0 .net "isOr", 0 0, L_0x1997e70;  1 drivers
v0x1935b80_0 .net "isSLT", 0 0, L_0x19976e0;  1 drivers
v0x1935c40_0 .net "isSub", 0 0, L_0x19972f0;  1 drivers
v0x1935d00_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1935da0_0 .net "isXor", 0 0, L_0x1997500;  1 drivers
v0x1935e60_0 .net "nandRes", 0 0, L_0x19951d0;  1 drivers
v0x1936010_0 .net "norRes", 0 0, L_0x1993720;  1 drivers
v0x19360b0_0 .net "orRes", 0 0, L_0x19934e0;  1 drivers
v0x1936150_0 .net "s0", 0 0, L_0x1995ed0;  1 drivers
v0x19361f0_0 .net "s0inv", 0 0, L_0x1996d70;  1 drivers
v0x19362b0_0 .net "s1", 0 0, L_0x1995f70;  1 drivers
v0x1936370_0 .net "s1inv", 0 0, L_0x1996ed0;  1 drivers
v0x1936430_0 .net "s2", 0 0, L_0x1996010;  1 drivers
v0x19364f0_0 .net "s2inv", 0 0, L_0x1996f90;  1 drivers
v0x19365b0_0 .net "xorRes", 0 0, L_0x19962e0;  1 drivers
S_0x1934670 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1934370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1996440/d .functor XOR 1, L_0x1998560, L_0x19b0630, C4<0>, C4<0>;
L_0x1996440 .delay 1 (5000,5000,5000) L_0x1996440/d;
L_0x1996500/d .functor XOR 1, L_0x1998400, L_0x1996440, C4<0>, C4<0>;
L_0x1996500 .delay 1 (5000,5000,5000) L_0x1996500/d;
L_0x19966b0/d .functor XOR 1, L_0x1996500, L_0x1995e30, C4<0>, C4<0>;
L_0x19966b0 .delay 1 (5000,5000,5000) L_0x19966b0/d;
L_0x19968b0/d .functor AND 1, L_0x1998400, L_0x1996440, C4<1>, C4<1>;
L_0x19968b0 .delay 1 (5000,5000,5000) L_0x19968b0/d;
L_0x1993550/d .functor AND 1, L_0x1996500, L_0x1995e30, C4<1>, C4<1>;
L_0x1993550 .delay 1 (5000,5000,5000) L_0x1993550/d;
L_0x1996b70/d .functor OR 1, L_0x19968b0, L_0x1993550, C4<0>, C4<0>;
L_0x1996b70 .delay 1 (5000,5000,5000) L_0x1996b70/d;
v0x1934900_0 .net "AandB", 0 0, L_0x19968b0;  1 drivers
v0x19349e0_0 .net "BxorSub", 0 0, L_0x1996440;  1 drivers
v0x1934aa0_0 .net "a", 0 0, L_0x1998400;  alias, 1 drivers
v0x1934b70_0 .net "b", 0 0, L_0x1998560;  alias, 1 drivers
v0x1934c30_0 .net "carryin", 0 0, L_0x1995e30;  alias, 1 drivers
v0x1934d40_0 .net "carryout", 0 0, L_0x1996b70;  alias, 1 drivers
v0x1934e00_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1934ea0_0 .net "res", 0 0, L_0x19966b0;  alias, 1 drivers
v0x1934f60_0 .net "xAorB", 0 0, L_0x1996500;  1 drivers
v0x19350b0_0 .net "xAorBandCin", 0 0, L_0x1993550;  1 drivers
S_0x1936790 .scope generate, "genblk1[24]" "genblk1[24]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x1936950 .param/l "i" 0 3 150, +C4<011000>;
S_0x1936a10 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x1936790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x19984a0/d .functor AND 1, L_0x199aea0, L_0x199b000, C4<1>, C4<1>;
L_0x19984a0 .delay 1 (5000,5000,5000) L_0x19984a0/d;
L_0x1997c80/d .functor NAND 1, L_0x199aea0, L_0x199b000, C4<1>, C4<1>;
L_0x1997c80 .delay 1 (5000,5000,5000) L_0x1997c80/d;
L_0x19961f0/d .functor OR 1, L_0x199aea0, L_0x199b000, C4<0>, C4<0>;
L_0x19961f0 .delay 1 (5000,5000,5000) L_0x19961f0/d;
L_0x1998cc0/d .functor NOR 1, L_0x199aea0, L_0x199b000, C4<0>, C4<0>;
L_0x1998cc0 .delay 1 (5000,5000,5000) L_0x1998cc0/d;
L_0x1998d80/d .functor XOR 1, L_0x199aea0, L_0x199b000, C4<0>, C4<0>;
L_0x1998d80 .delay 1 (5000,5000,5000) L_0x1998d80/d;
L_0x19997e0/d .functor NOT 1, L_0x19987a0, C4<0>, C4<0>, C4<0>;
L_0x19997e0 .delay 1 (5000,5000,5000) L_0x19997e0/d;
L_0x1999940/d .functor NOT 1, L_0x1998840, C4<0>, C4<0>, C4<0>;
L_0x1999940 .delay 1 (5000,5000,5000) L_0x1999940/d;
L_0x1999a00/d .functor NOT 1, L_0x19988e0, C4<0>, C4<0>, C4<0>;
L_0x1999a00 .delay 1 (5000,5000,5000) L_0x1999a00/d;
L_0x1999bb0/d .functor AND 1, L_0x1999100, L_0x19997e0, L_0x1999940, L_0x1999a00;
L_0x1999bb0 .delay 1 (5000,5000,5000) L_0x1999bb0/d;
L_0x1999d60/d .functor AND 1, L_0x1999100, L_0x19987a0, L_0x1999940, L_0x1999a00;
L_0x1999d60 .delay 1 (5000,5000,5000) L_0x1999d60/d;
L_0x1999f70/d .functor AND 1, L_0x1998d80, L_0x19997e0, L_0x1998840, L_0x1999a00;
L_0x1999f70 .delay 1 (5000,5000,5000) L_0x1999f70/d;
L_0x199a150/d .functor AND 1, L_0x1999100, L_0x19987a0, L_0x1998840, L_0x1999a00;
L_0x199a150 .delay 1 (5000,5000,5000) L_0x199a150/d;
L_0x199a320/d .functor AND 1, L_0x19984a0, L_0x19997e0, L_0x1999940, L_0x19988e0;
L_0x199a320 .delay 1 (5000,5000,5000) L_0x199a320/d;
L_0x199a500/d .functor AND 1, L_0x1997c80, L_0x19987a0, L_0x1999940, L_0x19988e0;
L_0x199a500 .delay 1 (5000,5000,5000) L_0x199a500/d;
L_0x199a2b0/d .functor AND 1, L_0x1998cc0, L_0x19997e0, L_0x1998840, L_0x19988e0;
L_0x199a2b0 .delay 1 (5000,5000,5000) L_0x199a2b0/d;
L_0x199a8e0/d .functor AND 1, L_0x19961f0, L_0x19987a0, L_0x1998840, L_0x19988e0;
L_0x199a8e0 .delay 1 (5000,5000,5000) L_0x199a8e0/d;
L_0x199aab0/0/0 .functor OR 1, L_0x1999bb0, L_0x1999d60, L_0x1999f70, L_0x199a320;
L_0x199aab0/0/4 .functor OR 1, L_0x199a500, L_0x199a2b0, L_0x199a8e0, L_0x199a150;
L_0x199aab0/d .functor OR 1, L_0x199aab0/0/0, L_0x199aab0/0/4, C4<0>, C4<0>;
L_0x199aab0 .delay 1 (5000,5000,5000) L_0x199aab0/d;
v0x1937910_0 .net "a", 0 0, L_0x199aea0;  1 drivers
v0x19379d0_0 .net "addSub", 0 0, L_0x1999100;  1 drivers
v0x1937aa0_0 .net "andRes", 0 0, L_0x19984a0;  1 drivers
v0x1937b70_0 .net "b", 0 0, L_0x199b000;  1 drivers
v0x1937c40_0 .net "carryIn", 0 0, L_0x1998bf0;  1 drivers
v0x1937ce0_0 .net "carryOut", 0 0, L_0x19995e0;  1 drivers
v0x1937db0_0 .net "initialResult", 0 0, L_0x199aab0;  1 drivers
v0x1937e50_0 .net "isAdd", 0 0, L_0x1999bb0;  1 drivers
v0x1937ef0_0 .net "isAnd", 0 0, L_0x199a320;  1 drivers
v0x1938020_0 .net "isNand", 0 0, L_0x199a500;  1 drivers
v0x19380c0_0 .net "isNor", 0 0, L_0x199a2b0;  1 drivers
v0x1938160_0 .net "isOr", 0 0, L_0x199a8e0;  1 drivers
v0x1938220_0 .net "isSLT", 0 0, L_0x199a150;  1 drivers
v0x19382e0_0 .net "isSub", 0 0, L_0x1999d60;  1 drivers
v0x19383a0_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1938440_0 .net "isXor", 0 0, L_0x1999f70;  1 drivers
v0x1938500_0 .net "nandRes", 0 0, L_0x1997c80;  1 drivers
v0x19386b0_0 .net "norRes", 0 0, L_0x1998cc0;  1 drivers
v0x1938750_0 .net "orRes", 0 0, L_0x19961f0;  1 drivers
v0x19387f0_0 .net "s0", 0 0, L_0x19987a0;  1 drivers
v0x1938890_0 .net "s0inv", 0 0, L_0x19997e0;  1 drivers
v0x1938950_0 .net "s1", 0 0, L_0x1998840;  1 drivers
v0x1938a10_0 .net "s1inv", 0 0, L_0x1999940;  1 drivers
v0x1938ad0_0 .net "s2", 0 0, L_0x19988e0;  1 drivers
v0x1938b90_0 .net "s2inv", 0 0, L_0x1999a00;  1 drivers
v0x1938c50_0 .net "xorRes", 0 0, L_0x1998d80;  1 drivers
S_0x1936d10 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1936a10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1998ee0/d .functor XOR 1, L_0x199b000, L_0x19b0630, C4<0>, C4<0>;
L_0x1998ee0 .delay 1 (5000,5000,5000) L_0x1998ee0/d;
L_0x1998fa0/d .functor XOR 1, L_0x199aea0, L_0x1998ee0, C4<0>, C4<0>;
L_0x1998fa0 .delay 1 (5000,5000,5000) L_0x1998fa0/d;
L_0x1999100/d .functor XOR 1, L_0x1998fa0, L_0x1998bf0, C4<0>, C4<0>;
L_0x1999100 .delay 1 (5000,5000,5000) L_0x1999100/d;
L_0x1999300/d .functor AND 1, L_0x199aea0, L_0x1998ee0, C4<1>, C4<1>;
L_0x1999300 .delay 1 (5000,5000,5000) L_0x1999300/d;
L_0x1999570/d .functor AND 1, L_0x1998fa0, L_0x1998bf0, C4<1>, C4<1>;
L_0x1999570 .delay 1 (5000,5000,5000) L_0x1999570/d;
L_0x19995e0/d .functor OR 1, L_0x1999300, L_0x1999570, C4<0>, C4<0>;
L_0x19995e0 .delay 1 (5000,5000,5000) L_0x19995e0/d;
v0x1936fa0_0 .net "AandB", 0 0, L_0x1999300;  1 drivers
v0x1937080_0 .net "BxorSub", 0 0, L_0x1998ee0;  1 drivers
v0x1937140_0 .net "a", 0 0, L_0x199aea0;  alias, 1 drivers
v0x1937210_0 .net "b", 0 0, L_0x199b000;  alias, 1 drivers
v0x19372d0_0 .net "carryin", 0 0, L_0x1998bf0;  alias, 1 drivers
v0x19373e0_0 .net "carryout", 0 0, L_0x19995e0;  alias, 1 drivers
v0x19374a0_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1937540_0 .net "res", 0 0, L_0x1999100;  alias, 1 drivers
v0x1937600_0 .net "xAorB", 0 0, L_0x1998fa0;  1 drivers
v0x1937750_0 .net "xAorBandCin", 0 0, L_0x1999570;  1 drivers
S_0x1938e30 .scope generate, "genblk1[25]" "genblk1[25]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x1938ff0 .param/l "i" 0 3 150, +C4<011001>;
S_0x19390b0 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x1938e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x199af40/d .functor AND 1, L_0x199d920, L_0x199da80, C4<1>, C4<1>;
L_0x199af40 .delay 1 (5000,5000,5000) L_0x199af40/d;
L_0x199a6f0/d .functor NAND 1, L_0x199d920, L_0x199da80, C4<1>, C4<1>;
L_0x199a6f0 .delay 1 (5000,5000,5000) L_0x199a6f0/d;
L_0x1998a70/d .functor OR 1, L_0x199d920, L_0x199da80, C4<0>, C4<0>;
L_0x1998a70 .delay 1 (5000,5000,5000) L_0x1998a70/d;
L_0x199b750/d .functor NOR 1, L_0x199d920, L_0x199da80, C4<0>, C4<0>;
L_0x199b750 .delay 1 (5000,5000,5000) L_0x199b750/d;
L_0x199b810/d .functor XOR 1, L_0x199d920, L_0x199da80, C4<0>, C4<0>;
L_0x199b810 .delay 1 (5000,5000,5000) L_0x199b810/d;
L_0x199c200/d .functor NOT 1, L_0x199b1b0, C4<0>, C4<0>, C4<0>;
L_0x199c200 .delay 1 (5000,5000,5000) L_0x199c200/d;
L_0x199c360/d .functor NOT 1, L_0x199b250, C4<0>, C4<0>, C4<0>;
L_0x199c360 .delay 1 (5000,5000,5000) L_0x199c360/d;
L_0x199c420/d .functor NOT 1, L_0x199b2f0, C4<0>, C4<0>, C4<0>;
L_0x199c420 .delay 1 (5000,5000,5000) L_0x199c420/d;
L_0x199c5d0/d .functor AND 1, L_0x199bb90, L_0x199c200, L_0x199c360, L_0x199c420;
L_0x199c5d0 .delay 1 (5000,5000,5000) L_0x199c5d0/d;
L_0x199c780/d .functor AND 1, L_0x199bb90, L_0x199b1b0, L_0x199c360, L_0x199c420;
L_0x199c780 .delay 1 (5000,5000,5000) L_0x199c780/d;
L_0x199c990/d .functor AND 1, L_0x199b810, L_0x199c200, L_0x199b250, L_0x199c420;
L_0x199c990 .delay 1 (5000,5000,5000) L_0x199c990/d;
L_0x199cb70/d .functor AND 1, L_0x199bb90, L_0x199b1b0, L_0x199b250, L_0x199c420;
L_0x199cb70 .delay 1 (5000,5000,5000) L_0x199cb70/d;
L_0x199cd40/d .functor AND 1, L_0x199af40, L_0x199c200, L_0x199c360, L_0x199b2f0;
L_0x199cd40 .delay 1 (5000,5000,5000) L_0x199cd40/d;
L_0x199cf50/d .functor AND 1, L_0x199a6f0, L_0x199b1b0, L_0x199c360, L_0x199b2f0;
L_0x199cf50 .delay 1 (5000,5000,5000) L_0x199cf50/d;
L_0x199ccd0/d .functor AND 1, L_0x199b750, L_0x199c200, L_0x199b250, L_0x199b2f0;
L_0x199ccd0 .delay 1 (5000,5000,5000) L_0x199ccd0/d;
L_0x199d360/d .functor AND 1, L_0x1998a70, L_0x199b1b0, L_0x199b250, L_0x199b2f0;
L_0x199d360 .delay 1 (5000,5000,5000) L_0x199d360/d;
L_0x199d530/0/0 .functor OR 1, L_0x199c5d0, L_0x199c780, L_0x199c990, L_0x199cd40;
L_0x199d530/0/4 .functor OR 1, L_0x199cf50, L_0x199ccd0, L_0x199d360, L_0x199cb70;
L_0x199d530/d .functor OR 1, L_0x199d530/0/0, L_0x199d530/0/4, C4<0>, C4<0>;
L_0x199d530 .delay 1 (5000,5000,5000) L_0x199d530/d;
v0x1939fb0_0 .net "a", 0 0, L_0x199d920;  1 drivers
v0x193a070_0 .net "addSub", 0 0, L_0x199bb90;  1 drivers
v0x193a140_0 .net "andRes", 0 0, L_0x199af40;  1 drivers
v0x193a210_0 .net "b", 0 0, L_0x199da80;  1 drivers
v0x193a2e0_0 .net "carryIn", 0 0, L_0x199d140;  1 drivers
v0x193a380_0 .net "carryOut", 0 0, L_0x199c000;  1 drivers
v0x193a450_0 .net "initialResult", 0 0, L_0x199d530;  1 drivers
v0x193a4f0_0 .net "isAdd", 0 0, L_0x199c5d0;  1 drivers
v0x193a590_0 .net "isAnd", 0 0, L_0x199cd40;  1 drivers
v0x193a6c0_0 .net "isNand", 0 0, L_0x199cf50;  1 drivers
v0x193a760_0 .net "isNor", 0 0, L_0x199ccd0;  1 drivers
v0x193a800_0 .net "isOr", 0 0, L_0x199d360;  1 drivers
v0x193a8c0_0 .net "isSLT", 0 0, L_0x199cb70;  1 drivers
v0x193a980_0 .net "isSub", 0 0, L_0x199c780;  1 drivers
v0x193aa40_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x193aae0_0 .net "isXor", 0 0, L_0x199c990;  1 drivers
v0x193aba0_0 .net "nandRes", 0 0, L_0x199a6f0;  1 drivers
v0x193ad50_0 .net "norRes", 0 0, L_0x199b750;  1 drivers
v0x193adf0_0 .net "orRes", 0 0, L_0x1998a70;  1 drivers
v0x193ae90_0 .net "s0", 0 0, L_0x199b1b0;  1 drivers
v0x193af30_0 .net "s0inv", 0 0, L_0x199c200;  1 drivers
v0x193aff0_0 .net "s1", 0 0, L_0x199b250;  1 drivers
v0x193b0b0_0 .net "s1inv", 0 0, L_0x199c360;  1 drivers
v0x193b170_0 .net "s2", 0 0, L_0x199b2f0;  1 drivers
v0x193b230_0 .net "s2inv", 0 0, L_0x199c420;  1 drivers
v0x193b2f0_0 .net "xorRes", 0 0, L_0x199b810;  1 drivers
S_0x19393b0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x19390b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x199b970/d .functor XOR 1, L_0x199da80, L_0x19b0630, C4<0>, C4<0>;
L_0x199b970 .delay 1 (5000,5000,5000) L_0x199b970/d;
L_0x199ba30/d .functor XOR 1, L_0x199d920, L_0x199b970, C4<0>, C4<0>;
L_0x199ba30 .delay 1 (5000,5000,5000) L_0x199ba30/d;
L_0x199bb90/d .functor XOR 1, L_0x199ba30, L_0x199d140, C4<0>, C4<0>;
L_0x199bb90 .delay 1 (5000,5000,5000) L_0x199bb90/d;
L_0x199bd90/d .functor AND 1, L_0x199d920, L_0x199b970, C4<1>, C4<1>;
L_0x199bd90 .delay 1 (5000,5000,5000) L_0x199bd90/d;
L_0x1998ae0/d .functor AND 1, L_0x199ba30, L_0x199d140, C4<1>, C4<1>;
L_0x1998ae0 .delay 1 (5000,5000,5000) L_0x1998ae0/d;
L_0x199c000/d .functor OR 1, L_0x199bd90, L_0x1998ae0, C4<0>, C4<0>;
L_0x199c000 .delay 1 (5000,5000,5000) L_0x199c000/d;
v0x1939640_0 .net "AandB", 0 0, L_0x199bd90;  1 drivers
v0x1939720_0 .net "BxorSub", 0 0, L_0x199b970;  1 drivers
v0x19397e0_0 .net "a", 0 0, L_0x199d920;  alias, 1 drivers
v0x19398b0_0 .net "b", 0 0, L_0x199da80;  alias, 1 drivers
v0x1939970_0 .net "carryin", 0 0, L_0x199d140;  alias, 1 drivers
v0x1939a80_0 .net "carryout", 0 0, L_0x199c000;  alias, 1 drivers
v0x1939b40_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1939be0_0 .net "res", 0 0, L_0x199bb90;  alias, 1 drivers
v0x1939ca0_0 .net "xAorB", 0 0, L_0x199ba30;  1 drivers
v0x1939df0_0 .net "xAorBandCin", 0 0, L_0x1998ae0;  1 drivers
S_0x193b4d0 .scope generate, "genblk1[26]" "genblk1[26]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x193b690 .param/l "i" 0 3 150, +C4<011010>;
S_0x193b750 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x193b4d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x199d9c0/d .functor AND 1, L_0x19a02d0, L_0x19a0430, C4<1>, C4<1>;
L_0x199d9c0 .delay 1 (5000,5000,5000) L_0x199d9c0/d;
L_0x199b590/d .functor NAND 1, L_0x19a02d0, L_0x19a0430, C4<1>, C4<1>;
L_0x199b590 .delay 1 (5000,5000,5000) L_0x199b590/d;
L_0x199b430/d .functor OR 1, L_0x19a02d0, L_0x19a0430, C4<0>, C4<0>;
L_0x199b430 .delay 1 (5000,5000,5000) L_0x199b430/d;
L_0x199e1b0/d .functor NOR 1, L_0x19a02d0, L_0x19a0430, C4<0>, C4<0>;
L_0x199e1b0 .delay 1 (5000,5000,5000) L_0x199e1b0/d;
L_0x199e270/d .functor XOR 1, L_0x19a02d0, L_0x19a0430, C4<0>, C4<0>;
L_0x199e270 .delay 1 (5000,5000,5000) L_0x199e270/d;
L_0x199ecb0/d .functor NOT 1, L_0x19a0710, C4<0>, C4<0>, C4<0>;
L_0x199ecb0 .delay 1 (5000,5000,5000) L_0x199ecb0/d;
L_0x193ccf0/d .functor NOT 1, L_0x199dc30, C4<0>, C4<0>, C4<0>;
L_0x193ccf0 .delay 1 (5000,5000,5000) L_0x193ccf0/d;
L_0x199ee60/d .functor NOT 1, L_0x199dcd0, C4<0>, C4<0>, C4<0>;
L_0x199ee60 .delay 1 (5000,5000,5000) L_0x199ee60/d;
L_0x199f010/d .functor AND 1, L_0x199e5f0, L_0x199ecb0, L_0x193ccf0, L_0x199ee60;
L_0x199f010 .delay 1 (5000,5000,5000) L_0x199f010/d;
L_0x199f1c0/d .functor AND 1, L_0x199e5f0, L_0x19a0710, L_0x193ccf0, L_0x199ee60;
L_0x199f1c0 .delay 1 (5000,5000,5000) L_0x199f1c0/d;
L_0x199f3d0/d .functor AND 1, L_0x199e270, L_0x199ecb0, L_0x199dc30, L_0x199ee60;
L_0x199f3d0 .delay 1 (5000,5000,5000) L_0x199f3d0/d;
L_0x199f5b0/d .functor AND 1, L_0x199e5f0, L_0x19a0710, L_0x199dc30, L_0x199ee60;
L_0x199f5b0 .delay 1 (5000,5000,5000) L_0x199f5b0/d;
L_0x199f780/d .functor AND 1, L_0x199d9c0, L_0x199ecb0, L_0x193ccf0, L_0x199dcd0;
L_0x199f780 .delay 1 (5000,5000,5000) L_0x199f780/d;
L_0x199f960/d .functor AND 1, L_0x199b590, L_0x19a0710, L_0x193ccf0, L_0x199dcd0;
L_0x199f960 .delay 1 (5000,5000,5000) L_0x199f960/d;
L_0x199f710/d .functor AND 1, L_0x199e1b0, L_0x199ecb0, L_0x199dc30, L_0x199dcd0;
L_0x199f710 .delay 1 (5000,5000,5000) L_0x199f710/d;
L_0x199fd40/d .functor AND 1, L_0x199b430, L_0x19a0710, L_0x199dc30, L_0x199dcd0;
L_0x199fd40 .delay 1 (5000,5000,5000) L_0x199fd40/d;
L_0x199fee0/0/0 .functor OR 1, L_0x199f010, L_0x199f1c0, L_0x199f3d0, L_0x199f780;
L_0x199fee0/0/4 .functor OR 1, L_0x199f960, L_0x199f710, L_0x199fd40, L_0x199f5b0;
L_0x199fee0/d .functor OR 1, L_0x199fee0/0/0, L_0x199fee0/0/4, C4<0>, C4<0>;
L_0x199fee0 .delay 1 (5000,5000,5000) L_0x199fee0/d;
v0x193c650_0 .net "a", 0 0, L_0x19a02d0;  1 drivers
v0x193c710_0 .net "addSub", 0 0, L_0x199e5f0;  1 drivers
v0x193c7e0_0 .net "andRes", 0 0, L_0x199d9c0;  1 drivers
v0x193c8b0_0 .net "b", 0 0, L_0x19a0430;  1 drivers
v0x193c980_0 .net "carryIn", 0 0, L_0x19a05e0;  1 drivers
v0x193ca20_0 .net "carryOut", 0 0, L_0x199eab0;  1 drivers
v0x193caf0_0 .net "initialResult", 0 0, L_0x199fee0;  1 drivers
v0x193cb90_0 .net "isAdd", 0 0, L_0x199f010;  1 drivers
v0x193cc30_0 .net "isAnd", 0 0, L_0x199f780;  1 drivers
v0x193cd60_0 .net "isNand", 0 0, L_0x199f960;  1 drivers
v0x193ce00_0 .net "isNor", 0 0, L_0x199f710;  1 drivers
v0x193cea0_0 .net "isOr", 0 0, L_0x199fd40;  1 drivers
v0x193cf60_0 .net "isSLT", 0 0, L_0x199f5b0;  1 drivers
v0x193d020_0 .net "isSub", 0 0, L_0x199f1c0;  1 drivers
v0x193d0e0_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x193d180_0 .net "isXor", 0 0, L_0x199f3d0;  1 drivers
v0x193d240_0 .net "nandRes", 0 0, L_0x199b590;  1 drivers
v0x193d3f0_0 .net "norRes", 0 0, L_0x199e1b0;  1 drivers
v0x193d490_0 .net "orRes", 0 0, L_0x199b430;  1 drivers
v0x193d530_0 .net "s0", 0 0, L_0x19a0710;  1 drivers
v0x193d5d0_0 .net "s0inv", 0 0, L_0x199ecb0;  1 drivers
v0x193d690_0 .net "s1", 0 0, L_0x199dc30;  1 drivers
v0x193d750_0 .net "s1inv", 0 0, L_0x193ccf0;  1 drivers
v0x193d810_0 .net "s2", 0 0, L_0x199dcd0;  1 drivers
v0x193d8d0_0 .net "s2inv", 0 0, L_0x199ee60;  1 drivers
v0x193d990_0 .net "xorRes", 0 0, L_0x199e270;  1 drivers
S_0x193ba50 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x193b750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x199e3d0/d .functor XOR 1, L_0x19a0430, L_0x19b0630, C4<0>, C4<0>;
L_0x199e3d0 .delay 1 (5000,5000,5000) L_0x199e3d0/d;
L_0x199e490/d .functor XOR 1, L_0x19a02d0, L_0x199e3d0, C4<0>, C4<0>;
L_0x199e490 .delay 1 (5000,5000,5000) L_0x199e490/d;
L_0x199e5f0/d .functor XOR 1, L_0x199e490, L_0x19a05e0, C4<0>, C4<0>;
L_0x199e5f0 .delay 1 (5000,5000,5000) L_0x199e5f0/d;
L_0x199e7f0/d .functor AND 1, L_0x19a02d0, L_0x199e3d0, C4<1>, C4<1>;
L_0x199e7f0 .delay 1 (5000,5000,5000) L_0x199e7f0/d;
L_0x199b4a0/d .functor AND 1, L_0x199e490, L_0x19a05e0, C4<1>, C4<1>;
L_0x199b4a0 .delay 1 (5000,5000,5000) L_0x199b4a0/d;
L_0x199eab0/d .functor OR 1, L_0x199e7f0, L_0x199b4a0, C4<0>, C4<0>;
L_0x199eab0 .delay 1 (5000,5000,5000) L_0x199eab0/d;
v0x193bce0_0 .net "AandB", 0 0, L_0x199e7f0;  1 drivers
v0x193bdc0_0 .net "BxorSub", 0 0, L_0x199e3d0;  1 drivers
v0x193be80_0 .net "a", 0 0, L_0x19a02d0;  alias, 1 drivers
v0x193bf50_0 .net "b", 0 0, L_0x19a0430;  alias, 1 drivers
v0x193c010_0 .net "carryin", 0 0, L_0x19a05e0;  alias, 1 drivers
v0x193c120_0 .net "carryout", 0 0, L_0x199eab0;  alias, 1 drivers
v0x193c1e0_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x193c280_0 .net "res", 0 0, L_0x199e5f0;  alias, 1 drivers
v0x193c340_0 .net "xAorB", 0 0, L_0x199e490;  1 drivers
v0x193c490_0 .net "xAorBandCin", 0 0, L_0x199b4a0;  1 drivers
S_0x193db70 .scope generate, "genblk1[27]" "genblk1[27]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x193dd30 .param/l "i" 0 3 150, +C4<011011>;
S_0x193ddf0 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x193db70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x19a0370/d .functor AND 1, L_0x19a2d00, L_0x19a2e60, C4<1>, C4<1>;
L_0x19a0370 .delay 1 (5000,5000,5000) L_0x19a0370/d;
L_0x199fb50/d .functor NAND 1, L_0x19a2d00, L_0x19a2e60, C4<1>, C4<1>;
L_0x199fb50 .delay 1 (5000,5000,5000) L_0x199fb50/d;
L_0x199de60/d .functor OR 1, L_0x19a2d00, L_0x19a2e60, C4<0>, C4<0>;
L_0x199de60 .delay 1 (5000,5000,5000) L_0x199de60/d;
L_0x199e000/d .functor NOR 1, L_0x19a2d00, L_0x19a2e60, C4<0>, C4<0>;
L_0x199e000 .delay 1 (5000,5000,5000) L_0x199e000/d;
L_0x19a0cd0/d .functor XOR 1, L_0x19a2d00, L_0x19a2e60, C4<0>, C4<0>;
L_0x19a0cd0 .delay 1 (5000,5000,5000) L_0x19a0cd0/d;
L_0x19a16e0/d .functor NOT 1, L_0x19a0850, C4<0>, C4<0>, C4<0>;
L_0x19a16e0 .delay 1 (5000,5000,5000) L_0x19a16e0/d;
L_0x193f390/d .functor NOT 1, L_0x19a08f0, C4<0>, C4<0>, C4<0>;
L_0x193f390 .delay 1 (5000,5000,5000) L_0x193f390/d;
L_0x19a1890/d .functor NOT 1, L_0x19a0990, C4<0>, C4<0>, C4<0>;
L_0x19a1890 .delay 1 (5000,5000,5000) L_0x19a1890/d;
L_0x19a1a40/d .functor AND 1, L_0x19a1000, L_0x19a16e0, L_0x193f390, L_0x19a1890;
L_0x19a1a40 .delay 1 (5000,5000,5000) L_0x19a1a40/d;
L_0x19a1bf0/d .functor AND 1, L_0x19a1000, L_0x19a0850, L_0x193f390, L_0x19a1890;
L_0x19a1bf0 .delay 1 (5000,5000,5000) L_0x19a1bf0/d;
L_0x19a1e00/d .functor AND 1, L_0x19a0cd0, L_0x19a16e0, L_0x19a08f0, L_0x19a1890;
L_0x19a1e00 .delay 1 (5000,5000,5000) L_0x19a1e00/d;
L_0x19a1fe0/d .functor AND 1, L_0x19a1000, L_0x19a0850, L_0x19a08f0, L_0x19a1890;
L_0x19a1fe0 .delay 1 (5000,5000,5000) L_0x19a1fe0/d;
L_0x19a21b0/d .functor AND 1, L_0x19a0370, L_0x19a16e0, L_0x193f390, L_0x19a0990;
L_0x19a21b0 .delay 1 (5000,5000,5000) L_0x19a21b0/d;
L_0x19a2390/d .functor AND 1, L_0x199fb50, L_0x19a0850, L_0x193f390, L_0x19a0990;
L_0x19a2390 .delay 1 (5000,5000,5000) L_0x19a2390/d;
L_0x19a2140/d .functor AND 1, L_0x199e000, L_0x19a16e0, L_0x19a08f0, L_0x19a0990;
L_0x19a2140 .delay 1 (5000,5000,5000) L_0x19a2140/d;
L_0x19a2770/d .functor AND 1, L_0x199de60, L_0x19a0850, L_0x19a08f0, L_0x19a0990;
L_0x19a2770 .delay 1 (5000,5000,5000) L_0x19a2770/d;
L_0x19a2910/0/0 .functor OR 1, L_0x19a1a40, L_0x19a1bf0, L_0x19a1e00, L_0x19a21b0;
L_0x19a2910/0/4 .functor OR 1, L_0x19a2390, L_0x19a2140, L_0x19a2770, L_0x19a1fe0;
L_0x19a2910/d .functor OR 1, L_0x19a2910/0/0, L_0x19a2910/0/4, C4<0>, C4<0>;
L_0x19a2910 .delay 1 (5000,5000,5000) L_0x19a2910/d;
v0x193ecf0_0 .net "a", 0 0, L_0x19a2d00;  1 drivers
v0x193edb0_0 .net "addSub", 0 0, L_0x19a1000;  1 drivers
v0x193ee80_0 .net "andRes", 0 0, L_0x19a0370;  1 drivers
v0x193ef50_0 .net "b", 0 0, L_0x19a2e60;  1 drivers
v0x193f020_0 .net "carryIn", 0 0, L_0x19a07b0;  1 drivers
v0x193f0c0_0 .net "carryOut", 0 0, L_0x19a14e0;  1 drivers
v0x193f190_0 .net "initialResult", 0 0, L_0x19a2910;  1 drivers
v0x193f230_0 .net "isAdd", 0 0, L_0x19a1a40;  1 drivers
v0x193f2d0_0 .net "isAnd", 0 0, L_0x19a21b0;  1 drivers
v0x193f400_0 .net "isNand", 0 0, L_0x19a2390;  1 drivers
v0x193f4a0_0 .net "isNor", 0 0, L_0x19a2140;  1 drivers
v0x193f540_0 .net "isOr", 0 0, L_0x19a2770;  1 drivers
v0x193f600_0 .net "isSLT", 0 0, L_0x19a1fe0;  1 drivers
v0x193f6c0_0 .net "isSub", 0 0, L_0x19a1bf0;  1 drivers
v0x193f780_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x193f820_0 .net "isXor", 0 0, L_0x19a1e00;  1 drivers
v0x193f8e0_0 .net "nandRes", 0 0, L_0x199fb50;  1 drivers
v0x193fa90_0 .net "norRes", 0 0, L_0x199e000;  1 drivers
v0x193fb30_0 .net "orRes", 0 0, L_0x199de60;  1 drivers
v0x193fbd0_0 .net "s0", 0 0, L_0x19a0850;  1 drivers
v0x193fc70_0 .net "s0inv", 0 0, L_0x19a16e0;  1 drivers
v0x193fd30_0 .net "s1", 0 0, L_0x19a08f0;  1 drivers
v0x193fdf0_0 .net "s1inv", 0 0, L_0x193f390;  1 drivers
v0x193feb0_0 .net "s2", 0 0, L_0x19a0990;  1 drivers
v0x193ff70_0 .net "s2inv", 0 0, L_0x19a1890;  1 drivers
v0x1940030_0 .net "xorRes", 0 0, L_0x19a0cd0;  1 drivers
S_0x193e0f0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x193ddf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x19a0d90/d .functor XOR 1, L_0x19a2e60, L_0x19b0630, C4<0>, C4<0>;
L_0x19a0d90 .delay 1 (5000,5000,5000) L_0x19a0d90/d;
L_0x19a0ef0/d .functor XOR 1, L_0x19a2d00, L_0x19a0d90, C4<0>, C4<0>;
L_0x19a0ef0 .delay 1 (5000,5000,5000) L_0x19a0ef0/d;
L_0x19a1000/d .functor XOR 1, L_0x19a0ef0, L_0x19a07b0, C4<0>, C4<0>;
L_0x19a1000 .delay 1 (5000,5000,5000) L_0x19a1000/d;
L_0x19a1200/d .functor AND 1, L_0x19a2d00, L_0x19a0d90, C4<1>, C4<1>;
L_0x19a1200 .delay 1 (5000,5000,5000) L_0x19a1200/d;
L_0x19a1470/d .functor AND 1, L_0x19a0ef0, L_0x19a07b0, C4<1>, C4<1>;
L_0x19a1470 .delay 1 (5000,5000,5000) L_0x19a1470/d;
L_0x19a14e0/d .functor OR 1, L_0x19a1200, L_0x19a1470, C4<0>, C4<0>;
L_0x19a14e0 .delay 1 (5000,5000,5000) L_0x19a14e0/d;
v0x193e380_0 .net "AandB", 0 0, L_0x19a1200;  1 drivers
v0x193e460_0 .net "BxorSub", 0 0, L_0x19a0d90;  1 drivers
v0x193e520_0 .net "a", 0 0, L_0x19a2d00;  alias, 1 drivers
v0x193e5f0_0 .net "b", 0 0, L_0x19a2e60;  alias, 1 drivers
v0x193e6b0_0 .net "carryin", 0 0, L_0x19a07b0;  alias, 1 drivers
v0x193e7c0_0 .net "carryout", 0 0, L_0x19a14e0;  alias, 1 drivers
v0x193e880_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x193e920_0 .net "res", 0 0, L_0x19a1000;  alias, 1 drivers
v0x193e9e0_0 .net "xAorB", 0 0, L_0x19a0ef0;  1 drivers
v0x193eb30_0 .net "xAorBandCin", 0 0, L_0x19a1470;  1 drivers
S_0x1940210 .scope generate, "genblk1[28]" "genblk1[28]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x19403d0 .param/l "i" 0 3 150, +C4<011100>;
S_0x1940490 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x1940210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x19a2da0/d .functor AND 1, L_0x19a5710, L_0x19a5870, C4<1>, C4<1>;
L_0x19a2da0 .delay 1 (5000,5000,5000) L_0x19a2da0/d;
L_0x19a2580/d .functor NAND 1, L_0x19a5710, L_0x19a5870, C4<1>, C4<1>;
L_0x19a2580 .delay 1 (5000,5000,5000) L_0x19a2580/d;
L_0x19a0ad0/d .functor OR 1, L_0x19a5710, L_0x19a5870, C4<0>, C4<0>;
L_0x19a0ad0 .delay 1 (5000,5000,5000) L_0x19a0ad0/d;
L_0x19a35f0/d .functor NOR 1, L_0x19a5710, L_0x19a5870, C4<0>, C4<0>;
L_0x19a35f0 .delay 1 (5000,5000,5000) L_0x19a35f0/d;
L_0x19a36b0/d .functor XOR 1, L_0x19a5710, L_0x19a5870, C4<0>, C4<0>;
L_0x19a36b0 .delay 1 (5000,5000,5000) L_0x19a36b0/d;
L_0x19a40f0/d .functor NOT 1, L_0x19a5b50, C4<0>, C4<0>, C4<0>;
L_0x19a40f0 .delay 1 (5000,5000,5000) L_0x19a40f0/d;
L_0x1941a30/d .functor NOT 1, L_0x19a3010, C4<0>, C4<0>, C4<0>;
L_0x1941a30 .delay 1 (5000,5000,5000) L_0x1941a30/d;
L_0x19a42a0/d .functor NOT 1, L_0x19a30b0, C4<0>, C4<0>, C4<0>;
L_0x19a42a0 .delay 1 (5000,5000,5000) L_0x19a42a0/d;
L_0x19a4450/d .functor AND 1, L_0x19a3a30, L_0x19a40f0, L_0x1941a30, L_0x19a42a0;
L_0x19a4450 .delay 1 (5000,5000,5000) L_0x19a4450/d;
L_0x19a4600/d .functor AND 1, L_0x19a3a30, L_0x19a5b50, L_0x1941a30, L_0x19a42a0;
L_0x19a4600 .delay 1 (5000,5000,5000) L_0x19a4600/d;
L_0x19a4810/d .functor AND 1, L_0x19a36b0, L_0x19a40f0, L_0x19a3010, L_0x19a42a0;
L_0x19a4810 .delay 1 (5000,5000,5000) L_0x19a4810/d;
L_0x19a49f0/d .functor AND 1, L_0x19a3a30, L_0x19a5b50, L_0x19a3010, L_0x19a42a0;
L_0x19a49f0 .delay 1 (5000,5000,5000) L_0x19a49f0/d;
L_0x19a4bc0/d .functor AND 1, L_0x19a2da0, L_0x19a40f0, L_0x1941a30, L_0x19a30b0;
L_0x19a4bc0 .delay 1 (5000,5000,5000) L_0x19a4bc0/d;
L_0x19a4da0/d .functor AND 1, L_0x19a2580, L_0x19a5b50, L_0x1941a30, L_0x19a30b0;
L_0x19a4da0 .delay 1 (5000,5000,5000) L_0x19a4da0/d;
L_0x19a4b50/d .functor AND 1, L_0x19a35f0, L_0x19a40f0, L_0x19a3010, L_0x19a30b0;
L_0x19a4b50 .delay 1 (5000,5000,5000) L_0x19a4b50/d;
L_0x19a5180/d .functor AND 1, L_0x19a0ad0, L_0x19a5b50, L_0x19a3010, L_0x19a30b0;
L_0x19a5180 .delay 1 (5000,5000,5000) L_0x19a5180/d;
L_0x19a5320/0/0 .functor OR 1, L_0x19a4450, L_0x19a4600, L_0x19a4810, L_0x19a4bc0;
L_0x19a5320/0/4 .functor OR 1, L_0x19a4da0, L_0x19a4b50, L_0x19a5180, L_0x19a49f0;
L_0x19a5320/d .functor OR 1, L_0x19a5320/0/0, L_0x19a5320/0/4, C4<0>, C4<0>;
L_0x19a5320 .delay 1 (5000,5000,5000) L_0x19a5320/d;
v0x1941390_0 .net "a", 0 0, L_0x19a5710;  1 drivers
v0x1941450_0 .net "addSub", 0 0, L_0x19a3a30;  1 drivers
v0x1941520_0 .net "andRes", 0 0, L_0x19a2da0;  1 drivers
v0x19415f0_0 .net "b", 0 0, L_0x19a5870;  1 drivers
v0x19416c0_0 .net "carryIn", 0 0, L_0x19a5a20;  1 drivers
v0x1941760_0 .net "carryOut", 0 0, L_0x19a3ef0;  1 drivers
v0x1941830_0 .net "initialResult", 0 0, L_0x19a5320;  1 drivers
v0x19418d0_0 .net "isAdd", 0 0, L_0x19a4450;  1 drivers
v0x1941970_0 .net "isAnd", 0 0, L_0x19a4bc0;  1 drivers
v0x1941aa0_0 .net "isNand", 0 0, L_0x19a4da0;  1 drivers
v0x1941b40_0 .net "isNor", 0 0, L_0x19a4b50;  1 drivers
v0x1941be0_0 .net "isOr", 0 0, L_0x19a5180;  1 drivers
v0x1941ca0_0 .net "isSLT", 0 0, L_0x19a49f0;  1 drivers
v0x1941d60_0 .net "isSub", 0 0, L_0x19a4600;  1 drivers
v0x1941e20_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1941ec0_0 .net "isXor", 0 0, L_0x19a4810;  1 drivers
v0x1941f80_0 .net "nandRes", 0 0, L_0x19a2580;  1 drivers
v0x1942130_0 .net "norRes", 0 0, L_0x19a35f0;  1 drivers
v0x19421d0_0 .net "orRes", 0 0, L_0x19a0ad0;  1 drivers
v0x1942270_0 .net "s0", 0 0, L_0x19a5b50;  1 drivers
v0x1942310_0 .net "s0inv", 0 0, L_0x19a40f0;  1 drivers
v0x19423d0_0 .net "s1", 0 0, L_0x19a3010;  1 drivers
v0x1942490_0 .net "s1inv", 0 0, L_0x1941a30;  1 drivers
v0x1942550_0 .net "s2", 0 0, L_0x19a30b0;  1 drivers
v0x1942610_0 .net "s2inv", 0 0, L_0x19a42a0;  1 drivers
v0x19426d0_0 .net "xorRes", 0 0, L_0x19a36b0;  1 drivers
S_0x1940790 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1940490;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x19a3810/d .functor XOR 1, L_0x19a5870, L_0x19b0630, C4<0>, C4<0>;
L_0x19a3810 .delay 1 (5000,5000,5000) L_0x19a3810/d;
L_0x19a38d0/d .functor XOR 1, L_0x19a5710, L_0x19a3810, C4<0>, C4<0>;
L_0x19a38d0 .delay 1 (5000,5000,5000) L_0x19a38d0/d;
L_0x19a3a30/d .functor XOR 1, L_0x19a38d0, L_0x19a5a20, C4<0>, C4<0>;
L_0x19a3a30 .delay 1 (5000,5000,5000) L_0x19a3a30/d;
L_0x19a3c30/d .functor AND 1, L_0x19a5710, L_0x19a3810, C4<1>, C4<1>;
L_0x19a3c30 .delay 1 (5000,5000,5000) L_0x19a3c30/d;
L_0x19a0b40/d .functor AND 1, L_0x19a38d0, L_0x19a5a20, C4<1>, C4<1>;
L_0x19a0b40 .delay 1 (5000,5000,5000) L_0x19a0b40/d;
L_0x19a3ef0/d .functor OR 1, L_0x19a3c30, L_0x19a0b40, C4<0>, C4<0>;
L_0x19a3ef0 .delay 1 (5000,5000,5000) L_0x19a3ef0/d;
v0x1940a20_0 .net "AandB", 0 0, L_0x19a3c30;  1 drivers
v0x1940b00_0 .net "BxorSub", 0 0, L_0x19a3810;  1 drivers
v0x1940bc0_0 .net "a", 0 0, L_0x19a5710;  alias, 1 drivers
v0x1940c90_0 .net "b", 0 0, L_0x19a5870;  alias, 1 drivers
v0x1940d50_0 .net "carryin", 0 0, L_0x19a5a20;  alias, 1 drivers
v0x1940e60_0 .net "carryout", 0 0, L_0x19a3ef0;  alias, 1 drivers
v0x1940f20_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1940fc0_0 .net "res", 0 0, L_0x19a3a30;  alias, 1 drivers
v0x1941080_0 .net "xAorB", 0 0, L_0x19a38d0;  1 drivers
v0x19411d0_0 .net "xAorBandCin", 0 0, L_0x19a0b40;  1 drivers
S_0x19428b0 .scope generate, "genblk1[29]" "genblk1[29]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x1942a70 .param/l "i" 0 3 150, +C4<011101>;
S_0x1942b30 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x19428b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x19a57b0/d .functor AND 1, L_0x19a8150, L_0x19a82b0, C4<1>, C4<1>;
L_0x19a57b0 .delay 1 (5000,5000,5000) L_0x19a57b0/d;
L_0x19a4f90/d .functor NAND 1, L_0x19a8150, L_0x19a82b0, C4<1>, C4<1>;
L_0x19a4f90 .delay 1 (5000,5000,5000) L_0x19a4f90/d;
L_0x19a3240/d .functor OR 1, L_0x19a8150, L_0x19a82b0, C4<0>, C4<0>;
L_0x19a3240 .delay 1 (5000,5000,5000) L_0x19a3240/d;
L_0x19a33e0/d .functor NOR 1, L_0x19a8150, L_0x19a82b0, C4<0>, C4<0>;
L_0x19a33e0 .delay 1 (5000,5000,5000) L_0x19a33e0/d;
L_0x19a6170/d .functor XOR 1, L_0x19a8150, L_0x19a82b0, C4<0>, C4<0>;
L_0x19a6170 .delay 1 (5000,5000,5000) L_0x19a6170/d;
L_0x19a6b30/d .functor NOT 1, L_0x19a5c90, C4<0>, C4<0>, C4<0>;
L_0x19a6b30 .delay 1 (5000,5000,5000) L_0x19a6b30/d;
L_0x19440d0/d .functor NOT 1, L_0x19a5d30, C4<0>, C4<0>, C4<0>;
L_0x19440d0 .delay 1 (5000,5000,5000) L_0x19440d0/d;
L_0x19a6ce0/d .functor NOT 1, L_0x19a5dd0, C4<0>, C4<0>, C4<0>;
L_0x19a6ce0 .delay 1 (5000,5000,5000) L_0x19a6ce0/d;
L_0x19a6e90/d .functor AND 1, L_0x19a6450, L_0x19a6b30, L_0x19440d0, L_0x19a6ce0;
L_0x19a6e90 .delay 1 (5000,5000,5000) L_0x19a6e90/d;
L_0x19a7040/d .functor AND 1, L_0x19a6450, L_0x19a5c90, L_0x19440d0, L_0x19a6ce0;
L_0x19a7040 .delay 1 (5000,5000,5000) L_0x19a7040/d;
L_0x19a7250/d .functor AND 1, L_0x19a6170, L_0x19a6b30, L_0x19a5d30, L_0x19a6ce0;
L_0x19a7250 .delay 1 (5000,5000,5000) L_0x19a7250/d;
L_0x19a7430/d .functor AND 1, L_0x19a6450, L_0x19a5c90, L_0x19a5d30, L_0x19a6ce0;
L_0x19a7430 .delay 1 (5000,5000,5000) L_0x19a7430/d;
L_0x19a7600/d .functor AND 1, L_0x19a57b0, L_0x19a6b30, L_0x19440d0, L_0x19a5dd0;
L_0x19a7600 .delay 1 (5000,5000,5000) L_0x19a7600/d;
L_0x19a77e0/d .functor AND 1, L_0x19a4f90, L_0x19a5c90, L_0x19440d0, L_0x19a5dd0;
L_0x19a77e0 .delay 1 (5000,5000,5000) L_0x19a77e0/d;
L_0x19a7590/d .functor AND 1, L_0x19a33e0, L_0x19a6b30, L_0x19a5d30, L_0x19a5dd0;
L_0x19a7590 .delay 1 (5000,5000,5000) L_0x19a7590/d;
L_0x19a7bc0/d .functor AND 1, L_0x19a3240, L_0x19a5c90, L_0x19a5d30, L_0x19a5dd0;
L_0x19a7bc0 .delay 1 (5000,5000,5000) L_0x19a7bc0/d;
L_0x19a7d60/0/0 .functor OR 1, L_0x19a6e90, L_0x19a7040, L_0x19a7250, L_0x19a7600;
L_0x19a7d60/0/4 .functor OR 1, L_0x19a77e0, L_0x19a7590, L_0x19a7bc0, L_0x19a7430;
L_0x19a7d60/d .functor OR 1, L_0x19a7d60/0/0, L_0x19a7d60/0/4, C4<0>, C4<0>;
L_0x19a7d60 .delay 1 (5000,5000,5000) L_0x19a7d60/d;
v0x1943a30_0 .net "a", 0 0, L_0x19a8150;  1 drivers
v0x1943af0_0 .net "addSub", 0 0, L_0x19a6450;  1 drivers
v0x1943bc0_0 .net "andRes", 0 0, L_0x19a57b0;  1 drivers
v0x1943c90_0 .net "b", 0 0, L_0x19a82b0;  1 drivers
v0x1943d60_0 .net "carryIn", 0 0, L_0x19a5bf0;  1 drivers
v0x1943e00_0 .net "carryOut", 0 0, L_0x19a6930;  1 drivers
v0x1943ed0_0 .net "initialResult", 0 0, L_0x19a7d60;  1 drivers
v0x1943f70_0 .net "isAdd", 0 0, L_0x19a6e90;  1 drivers
v0x1944010_0 .net "isAnd", 0 0, L_0x19a7600;  1 drivers
v0x1944140_0 .net "isNand", 0 0, L_0x19a77e0;  1 drivers
v0x19441e0_0 .net "isNor", 0 0, L_0x19a7590;  1 drivers
v0x1944280_0 .net "isOr", 0 0, L_0x19a7bc0;  1 drivers
v0x1944340_0 .net "isSLT", 0 0, L_0x19a7430;  1 drivers
v0x1944400_0 .net "isSub", 0 0, L_0x19a7040;  1 drivers
v0x19444c0_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1944560_0 .net "isXor", 0 0, L_0x19a7250;  1 drivers
v0x1944620_0 .net "nandRes", 0 0, L_0x19a4f90;  1 drivers
v0x19447d0_0 .net "norRes", 0 0, L_0x19a33e0;  1 drivers
v0x1944870_0 .net "orRes", 0 0, L_0x19a3240;  1 drivers
v0x1944910_0 .net "s0", 0 0, L_0x19a5c90;  1 drivers
v0x19449b0_0 .net "s0inv", 0 0, L_0x19a6b30;  1 drivers
v0x1944a70_0 .net "s1", 0 0, L_0x19a5d30;  1 drivers
v0x1944b30_0 .net "s1inv", 0 0, L_0x19440d0;  1 drivers
v0x1944bf0_0 .net "s2", 0 0, L_0x19a5dd0;  1 drivers
v0x1944cb0_0 .net "s2inv", 0 0, L_0x19a6ce0;  1 drivers
v0x1944d70_0 .net "xorRes", 0 0, L_0x19a6170;  1 drivers
S_0x1942e30 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1942b30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x19a61e0/d .functor XOR 1, L_0x19a82b0, L_0x19b0630, C4<0>, C4<0>;
L_0x19a61e0 .delay 1 (5000,5000,5000) L_0x19a61e0/d;
L_0x19a6340/d .functor XOR 1, L_0x19a8150, L_0x19a61e0, C4<0>, C4<0>;
L_0x19a6340 .delay 1 (5000,5000,5000) L_0x19a6340/d;
L_0x19a6450/d .functor XOR 1, L_0x19a6340, L_0x19a5bf0, C4<0>, C4<0>;
L_0x19a6450 .delay 1 (5000,5000,5000) L_0x19a6450/d;
L_0x19a6650/d .functor AND 1, L_0x19a8150, L_0x19a61e0, C4<1>, C4<1>;
L_0x19a6650 .delay 1 (5000,5000,5000) L_0x19a6650/d;
L_0x19a68c0/d .functor AND 1, L_0x19a6340, L_0x19a5bf0, C4<1>, C4<1>;
L_0x19a68c0 .delay 1 (5000,5000,5000) L_0x19a68c0/d;
L_0x19a6930/d .functor OR 1, L_0x19a6650, L_0x19a68c0, C4<0>, C4<0>;
L_0x19a6930 .delay 1 (5000,5000,5000) L_0x19a6930/d;
v0x19430c0_0 .net "AandB", 0 0, L_0x19a6650;  1 drivers
v0x19431a0_0 .net "BxorSub", 0 0, L_0x19a61e0;  1 drivers
v0x1943260_0 .net "a", 0 0, L_0x19a8150;  alias, 1 drivers
v0x1943330_0 .net "b", 0 0, L_0x19a82b0;  alias, 1 drivers
v0x19433f0_0 .net "carryin", 0 0, L_0x19a5bf0;  alias, 1 drivers
v0x1943500_0 .net "carryout", 0 0, L_0x19a6930;  alias, 1 drivers
v0x19435c0_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1943660_0 .net "res", 0 0, L_0x19a6450;  alias, 1 drivers
v0x1943720_0 .net "xAorB", 0 0, L_0x19a6340;  1 drivers
v0x1943870_0 .net "xAorBandCin", 0 0, L_0x19a68c0;  1 drivers
S_0x1944f50 .scope generate, "genblk1[30]" "genblk1[30]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x1945110 .param/l "i" 0 3 150, +C4<011110>;
S_0x19451d0 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x1944f50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x19a81f0/d .functor AND 1, L_0x19aab70, L_0x1980090, C4<1>, C4<1>;
L_0x19a81f0 .delay 1 (5000,5000,5000) L_0x19a81f0/d;
L_0x19a79d0/d .functor NAND 1, L_0x19aab70, L_0x1980090, C4<1>, C4<1>;
L_0x19a79d0 .delay 1 (5000,5000,5000) L_0x19a79d0/d;
L_0x19a5f10/d .functor OR 1, L_0x19aab70, L_0x1980090, C4<0>, C4<0>;
L_0x19a5f10 .delay 1 (5000,5000,5000) L_0x19a5f10/d;
L_0x19a8aa0/d .functor NOR 1, L_0x19aab70, L_0x1980090, C4<0>, C4<0>;
L_0x19a8aa0 .delay 1 (5000,5000,5000) L_0x19a8aa0/d;
L_0x19a8b10/d .functor XOR 1, L_0x19aab70, L_0x1980090, C4<0>, C4<0>;
L_0x19a8b10 .delay 1 (5000,5000,5000) L_0x19a8b10/d;
L_0x19a9550/d .functor NOT 1, L_0x19804e0, C4<0>, C4<0>, C4<0>;
L_0x19a9550 .delay 1 (5000,5000,5000) L_0x19a9550/d;
L_0x1946770/d .functor NOT 1, L_0x19a8460, C4<0>, C4<0>, C4<0>;
L_0x1946770 .delay 1 (5000,5000,5000) L_0x1946770/d;
L_0x19a9700/d .functor NOT 1, L_0x19a8500, C4<0>, C4<0>, C4<0>;
L_0x19a9700 .delay 1 (5000,5000,5000) L_0x19a9700/d;
L_0x19a98b0/d .functor AND 1, L_0x19a8e90, L_0x19a9550, L_0x1946770, L_0x19a9700;
L_0x19a98b0 .delay 1 (5000,5000,5000) L_0x19a98b0/d;
L_0x19a9a60/d .functor AND 1, L_0x19a8e90, L_0x19804e0, L_0x1946770, L_0x19a9700;
L_0x19a9a60 .delay 1 (5000,5000,5000) L_0x19a9a60/d;
L_0x19a9c70/d .functor AND 1, L_0x19a8b10, L_0x19a9550, L_0x19a8460, L_0x19a9700;
L_0x19a9c70 .delay 1 (5000,5000,5000) L_0x19a9c70/d;
L_0x19a9e50/d .functor AND 1, L_0x19a8e90, L_0x19804e0, L_0x19a8460, L_0x19a9700;
L_0x19a9e50 .delay 1 (5000,5000,5000) L_0x19a9e50/d;
L_0x19aa020/d .functor AND 1, L_0x19a81f0, L_0x19a9550, L_0x1946770, L_0x19a8500;
L_0x19aa020 .delay 1 (5000,5000,5000) L_0x19aa020/d;
L_0x19aa200/d .functor AND 1, L_0x19a79d0, L_0x19804e0, L_0x1946770, L_0x19a8500;
L_0x19aa200 .delay 1 (5000,5000,5000) L_0x19aa200/d;
L_0x19a9fb0/d .functor AND 1, L_0x19a8aa0, L_0x19a9550, L_0x19a8460, L_0x19a8500;
L_0x19a9fb0 .delay 1 (5000,5000,5000) L_0x19a9fb0/d;
L_0x19aa5e0/d .functor AND 1, L_0x19a5f10, L_0x19804e0, L_0x19a8460, L_0x19a8500;
L_0x19aa5e0 .delay 1 (5000,5000,5000) L_0x19aa5e0/d;
L_0x19aa780/0/0 .functor OR 1, L_0x19a98b0, L_0x19a9a60, L_0x19a9c70, L_0x19aa020;
L_0x19aa780/0/4 .functor OR 1, L_0x19aa200, L_0x19a9fb0, L_0x19aa5e0, L_0x19a9e50;
L_0x19aa780/d .functor OR 1, L_0x19aa780/0/0, L_0x19aa780/0/4, C4<0>, C4<0>;
L_0x19aa780 .delay 1 (5000,5000,5000) L_0x19aa780/d;
v0x19460d0_0 .net "a", 0 0, L_0x19aab70;  1 drivers
v0x1946190_0 .net "addSub", 0 0, L_0x19a8e90;  1 drivers
v0x1946260_0 .net "andRes", 0 0, L_0x19a81f0;  1 drivers
v0x1946330_0 .net "b", 0 0, L_0x1980090;  1 drivers
v0x1946400_0 .net "carryIn", 0 0, L_0x19803b0;  1 drivers
v0x19464a0_0 .net "carryOut", 0 0, L_0x19a9350;  1 drivers
v0x1946570_0 .net "initialResult", 0 0, L_0x19aa780;  1 drivers
v0x1946610_0 .net "isAdd", 0 0, L_0x19a98b0;  1 drivers
v0x19466b0_0 .net "isAnd", 0 0, L_0x19aa020;  1 drivers
v0x19467e0_0 .net "isNand", 0 0, L_0x19aa200;  1 drivers
v0x1946880_0 .net "isNor", 0 0, L_0x19a9fb0;  1 drivers
v0x1946920_0 .net "isOr", 0 0, L_0x19aa5e0;  1 drivers
v0x19469e0_0 .net "isSLT", 0 0, L_0x19a9e50;  1 drivers
v0x1946aa0_0 .net "isSub", 0 0, L_0x19a9a60;  1 drivers
v0x1946b60_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1946c00_0 .net "isXor", 0 0, L_0x19a9c70;  1 drivers
v0x1946cc0_0 .net "nandRes", 0 0, L_0x19a79d0;  1 drivers
v0x1946e70_0 .net "norRes", 0 0, L_0x19a8aa0;  1 drivers
v0x1946f10_0 .net "orRes", 0 0, L_0x19a5f10;  1 drivers
v0x1946fb0_0 .net "s0", 0 0, L_0x19804e0;  1 drivers
v0x1947050_0 .net "s0inv", 0 0, L_0x19a9550;  1 drivers
v0x1947110_0 .net "s1", 0 0, L_0x19a8460;  1 drivers
v0x19471d0_0 .net "s1inv", 0 0, L_0x1946770;  1 drivers
v0x1947290_0 .net "s2", 0 0, L_0x19a8500;  1 drivers
v0x1947350_0 .net "s2inv", 0 0, L_0x19a9700;  1 drivers
v0x1947410_0 .net "xorRes", 0 0, L_0x19a8b10;  1 drivers
S_0x19454d0 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x19451d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x19a8c70/d .functor XOR 1, L_0x1980090, L_0x19b0630, C4<0>, C4<0>;
L_0x19a8c70 .delay 1 (5000,5000,5000) L_0x19a8c70/d;
L_0x19a8d30/d .functor XOR 1, L_0x19aab70, L_0x19a8c70, C4<0>, C4<0>;
L_0x19a8d30 .delay 1 (5000,5000,5000) L_0x19a8d30/d;
L_0x19a8e90/d .functor XOR 1, L_0x19a8d30, L_0x19803b0, C4<0>, C4<0>;
L_0x19a8e90 .delay 1 (5000,5000,5000) L_0x19a8e90/d;
L_0x19a9090/d .functor AND 1, L_0x19aab70, L_0x19a8c70, C4<1>, C4<1>;
L_0x19a9090 .delay 1 (5000,5000,5000) L_0x19a9090/d;
L_0x19a5f80/d .functor AND 1, L_0x19a8d30, L_0x19803b0, C4<1>, C4<1>;
L_0x19a5f80 .delay 1 (5000,5000,5000) L_0x19a5f80/d;
L_0x19a9350/d .functor OR 1, L_0x19a9090, L_0x19a5f80, C4<0>, C4<0>;
L_0x19a9350 .delay 1 (5000,5000,5000) L_0x19a9350/d;
v0x1945760_0 .net "AandB", 0 0, L_0x19a9090;  1 drivers
v0x1945840_0 .net "BxorSub", 0 0, L_0x19a8c70;  1 drivers
v0x1945900_0 .net "a", 0 0, L_0x19aab70;  alias, 1 drivers
v0x19459d0_0 .net "b", 0 0, L_0x1980090;  alias, 1 drivers
v0x1945a90_0 .net "carryin", 0 0, L_0x19803b0;  alias, 1 drivers
v0x1945ba0_0 .net "carryout", 0 0, L_0x19a9350;  alias, 1 drivers
v0x1945c60_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x1945d00_0 .net "res", 0 0, L_0x19a8e90;  alias, 1 drivers
v0x1945dc0_0 .net "xAorB", 0 0, L_0x19a8d30;  1 drivers
v0x1945f10_0 .net "xAorBandCin", 0 0, L_0x19a5f80;  1 drivers
S_0x19475f0 .scope generate, "genblk1[31]" "genblk1[31]" 3 150, 3 150 0, S_0x184e860;
 .timescale -9 -12;
P_0x19477b0 .param/l "i" 0 3 150, +C4<011111>;
S_0x1947870 .scope module, "aluBitSlice" "aluBitSlice" 3 152, 3 56 0, S_0x19475f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x19aac10/d .functor AND 1, L_0x19ae610, L_0x19ab4f0, C4<1>, C4<1>;
L_0x19aac10 .delay 1 (5000,5000,5000) L_0x19aac10/d;
L_0x19aa3f0/d .functor NAND 1, L_0x19ae610, L_0x19ab4f0, C4<1>, C4<1>;
L_0x19aa3f0 .delay 1 (5000,5000,5000) L_0x19aa3f0/d;
L_0x19a8640/d .functor OR 1, L_0x19ae610, L_0x19ab4f0, C4<0>, C4<0>;
L_0x19a8640 .delay 1 (5000,5000,5000) L_0x19a8640/d;
L_0x19a8880/d .functor NOR 1, L_0x19ae610, L_0x19ab4f0, C4<0>, C4<0>;
L_0x19a8880 .delay 1 (5000,5000,5000) L_0x19a8880/d;
L_0x19a8940/d .functor XOR 1, L_0x19ae610, L_0x19ab4f0, C4<0>, C4<0>;
L_0x19a8940 .delay 1 (5000,5000,5000) L_0x19a8940/d;
L_0x19ac3b0/d .functor NOT 1, L_0x1980660, C4<0>, C4<0>, C4<0>;
L_0x19ac3b0 .delay 1 (5000,5000,5000) L_0x19ac3b0/d;
L_0x19ac510/d .functor NOT 1, L_0x1980700, C4<0>, C4<0>, C4<0>;
L_0x19ac510 .delay 1 (5000,5000,5000) L_0x19ac510/d;
L_0x19ac5d0/d .functor NOT 1, L_0x19807a0, C4<0>, C4<0>, C4<0>;
L_0x19ac5d0 .delay 1 (5000,5000,5000) L_0x19ac5d0/d;
L_0x19ac780/d .functor AND 1, L_0x19abcf0, L_0x19ac3b0, L_0x19ac510, L_0x19ac5d0;
L_0x19ac780 .delay 1 (5000,5000,5000) L_0x19ac780/d;
L_0x19ac930/d .functor AND 1, L_0x19abcf0, L_0x1980660, L_0x19ac510, L_0x19ac5d0;
L_0x19ac930 .delay 1 (5000,5000,5000) L_0x19ac930/d;
L_0x19acb40/d .functor AND 1, L_0x19a8940, L_0x19ac3b0, L_0x1980700, L_0x19ac5d0;
L_0x19acb40 .delay 1 (5000,5000,5000) L_0x19acb40/d;
L_0x19acd20/d .functor AND 1, L_0x19abcf0, L_0x1980660, L_0x1980700, L_0x19ac5d0;
L_0x19acd20 .delay 1 (5000,5000,5000) L_0x19acd20/d;
L_0x19acef0/d .functor AND 1, L_0x19aac10, L_0x19ac3b0, L_0x19ac510, L_0x19807a0;
L_0x19acef0 .delay 1 (5000,5000,5000) L_0x19acef0/d;
L_0x19ad0d0/d .functor AND 1, L_0x19aa3f0, L_0x1980660, L_0x19ac510, L_0x19807a0;
L_0x19ad0d0 .delay 1 (5000,5000,5000) L_0x19ad0d0/d;
L_0x19ace80/d .functor AND 1, L_0x19a8880, L_0x19ac3b0, L_0x1980700, L_0x19807a0;
L_0x19ace80 .delay 1 (5000,5000,5000) L_0x19ace80/d;
L_0x19ad460/d .functor AND 1, L_0x19a8640, L_0x1980660, L_0x1980700, L_0x19807a0;
L_0x19ad460 .delay 1 (5000,5000,5000) L_0x19ad460/d;
L_0x19ad600/0/0 .functor OR 1, L_0x19ac780, L_0x19ac930, L_0x19acb40, L_0x19acef0;
L_0x19ad600/0/4 .functor OR 1, L_0x19ad0d0, L_0x19ace80, L_0x19ad460, L_0x19acd20;
L_0x19ad600/d .functor OR 1, L_0x19ad600/0/0, L_0x19ad600/0/4, C4<0>, C4<0>;
L_0x19ad600 .delay 1 (5000,5000,5000) L_0x19ad600/d;
v0x1948770_0 .net "a", 0 0, L_0x19ae610;  1 drivers
v0x1948830_0 .net "addSub", 0 0, L_0x19abcf0;  1 drivers
v0x1948900_0 .net "andRes", 0 0, L_0x19aac10;  1 drivers
v0x19489d0_0 .net "b", 0 0, L_0x19ab4f0;  1 drivers
v0x1948aa0_0 .net "carryIn", 0 0, L_0x19ab6a0;  1 drivers
v0x1948b40_0 .net "carryOut", 0 0, L_0x19ac1b0;  1 drivers
v0x1948c10_0 .net "initialResult", 0 0, L_0x19ad600;  1 drivers
v0x1948cb0_0 .net "isAdd", 0 0, L_0x19ac780;  1 drivers
v0x1948d50_0 .net "isAnd", 0 0, L_0x19acef0;  1 drivers
v0x1948e80_0 .net "isNand", 0 0, L_0x19ad0d0;  1 drivers
v0x1948f20_0 .net "isNor", 0 0, L_0x19ace80;  1 drivers
v0x1948fc0_0 .net "isOr", 0 0, L_0x19ad460;  1 drivers
v0x1949080_0 .net "isSLT", 0 0, L_0x19acd20;  1 drivers
v0x1949140_0 .net "isSub", 0 0, L_0x19ac930;  1 drivers
v0x1949200_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x19492a0_0 .net "isXor", 0 0, L_0x19acb40;  1 drivers
v0x1949360_0 .net "nandRes", 0 0, L_0x19aa3f0;  1 drivers
v0x1949510_0 .net "norRes", 0 0, L_0x19a8880;  1 drivers
v0x19495b0_0 .net "orRes", 0 0, L_0x19a8640;  1 drivers
v0x1949650_0 .net "s0", 0 0, L_0x1980660;  1 drivers
v0x19496f0_0 .net "s0inv", 0 0, L_0x19ac3b0;  1 drivers
v0x19497b0_0 .net "s1", 0 0, L_0x1980700;  1 drivers
v0x1949870_0 .net "s1inv", 0 0, L_0x19ac510;  1 drivers
v0x1949930_0 .net "s2", 0 0, L_0x19807a0;  1 drivers
v0x19499f0_0 .net "s2inv", 0 0, L_0x19ac5d0;  1 drivers
v0x1949ab0_0 .net "xorRes", 0 0, L_0x19a8940;  1 drivers
S_0x1947b70 .scope module, "adder" "AdderAndSubtractor" 3 95, 3 35 0, S_0x1947870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x19abad0/d .functor XOR 1, L_0x19ab4f0, L_0x19b0630, C4<0>, C4<0>;
L_0x19abad0 .delay 1 (5000,5000,5000) L_0x19abad0/d;
L_0x19abb90/d .functor XOR 1, L_0x19ae610, L_0x19abad0, C4<0>, C4<0>;
L_0x19abb90 .delay 1 (5000,5000,5000) L_0x19abb90/d;
L_0x19abcf0/d .functor XOR 1, L_0x19abb90, L_0x19ab6a0, C4<0>, C4<0>;
L_0x19abcf0 .delay 1 (5000,5000,5000) L_0x19abcf0/d;
L_0x19abef0/d .functor AND 1, L_0x19ae610, L_0x19abad0, C4<1>, C4<1>;
L_0x19abef0 .delay 1 (5000,5000,5000) L_0x19abef0/d;
L_0x19a86b0/d .functor AND 1, L_0x19abb90, L_0x19ab6a0, C4<1>, C4<1>;
L_0x19a86b0 .delay 1 (5000,5000,5000) L_0x19a86b0/d;
L_0x19ac1b0/d .functor OR 1, L_0x19abef0, L_0x19a86b0, C4<0>, C4<0>;
L_0x19ac1b0 .delay 1 (5000,5000,5000) L_0x19ac1b0/d;
v0x1947e00_0 .net "AandB", 0 0, L_0x19abef0;  1 drivers
v0x1947ee0_0 .net "BxorSub", 0 0, L_0x19abad0;  1 drivers
v0x1947fa0_0 .net "a", 0 0, L_0x19ae610;  alias, 1 drivers
v0x1948070_0 .net "b", 0 0, L_0x19ab4f0;  alias, 1 drivers
v0x1948130_0 .net "carryin", 0 0, L_0x19ab6a0;  alias, 1 drivers
v0x1948240_0 .net "carryout", 0 0, L_0x19ac1b0;  alias, 1 drivers
v0x1948300_0 .net "isSubtract", 0 0, L_0x19b0630;  alias, 1 drivers
v0x19483a0_0 .net "res", 0 0, L_0x19abcf0;  alias, 1 drivers
v0x1948460_0 .net "xAorB", 0 0, L_0x19abb90;  1 drivers
v0x19485b0_0 .net "xAorBandCin", 0 0, L_0x19a86b0;  1 drivers
S_0x1949c90 .scope generate, "genblk2[1]" "genblk2[1]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x19231c0 .param/l "j" 0 3 190, +C4<01>;
L_0x19ad2c0/d .functor AND 1, L_0x19ab740, L_0x19b55b0, C4<1>, C4<1>;
L_0x19ad2c0 .delay 1 (5000,5000,5000) L_0x19ad2c0/d;
v0x194a060_0 .net *"_s1", 0 0, L_0x19ab740;  1 drivers
S_0x194a100 .scope generate, "genblk2[2]" "genblk2[2]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194a310 .param/l "j" 0 3 190, +C4<010>;
L_0x19ab880/d .functor AND 1, L_0x19ab990, L_0x19b55b0, C4<1>, C4<1>;
L_0x19ab880 .delay 1 (5000,5000,5000) L_0x19ab880/d;
v0x194a3d0_0 .net *"_s1", 0 0, L_0x19ab990;  1 drivers
S_0x194a4b0 .scope generate, "genblk2[3]" "genblk2[3]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194a6c0 .param/l "j" 0 3 190, +C4<011>;
L_0x19ae700/d .functor AND 1, L_0x19ae770, L_0x19b55b0, C4<1>, C4<1>;
L_0x19ae700 .delay 1 (5000,5000,5000) L_0x19ae700/d;
v0x194a780_0 .net *"_s1", 0 0, L_0x19ae770;  1 drivers
S_0x194a860 .scope generate, "genblk2[4]" "genblk2[4]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194aa70 .param/l "j" 0 3 190, +C4<0100>;
L_0x19ae960/d .functor AND 1, L_0x19aea60, L_0x19b55b0, C4<1>, C4<1>;
L_0x19ae960 .delay 1 (5000,5000,5000) L_0x19ae960/d;
v0x194ab30_0 .net *"_s1", 0 0, L_0x19aea60;  1 drivers
S_0x194ac10 .scope generate, "genblk2[5]" "genblk2[5]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194ae20 .param/l "j" 0 3 190, +C4<0101>;
L_0x19aeb50/d .functor AND 1, L_0x19af6e0, L_0x19b55b0, C4<1>, C4<1>;
L_0x19aeb50 .delay 1 (5000,5000,5000) L_0x19aeb50/d;
v0x194aee0_0 .net *"_s1", 0 0, L_0x19af6e0;  1 drivers
S_0x194afc0 .scope generate, "genblk2[6]" "genblk2[6]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194b1d0 .param/l "j" 0 3 190, +C4<0110>;
L_0x19af0b0/d .functor AND 1, L_0x19af170, L_0x19b55b0, C4<1>, C4<1>;
L_0x19af0b0 .delay 1 (5000,5000,5000) L_0x19af0b0/d;
v0x194b290_0 .net *"_s1", 0 0, L_0x19af170;  1 drivers
S_0x194b370 .scope generate, "genblk2[7]" "genblk2[7]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194b580 .param/l "j" 0 3 190, +C4<0111>;
L_0x19af2d0/d .functor AND 1, L_0x19af390, L_0x19b55b0, C4<1>, C4<1>;
L_0x19af2d0 .delay 1 (5000,5000,5000) L_0x19af2d0/d;
v0x194b640_0 .net *"_s1", 0 0, L_0x19af390;  1 drivers
S_0x194b720 .scope generate, "genblk2[8]" "genblk2[8]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194b930 .param/l "j" 0 3 190, +C4<01000>;
L_0x19ae8d0/d .functor AND 1, L_0x19aff30, L_0x19b55b0, C4<1>, C4<1>;
L_0x19ae8d0 .delay 1 (5000,5000,5000) L_0x19ae8d0/d;
v0x194b9f0_0 .net *"_s1", 0 0, L_0x19aff30;  1 drivers
S_0x194bad0 .scope generate, "genblk2[9]" "genblk2[9]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194bce0 .param/l "j" 0 3 190, +C4<01001>;
L_0x19affd0/d .functor AND 1, L_0x19b0090, L_0x19b55b0, C4<1>, C4<1>;
L_0x19affd0 .delay 1 (5000,5000,5000) L_0x19affd0/d;
v0x194bda0_0 .net *"_s1", 0 0, L_0x19b0090;  1 drivers
S_0x194be80 .scope generate, "genblk2[10]" "genblk2[10]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194c090 .param/l "j" 0 3 190, +C4<01010>;
L_0x19af7d0/d .functor AND 1, L_0x19af890, L_0x19b55b0, C4<1>, C4<1>;
L_0x19af7d0 .delay 1 (5000,5000,5000) L_0x19af7d0/d;
v0x194c150_0 .net *"_s1", 0 0, L_0x19af890;  1 drivers
S_0x194c230 .scope generate, "genblk2[11]" "genblk2[11]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194c440 .param/l "j" 0 3 190, +C4<01011>;
L_0x19af9f0/d .functor AND 1, L_0x19afab0, L_0x19b55b0, C4<1>, C4<1>;
L_0x19af9f0 .delay 1 (5000,5000,5000) L_0x19af9f0/d;
v0x194c500_0 .net *"_s1", 0 0, L_0x19afab0;  1 drivers
S_0x194c5e0 .scope generate, "genblk2[12]" "genblk2[12]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194c7f0 .param/l "j" 0 3 190, +C4<01100>;
L_0x19afc10/d .functor AND 1, L_0x19afcd0, L_0x19b55b0, C4<1>, C4<1>;
L_0x19afc10 .delay 1 (5000,5000,5000) L_0x19afc10/d;
v0x194c8b0_0 .net *"_s1", 0 0, L_0x19afcd0;  1 drivers
S_0x194c990 .scope generate, "genblk2[13]" "genblk2[13]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194cba0 .param/l "j" 0 3 190, +C4<01101>;
L_0x19b08b0/d .functor AND 1, L_0x19b0920, L_0x19b55b0, C4<1>, C4<1>;
L_0x19b08b0 .delay 1 (5000,5000,5000) L_0x19b08b0/d;
v0x194cc60_0 .net *"_s1", 0 0, L_0x19b0920;  1 drivers
S_0x194cd40 .scope generate, "genblk2[14]" "genblk2[14]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194cf50 .param/l "j" 0 3 190, +C4<01110>;
L_0x19b01f0/d .functor AND 1, L_0x19b02b0, L_0x19b55b0, C4<1>, C4<1>;
L_0x19b01f0 .delay 1 (5000,5000,5000) L_0x19b01f0/d;
v0x194d010_0 .net *"_s1", 0 0, L_0x19b02b0;  1 drivers
S_0x194d0f0 .scope generate, "genblk2[15]" "genblk2[15]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194d300 .param/l "j" 0 3 190, +C4<01111>;
L_0x19b0410/d .functor AND 1, L_0x19b04d0, L_0x19b55b0, C4<1>, C4<1>;
L_0x19b0410 .delay 1 (5000,5000,5000) L_0x19b0410/d;
v0x194d3c0_0 .net *"_s1", 0 0, L_0x19b04d0;  1 drivers
S_0x194d4a0 .scope generate, "genblk2[16]" "genblk2[16]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194d6b0 .param/l "j" 0 3 190, +C4<010000>;
L_0x19af4f0/d .functor AND 1, L_0x19afe20, L_0x19b55b0, C4<1>, C4<1>;
L_0x19af4f0 .delay 1 (5000,5000,5000) L_0x19af4f0/d;
v0x194d770_0 .net *"_s1", 0 0, L_0x19afe20;  1 drivers
S_0x194d850 .scope generate, "genblk2[17]" "genblk2[17]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194da60 .param/l "j" 0 3 190, +C4<010001>;
L_0x19b1320/d .functor AND 1, L_0x19b13e0, L_0x19b55b0, C4<1>, C4<1>;
L_0x19b1320 .delay 1 (5000,5000,5000) L_0x19b1320/d;
v0x194db20_0 .net *"_s1", 0 0, L_0x19b13e0;  1 drivers
S_0x194dc00 .scope generate, "genblk2[18]" "genblk2[18]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194de10 .param/l "j" 0 3 190, +C4<010010>;
L_0x19b0a80/d .functor AND 1, L_0x19b0b40, L_0x19b55b0, C4<1>, C4<1>;
L_0x19b0a80 .delay 1 (5000,5000,5000) L_0x19b0a80/d;
v0x194ded0_0 .net *"_s1", 0 0, L_0x19b0b40;  1 drivers
S_0x194dfb0 .scope generate, "genblk2[19]" "genblk2[19]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194e1c0 .param/l "j" 0 3 190, +C4<010011>;
L_0x19b0ca0/d .functor AND 1, L_0x19b0d60, L_0x19b55b0, C4<1>, C4<1>;
L_0x19b0ca0 .delay 1 (5000,5000,5000) L_0x19b0ca0/d;
v0x194e280_0 .net *"_s1", 0 0, L_0x19b0d60;  1 drivers
S_0x194e360 .scope generate, "genblk2[20]" "genblk2[20]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194e570 .param/l "j" 0 3 190, +C4<010100>;
L_0x19b0ec0/d .functor AND 1, L_0x19b0f80, L_0x19b55b0, C4<1>, C4<1>;
L_0x19b0ec0 .delay 1 (5000,5000,5000) L_0x19b0ec0/d;
v0x194e630_0 .net *"_s1", 0 0, L_0x19b0f80;  1 drivers
S_0x194e710 .scope generate, "genblk2[21]" "genblk2[21]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194e920 .param/l "j" 0 3 190, +C4<010101>;
L_0x19b1bf0/d .functor AND 1, L_0x19b1cb0, L_0x19b55b0, C4<1>, C4<1>;
L_0x19b1bf0 .delay 1 (5000,5000,5000) L_0x19b1bf0/d;
v0x194e9e0_0 .net *"_s1", 0 0, L_0x19b1cb0;  1 drivers
S_0x194eac0 .scope generate, "genblk2[22]" "genblk2[22]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194ecd0 .param/l "j" 0 3 190, +C4<010110>;
L_0x19b1540/d .functor AND 1, L_0x19b1600, L_0x19b55b0, C4<1>, C4<1>;
L_0x19b1540 .delay 1 (5000,5000,5000) L_0x19b1540/d;
v0x194ed90_0 .net *"_s1", 0 0, L_0x19b1600;  1 drivers
S_0x194ee70 .scope generate, "genblk2[23]" "genblk2[23]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194f080 .param/l "j" 0 3 190, +C4<010111>;
L_0x19b1760/d .functor AND 1, L_0x19b1820, L_0x19b55b0, C4<1>, C4<1>;
L_0x19b1760 .delay 1 (5000,5000,5000) L_0x19b1760/d;
v0x194f140_0 .net *"_s1", 0 0, L_0x19b1820;  1 drivers
S_0x194f220 .scope generate, "genblk2[24]" "genblk2[24]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194f430 .param/l "j" 0 3 190, +C4<011000>;
L_0x19b1980/d .functor AND 1, L_0x19b1a40, L_0x19b55b0, C4<1>, C4<1>;
L_0x19b1980 .delay 1 (5000,5000,5000) L_0x19b1980/d;
v0x194f4f0_0 .net *"_s1", 0 0, L_0x19b1a40;  1 drivers
S_0x194f5d0 .scope generate, "genblk2[25]" "genblk2[25]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194f7e0 .param/l "j" 0 3 190, +C4<011001>;
L_0x19b1ae0/d .functor AND 1, L_0x19b2530, L_0x19b55b0, C4<1>, C4<1>;
L_0x19b1ae0 .delay 1 (5000,5000,5000) L_0x19b1ae0/d;
v0x194f8a0_0 .net *"_s1", 0 0, L_0x19b2530;  1 drivers
S_0x194f980 .scope generate, "genblk2[26]" "genblk2[26]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194fb90 .param/l "j" 0 3 190, +C4<011010>;
L_0x19b1e10/d .functor AND 1, L_0x19b1ed0, L_0x19b55b0, C4<1>, C4<1>;
L_0x19b1e10 .delay 1 (5000,5000,5000) L_0x19b1e10/d;
v0x194fc50_0 .net *"_s1", 0 0, L_0x19b1ed0;  1 drivers
S_0x194fd30 .scope generate, "genblk2[27]" "genblk2[27]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x194ff40 .param/l "j" 0 3 190, +C4<011011>;
L_0x19b2030/d .functor AND 1, L_0x19b20f0, L_0x19b55b0, C4<1>, C4<1>;
L_0x19b2030 .delay 1 (5000,5000,5000) L_0x19b2030/d;
v0x1950000_0 .net *"_s1", 0 0, L_0x19b20f0;  1 drivers
S_0x19500e0 .scope generate, "genblk2[28]" "genblk2[28]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x19502f0 .param/l "j" 0 3 190, +C4<011100>;
L_0x19b2250/d .functor AND 1, L_0x19b2310, L_0x19b55b0, C4<1>, C4<1>;
L_0x19b2250 .delay 1 (5000,5000,5000) L_0x19b2250/d;
v0x19503b0_0 .net *"_s1", 0 0, L_0x19b2310;  1 drivers
S_0x1950490 .scope generate, "genblk2[29]" "genblk2[29]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x19506a0 .param/l "j" 0 3 190, +C4<011101>;
L_0x19b23b0/d .functor AND 1, L_0x19b2dd0, L_0x19b55b0, C4<1>, C4<1>;
L_0x19b23b0 .delay 1 (5000,5000,5000) L_0x19b23b0/d;
v0x1950760_0 .net *"_s1", 0 0, L_0x19b2dd0;  1 drivers
S_0x1950840 .scope generate, "genblk2[30]" "genblk2[30]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x1950a50 .param/l "j" 0 3 190, +C4<011110>;
L_0x19b2690/d .functor AND 1, L_0x19b2750, L_0x19b55b0, C4<1>, C4<1>;
L_0x19b2690 .delay 1 (5000,5000,5000) L_0x19b2690/d;
v0x1950b10_0 .net *"_s1", 0 0, L_0x19b2750;  1 drivers
S_0x1950bf0 .scope generate, "genblk2[31]" "genblk2[31]" 3 190, 3 190 0, S_0x184e860;
 .timescale -9 -12;
P_0x1950e00 .param/l "j" 0 3 190, +C4<011111>;
L_0x19b28b0/d .functor AND 1, L_0x19b2970, L_0x19b55b0, C4<1>, C4<1>;
L_0x19b28b0 .delay 1 (5000,5000,5000) L_0x19b28b0/d;
v0x1950ec0_0 .net *"_s1", 0 0, L_0x19b2970;  1 drivers
S_0x1950fa0 .scope module, "overflowCalc" "didOverflow" 3 168, 3 8 0, S_0x184e860;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x19b33f0/d .functor XOR 1, L_0x19b3a40, L_0x19b0630, C4<0>, C4<0>;
L_0x19b33f0 .delay 1 (5000,5000,5000) L_0x19b33f0/d;
L_0x19b34b0/d .functor NOT 1, L_0x19b4c00, C4<0>, C4<0>, C4<0>;
L_0x19b34b0 .delay 1 (5000,5000,5000) L_0x19b34b0/d;
L_0x19b4170/d .functor NOT 1, L_0x19b33f0, C4<0>, C4<0>, C4<0>;
L_0x19b4170 .delay 1 (5000,5000,5000) L_0x19b4170/d;
L_0x19b4280/d .functor NOT 1, L_0x19b3b30, C4<0>, C4<0>, C4<0>;
L_0x19b4280 .delay 1 (5000,5000,5000) L_0x19b4280/d;
L_0x19b43e0/d .functor AND 1, L_0x19b4c00, L_0x19b33f0, C4<1>, C4<1>;
L_0x19b43e0 .delay 1 (5000,5000,5000) L_0x19b43e0/d;
L_0x19b44f0/d .functor AND 1, L_0x19b34b0, L_0x19b4170, C4<1>, C4<1>;
L_0x19b44f0 .delay 1 (5000,5000,5000) L_0x19b44f0/d;
L_0x19b46a0/d .functor AND 1, L_0x19b43e0, L_0x19b4280, C4<1>, C4<1>;
L_0x19b46a0 .delay 1 (5000,5000,5000) L_0x19b46a0/d;
L_0x19b4850/d .functor AND 1, L_0x19b44f0, L_0x19b3b30, C4<1>, C4<1>;
L_0x19b4850 .delay 1 (5000,5000,5000) L_0x19b4850/d;
L_0x19b4a50/d .functor OR 1, L_0x19b46a0, L_0x19b4850, C4<0>, C4<0>;
L_0x19b4a50 .delay 1 (5000,5000,5000) L_0x19b4a50/d;
v0x1951220_0 .net "BxorSub", 0 0, L_0x19b33f0;  1 drivers
v0x1951300_0 .net "a", 0 0, L_0x19b4c00;  1 drivers
v0x19513c0_0 .net "aAndB", 0 0, L_0x19b43e0;  1 drivers
v0x1951490_0 .net "b", 0 0, L_0x19b3a40;  1 drivers
v0x1951550_0 .net "negToPos", 0 0, L_0x19b46a0;  1 drivers
v0x1951660_0 .net "notA", 0 0, L_0x19b34b0;  1 drivers
v0x1951720_0 .net "notB", 0 0, L_0x19b4170;  1 drivers
v0x19517e0_0 .net "notS", 0 0, L_0x19b4280;  1 drivers
v0x19518a0_0 .net "notaAndNotb", 0 0, L_0x19b44f0;  1 drivers
v0x19519f0_0 .net "overflow", 0 0, L_0x19b4a50;  alias, 1 drivers
v0x1951ab0_0 .net "posToNeg", 0 0, L_0x19b4850;  1 drivers
v0x1951b70_0 .net "s", 0 0, L_0x19b3b30;  1 drivers
v0x1951c30_0 .net "sub", 0 0, L_0x19b0630;  alias, 1 drivers
S_0x1923e50 .scope module, "zeroCalc" "isZero" 3 198, 3 121 0, S_0x184e860;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x19b5be0/0/0 .functor OR 1, L_0x19b5db0, L_0x19b5fa0, L_0x19b6040, L_0x19b6130;
L_0x19b5be0/0/4 .functor OR 1, L_0x19b6220, L_0x19b72b0, L_0x19b7350, L_0x19b7440;
L_0x19b5be0/0/8 .functor OR 1, L_0x19b7580, L_0x19b7670, L_0x19b77c0, L_0x19b7860;
L_0x19b5be0/0/12 .functor OR 1, L_0x19b79c0, L_0x19b71a0, L_0x19b7d40, L_0x19b7e30;
L_0x19b5be0/0/16 .functor OR 1, L_0x19b7fb0, L_0x19b80a0, L_0x19b8230, L_0x19b82d0;
L_0x19b5be0/0/20 .functor OR 1, L_0x19b8190, L_0x19b84c0, L_0x19b83c0, L_0x19b86c0;
L_0x19b5be0/0/24 .functor OR 1, L_0x19b85b0, L_0x19b88d0, L_0x19b87b0, L_0x19b8af0;
L_0x19b5be0/0/28 .functor OR 1, L_0x19b89c0, L_0x19b7ab0, L_0x19b7ca0, L_0x19b8be0;
L_0x19b5be0/1/0 .functor OR 1, L_0x19b5be0/0/0, L_0x19b5be0/0/4, L_0x19b5be0/0/8, L_0x19b5be0/0/12;
L_0x19b5be0/1/4 .functor OR 1, L_0x19b5be0/0/16, L_0x19b5be0/0/20, L_0x19b5be0/0/24, L_0x19b5be0/0/28;
L_0x19b5be0/d .functor NOR 1, L_0x19b5be0/1/0, L_0x19b5be0/1/4, C4<0>, C4<0>;
L_0x19b5be0 .delay 1 (5000,5000,5000) L_0x19b5be0/d;
v0x1949e90_0 .net *"_s10", 0 0, L_0x19b6220;  1 drivers
v0x1949f90_0 .net *"_s12", 0 0, L_0x19b72b0;  1 drivers
v0x1924040_0 .net *"_s14", 0 0, L_0x19b7350;  1 drivers
v0x1924150_0 .net *"_s16", 0 0, L_0x19b7440;  1 drivers
v0x19528f0_0 .net *"_s18", 0 0, L_0x19b7580;  1 drivers
v0x1952a20_0 .net *"_s2", 0 0, L_0x19b5db0;  1 drivers
v0x1952b00_0 .net *"_s20", 0 0, L_0x19b7670;  1 drivers
v0x1952be0_0 .net *"_s22", 0 0, L_0x19b77c0;  1 drivers
v0x1952cc0_0 .net *"_s24", 0 0, L_0x19b7860;  1 drivers
v0x1952e30_0 .net *"_s26", 0 0, L_0x19b79c0;  1 drivers
v0x1952f10_0 .net *"_s28", 0 0, L_0x19b71a0;  1 drivers
v0x1952ff0_0 .net *"_s30", 0 0, L_0x19b7d40;  1 drivers
v0x19530d0_0 .net *"_s32", 0 0, L_0x19b7e30;  1 drivers
v0x19531b0_0 .net *"_s34", 0 0, L_0x19b7fb0;  1 drivers
v0x1953290_0 .net *"_s36", 0 0, L_0x19b80a0;  1 drivers
v0x1953370_0 .net *"_s38", 0 0, L_0x19b8230;  1 drivers
v0x1953450_0 .net *"_s4", 0 0, L_0x19b5fa0;  1 drivers
v0x1953600_0 .net *"_s40", 0 0, L_0x19b82d0;  1 drivers
v0x19536a0_0 .net *"_s42", 0 0, L_0x19b8190;  1 drivers
v0x1953780_0 .net *"_s44", 0 0, L_0x19b84c0;  1 drivers
v0x1953860_0 .net *"_s46", 0 0, L_0x19b83c0;  1 drivers
v0x1953940_0 .net *"_s48", 0 0, L_0x19b86c0;  1 drivers
v0x1953a20_0 .net *"_s50", 0 0, L_0x19b85b0;  1 drivers
v0x1953b00_0 .net *"_s52", 0 0, L_0x19b88d0;  1 drivers
v0x1953be0_0 .net *"_s54", 0 0, L_0x19b87b0;  1 drivers
v0x1953cc0_0 .net *"_s56", 0 0, L_0x19b8af0;  1 drivers
v0x1953da0_0 .net *"_s58", 0 0, L_0x19b89c0;  1 drivers
v0x1953e80_0 .net *"_s6", 0 0, L_0x19b6040;  1 drivers
v0x1953f60_0 .net *"_s60", 0 0, L_0x19b7ab0;  1 drivers
v0x1954040_0 .net *"_s62", 0 0, L_0x19b7ca0;  1 drivers
v0x1954120_0 .net *"_s64", 0 0, L_0x19b8be0;  1 drivers
v0x1954200_0 .net *"_s8", 0 0, L_0x19b6130;  1 drivers
v0x19542e0_0 .net "a", 31 0, L_0x19b4d60;  alias, 1 drivers
v0x1953530_0 .net "out", 0 0, L_0x19b5be0;  alias, 1 drivers
L_0x19b5db0 .part L_0x19b4d60, 0, 1;
L_0x19b5fa0 .part L_0x19b4d60, 1, 1;
L_0x19b6040 .part L_0x19b4d60, 2, 1;
L_0x19b6130 .part L_0x19b4d60, 3, 1;
L_0x19b6220 .part L_0x19b4d60, 4, 1;
L_0x19b72b0 .part L_0x19b4d60, 5, 1;
L_0x19b7350 .part L_0x19b4d60, 6, 1;
L_0x19b7440 .part L_0x19b4d60, 7, 1;
L_0x19b7580 .part L_0x19b4d60, 8, 1;
L_0x19b7670 .part L_0x19b4d60, 9, 1;
L_0x19b77c0 .part L_0x19b4d60, 10, 1;
L_0x19b7860 .part L_0x19b4d60, 11, 1;
L_0x19b79c0 .part L_0x19b4d60, 12, 1;
L_0x19b71a0 .part L_0x19b4d60, 13, 1;
L_0x19b7d40 .part L_0x19b4d60, 14, 1;
L_0x19b7e30 .part L_0x19b4d60, 15, 1;
L_0x19b7fb0 .part L_0x19b4d60, 16, 1;
L_0x19b80a0 .part L_0x19b4d60, 17, 1;
L_0x19b8230 .part L_0x19b4d60, 18, 1;
L_0x19b82d0 .part L_0x19b4d60, 19, 1;
L_0x19b8190 .part L_0x19b4d60, 20, 1;
L_0x19b84c0 .part L_0x19b4d60, 21, 1;
L_0x19b83c0 .part L_0x19b4d60, 22, 1;
L_0x19b86c0 .part L_0x19b4d60, 23, 1;
L_0x19b85b0 .part L_0x19b4d60, 24, 1;
L_0x19b88d0 .part L_0x19b4d60, 25, 1;
L_0x19b87b0 .part L_0x19b4d60, 26, 1;
L_0x19b8af0 .part L_0x19b4d60, 27, 1;
L_0x19b89c0 .part L_0x19b4d60, 28, 1;
L_0x19b7ab0 .part L_0x19b4d60, 29, 1;
L_0x19b7ca0 .part L_0x19b4d60, 30, 1;
L_0x19b8be0 .part L_0x19b4d60, 31, 1;
    .scope S_0x1854580;
T_0 ;
    %vpi_call 2 17 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x184e860 {0 0 0};
    %vpi_call 2 20 "$display", "TESTING BASIC GATES" {0 0 0};
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1957a00_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 24 "$display", "OR Test Failed - result: %b%b%b%b", &PV<v0x1957d90_0, 3, 1>, &PV<v0x1957d90_0, 2, 1>, &PV<v0x1957d90_0, 1, 1>, &PV<v0x1957d90_0, 0, 1> {0 0 0};
T_0.0 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1957a00_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 4294967281, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 28 "$display", "NOR Test Failed - result: %b%b%b%b", &PV<v0x1957d90_0, 3, 1>, &PV<v0x1957d90_0, 2, 1>, &PV<v0x1957d90_0, 1, 1>, &PV<v0x1957d90_0, 0, 1> {0 0 0};
T_0.2 ;
    %load/vec4 v0x1957e80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %vpi_call 2 29 "$display", "ZERO FAILED - was not 0" {0 0 0};
T_0.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1957a00_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 6, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call 2 33 "$display", "XOR Test Failed - result: %b%b%b%b", &PV<v0x1957d90_0, 3, 1>, &PV<v0x1957d90_0, 2, 1>, &PV<v0x1957d90_0, 1, 1>, &PV<v0x1957d90_0, 0, 1> {0 0 0};
T_0.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1957a00_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %vpi_call 2 37 "$display", "AND Test Failed - result: %b%b%b%b", &PV<v0x1957d90_0, 3, 1>, &PV<v0x1957d90_0, 2, 1>, &PV<v0x1957d90_0, 1, 1>, &PV<v0x1957d90_0, 0, 1> {0 0 0};
T_0.8 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1957a00_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 4294967287, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %vpi_call 2 41 "$display", "NAND Test Failed - result: %b%b%b%b %b", &PV<v0x1957d90_0, 3, 1>, &PV<v0x1957d90_0, 2, 1>, &PV<v0x1957d90_0, 1, 1>, &PV<v0x1957d90_0, 0, 1> {0 0 0};
T_0.10 ;
    %vpi_call 2 43 "$display", "TESTING ADD" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1957a00_0, 0, 3;
    %pushi/vec4 7000, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 14000, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 21000, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %vpi_call 2 46 "$display", "p + p = p TEST FAILED - result: %d", v0x1957d90_0 {0 0 0};
T_0.12 ;
    %load/vec4 v0x1957ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %vpi_call 2 47 "$display", "p + p = p OVERFLOW FAILED" {0 0 0};
T_0.14 ;
    %load/vec4 v0x1957940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %vpi_call 2 48 "$display", "p + p = p CARRYOUT FAILED" {0 0 0};
T_0.16 ;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 14000, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 2147497647, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %vpi_call 2 50 "$display", "p + p = n TEST FAILED - result: %d", v0x1957d90_0 {0 0 0};
T_0.18 ;
    %load/vec4 v0x1957ca0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %vpi_call 2 51 "$display", "p + p = n OVERFLOW FAILED" {0 0 0};
T_0.20 ;
    %load/vec4 v0x1957940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.22, 4;
    %vpi_call 2 52 "$display", "p + p = n CARRYOUT FAILED" {0 0 0};
T_0.22 ;
    %load/vec4 v0x1957e80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.24, 4;
    %vpi_call 2 53 "$display", "ZERO FAILED - was not 0 part 1" {0 0 0};
T_0.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 87000, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 87000, 0, 32;
    %jmp/0xz  T_0.26, 4;
    %vpi_call 2 55 "$display", "0 + p = p TEST FAILED - result: %d", v0x1957d90_0 {0 0 0};
T_0.26 ;
    %load/vec4 v0x1957ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.28, 4;
    %vpi_call 2 56 "$display", "0 + p = p OVERFLOW FAILED" {0 0 0};
T_0.28 ;
    %load/vec4 v0x1957940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.30, 4;
    %vpi_call 2 57 "$display", "0 + p = p CARRYOUT FAILED" {0 0 0};
T_0.30 ;
    %load/vec4 v0x1957e80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.32, 4;
    %vpi_call 2 58 "$display", "ZERO FAILED - was not 0 part 2" {0 0 0};
T_0.32 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 2997483652, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 2360000008, 0, 32;
    %jmp/0xz  T_0.34, 4;
    %vpi_call 2 60 "$display", "n + n = n TEST FAILED - result: %d", v0x1957d90_0 {0 0 0};
T_0.34 ;
    %load/vec4 v0x1957ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.36, 4;
    %vpi_call 2 61 "$display", "n + n = n OVERFLOW FAILED" {0 0 0};
T_0.36 ;
    %load/vec4 v0x1957940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.38, 4;
    %vpi_call 2 62 "$display", "n + n = n CARRYOUT FAILED" {0 0 0};
T_0.38 ;
    %load/vec4 v0x1957e80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.40, 4;
    %vpi_call 2 63 "$display", "ZERO FAILED - was not 0 part 3" {0 0 0};
T_0.40 ;
    %pushi/vec4 2147483652, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 2147483652, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_0.42, 4;
    %vpi_call 2 65 "$display", "n + n = p TEST FAILED - result: %d", v0x1957d90_0 {0 0 0};
T_0.42 ;
    %load/vec4 v0x1957ca0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.44, 4;
    %vpi_call 2 66 "$display", "n + n = p OVERFLOW FAILED" {0 0 0};
T_0.44 ;
    %load/vec4 v0x1957940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.46, 4;
    %vpi_call 2 67 "$display", "n + n = p CARRYOUT FAILED" {0 0 0};
T_0.46 ;
    %load/vec4 v0x1957e80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.48, 4;
    %vpi_call 2 68 "$display", "ZERO FAILED - was not 0 part 4" {0 0 0};
T_0.48 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.50, 4;
    %vpi_call 2 70 "$display", "n + p = 0 TEST FAILED - result: %d", v0x1957d90_0 {0 0 0};
T_0.50 ;
    %load/vec4 v0x1957ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.52, 4;
    %vpi_call 2 71 "$display", "n + p = 0 OVERFLOW FAILED" {0 0 0};
T_0.52 ;
    %load/vec4 v0x1957940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.54, 4;
    %vpi_call 2 72 "$display", "n + p = 0 CARRYOUT FAILED" {0 0 0};
T_0.54 ;
    %load/vec4 v0x1957e80_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.56, 4;
    %vpi_call 2 73 "$display", "ZERO FAILED - was 0" {0 0 0};
T_0.56 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 637483645, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.58, 4;
    %vpi_call 2 75 "$display", "n + p = p TEST FAILED - result: %d", v0x1957d90_0 {0 0 0};
T_0.58 ;
    %load/vec4 v0x1957ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.60, 4;
    %vpi_call 2 76 "$display", "n + p = p OVERFLOW FAILED" {0 0 0};
T_0.60 ;
    %load/vec4 v0x1957940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.62, 4;
    %vpi_call 2 77 "$display", "n + p = p CARRYOUT FAILED" {0 0 0};
T_0.62 ;
    %load/vec4 v0x1957e80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.64, 4;
    %vpi_call 2 78 "$display", "ZERO FAILED - was not 0 part 5" {0 0 0};
T_0.64 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 637483643, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_0.66, 4;
    %vpi_call 2 80 "$display", "n + p = n TEST FAILED - result: %d", v0x1957d90_0 {0 0 0};
T_0.66 ;
    %load/vec4 v0x1957ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.68, 4;
    %vpi_call 2 81 "$display", "n + p = n OVERFLOW FAILED" {0 0 0};
T_0.68 ;
    %load/vec4 v0x1957940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.70, 4;
    %vpi_call 2 82 "$display", "n + p = n CARRYOUT FAILED" {0 0 0};
T_0.70 ;
    %vpi_call 2 85 "$display", "TESTING SUBTRACT" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1957a00_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 3657483652, 0, 32;
    %jmp/0xz  T_0.72, 4;
    %vpi_call 2 88 "$display", "0 - p = n TEST FAILED - result: %d", v0x1957d90_0 {0 0 0};
T_0.72 ;
    %load/vec4 v0x1957ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.74, 4;
    %vpi_call 2 89 "$display", "0 - p = n OVERFLOW FAILED" {0 0 0};
T_0.74 ;
    %load/vec4 v0x1957940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.76, 4;
    %vpi_call 2 90 "$display", "0 - p = n CARRYOUT FAILED" {0 0 0};
T_0.76 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 637483644, 0, 32;
    %jmp/0xz  T_0.78, 4;
    %vpi_call 2 92 "$display", "0 - n = p TEST FAILED - result: %d", v0x1957d90_0 {0 0 0};
T_0.78 ;
    %load/vec4 v0x1957ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.80, 4;
    %vpi_call 2 93 "$display", "0 - n = p OVERFLOW FAILED" {0 0 0};
T_0.80 ;
    %load/vec4 v0x1957940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.82, 4;
    %vpi_call 2 94 "$display", "0 - n = p CARRYOUT FAILED" {0 0 0};
T_0.82 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.84, 4;
    %vpi_call 2 96 "$display", "n - n = 0 TEST FAILED - result: %d", v0x1957d90_0 {0 0 0};
T_0.84 ;
    %load/vec4 v0x1957ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.86, 4;
    %vpi_call 2 97 "$display", "n - n = 0 OVERFLOW FAILED" {0 0 0};
T_0.86 ;
    %load/vec4 v0x1957940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.88, 4;
    %vpi_call 2 98 "$display", "n - n = 0 CARRYOUT FAILED" {0 0 0};
T_0.88 ;
    %load/vec4 v0x1957e80_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.90, 4;
    %vpi_call 2 99 "$display", "ZERO FAILED - was 0 part 1" {0 0 0};
T_0.90 ;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.92, 4;
    %vpi_call 2 101 "$display", "p - p = 0 TEST FAILED - result: %d", v0x1957d90_0 {0 0 0};
T_0.92 ;
    %load/vec4 v0x1957ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.94, 4;
    %vpi_call 2 102 "$display", "p - p = 0 OVERFLOW FAILED" {0 0 0};
T_0.94 ;
    %load/vec4 v0x1957940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.96, 4;
    %vpi_call 2 103 "$display", "p - p = 0 CARRYOUT FAILED" {0 0 0};
T_0.96 ;
    %load/vec4 v0x1957e80_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.98, 4;
    %vpi_call 2 104 "$display", "ZERO FAILED - was 0 part 2" {0 0 0};
T_0.98 ;
    %pushi/vec4 436258181, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 236258181, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 200000000, 0, 32;
    %jmp/0xz  T_0.100, 4;
    %vpi_call 2 106 "$display", "p - p = p TEST FAILED - result: %d", v0x1957d90_0 {0 0 0};
T_0.100 ;
    %load/vec4 v0x1957ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.102, 4;
    %vpi_call 2 107 "$display", "p - p = p OVERFLOW FAILED" {0 0 0};
T_0.102 ;
    %load/vec4 v0x1957940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.104, 4;
    %vpi_call 2 108 "$display", "p - p = p CARRYOUT FAILED" {0 0 0};
T_0.104 ;
    %load/vec4 v0x1957e80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.106, 4;
    %vpi_call 2 109 "$display", "ZERO FAILED - was not 0" {0 0 0};
T_0.106 ;
    %pushi/vec4 436258181, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 2013265920, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 2717959557, 0, 32;
    %jmp/0xz  T_0.108, 4;
    %vpi_call 2 111 "$display", "p - p = n TEST FAILED - result: %d", v0x1957d90_0 {0 0 0};
T_0.108 ;
    %load/vec4 v0x1957ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.110, 4;
    %vpi_call 2 112 "$display", "p - p = n OVERFLOW FAILED" {0 0 0};
T_0.110 ;
    %load/vec4 v0x1957940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.112, 4;
    %vpi_call 2 113 "$display", "p - p = n CARRYOUT FAILED" {0 0 0};
T_0.112 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 3657483653, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_0.114, 4;
    %vpi_call 2 115 "$display", "n - n = n TEST FAILED - result: %d", v0x1957d90_0 {0 0 0};
T_0.114 ;
    %load/vec4 v0x1957ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.116, 4;
    %vpi_call 2 116 "$display", "n - n = n OVERFLOW FAILED" {0 0 0};
T_0.116 ;
    %load/vec4 v0x1957940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.118, 4;
    %vpi_call 2 117 "$display", "n - n = n CARRYOUT FAILED" {0 0 0};
T_0.118 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 3657483651, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.120, 4;
    %vpi_call 2 119 "$display", "n - n = p TEST FAILED - result: %d", v0x1957d90_0 {0 0 0};
T_0.120 ;
    %load/vec4 v0x1957ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.122, 4;
    %vpi_call 2 120 "$display", "n - n = p OVERFLOW FAILED" {0 0 0};
T_0.122 ;
    %load/vec4 v0x1957940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.124, 4;
    %vpi_call 2 121 "$display", "n - n = p CARRYOUT FAILED" {0 0 0};
T_0.124 ;
    %pushi/vec4 7000, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 4294953296, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 21000, 0, 32;
    %jmp/0xz  T_0.126, 4;
    %vpi_call 2 123 "$display", "p - n = p TEST FAILED - result: %d", v0x1957d90_0 {0 0 0};
T_0.126 ;
    %load/vec4 v0x1957ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.128, 4;
    %vpi_call 2 124 "$display", "p - n = p OVERFLOW FAILED" {0 0 0};
T_0.128 ;
    %load/vec4 v0x1957940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.130, 4;
    %vpi_call 2 125 "$display", "p - n = p CARRYOUT FAILED" {0 0 0};
T_0.130 ;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 4294953296, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 2147497647, 0, 32;
    %jmp/0xz  T_0.132, 4;
    %vpi_call 2 127 "$display", "p - n = n TEST FAILED - result: %d", v0x1957d90_0 {0 0 0};
T_0.132 ;
    %load/vec4 v0x1957ca0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.134, 4;
    %vpi_call 2 128 "$display", "p - n = n OVERFLOW FAILED" {0 0 0};
T_0.134 ;
    %load/vec4 v0x1957940_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.136, 4;
    %vpi_call 2 129 "$display", "p - n = n CARRYOUT FAILED" {0 0 0};
T_0.136 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 1297483644, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 2360000008, 0, 32;
    %jmp/0xz  T_0.138, 4;
    %vpi_call 2 131 "$display", "n - p = n TEST FAILED - result: %d", v0x1957d90_0 {0 0 0};
T_0.138 ;
    %load/vec4 v0x1957ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.140, 4;
    %vpi_call 2 132 "$display", "n - p = n OVERFLOW FAILED" {0 0 0};
T_0.140 ;
    %load/vec4 v0x1957940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.142, 4;
    %vpi_call 2 133 "$display", "n - p = n CARRYOUT FAILED" {0 0 0};
T_0.142 ;
    %pushi/vec4 2147483652, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 2147483644, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_0.144, 4;
    %vpi_call 2 135 "$display", "n - p = p TEST FAILED - result: %d", v0x1957d90_0 {0 0 0};
T_0.144 ;
    %load/vec4 v0x1957ca0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.146, 4;
    %vpi_call 2 136 "$display", "n - p = p OVERFLOW FAILED" {0 0 0};
T_0.146 ;
    %load/vec4 v0x1957940_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.148, 4;
    %vpi_call 2 137 "$display", "n - p = p CARRYOUT FAILED" {0 0 0};
T_0.148 ;
    %vpi_call 2 139 "$display", "TESTING SLT" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1957a00_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.150, 4;
    %vpi_call 2 142 "$display", "0 < p TEST FAILED - result: %b", v0x1957d90_0 {0 0 0};
T_0.150 ;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.152, 4;
    %vpi_call 2 144 "$display", "p not < 0 TEST FAILED" {0 0 0};
T_0.152 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.154, 4;
    %vpi_call 2 146 "$display", "0 not < n TEST FAILED" {0 0 0};
T_0.154 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.156, 4;
    %vpi_call 2 148 "$display", "n < 0 TEST FAILED" {0 0 0};
T_0.156 ;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 2000, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.158, 4;
    %vpi_call 2 150 "$display", "p < p TEST FAILED" {0 0 0};
T_0.158 ;
    %pushi/vec4 2000, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.160, 4;
    %vpi_call 2 152 "$display", "p not < p TEST FAILED" {0 0 0};
T_0.160 ;
    %pushi/vec4 2360000008, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.162, 4;
    %vpi_call 2 154 "$display", "n < n TEST FAILED" {0 0 0};
T_0.162 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 2360000008, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.164, 4;
    %vpi_call 2 156 "$display", "n not < n TEST FAILED %b", v0x1957d90_0 {0 0 0};
T_0.164 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.166, 4;
    %vpi_call 2 158 "$display", "n < p TEST FAILED" {0 0 0};
T_0.166 ;
    %load/vec4 v0x1957e80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.168, 4;
    %vpi_call 2 159 "$display", "ZERO FAILED - was not 1" {0 0 0};
T_0.168 ;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1957ad0_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1957bd0_0, 0, 32;
    %delay 1000000, 0;
    %load/vec4 v0x1957d90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.170, 4;
    %vpi_call 2 161 "$display", "p not < n TEST FAILED" {0 0 0};
T_0.170 ;
    %load/vec4 v0x1957e80_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.172, 4;
    %vpi_call 2 162 "$display", "ZERO FAILED - was 0 %b   %b ", v0x1957e80_0, v0x1957d90_0 {0 0 0};
T_0.172 ;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu.t.v";
    "./alu_paige.v";
