0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/BACJA/OneDrive - VITO/Jasper/Master/_Cursussen/Programmeerbare componenten/Oef UART/uartgen.v,1636970201,verilog,,C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sim_1/new/UART_Receiver_tb.v,,uartgen,,,,,,,,
C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sim_1/new/UART_Receiver_tb.v,1637489109,verilog,,,,UART_Receiver_tb,,,,,,,,
C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver.v,1637488823,verilog,,C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_Baud16Generator.v,,UART_Receiver,,,,,,,,
C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_Baud16Generator.v,1637489586,verilog,,C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_DataOutRegister.v,,UART_Receiver_Baud16Generator,,,,,,,,
C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_DataOutRegister.v,1637437570,verilog,,C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_FSM.v,,UART_Receiver_DataOutRegister,,,,,,,,
C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_FSM.v,1637489109,verilog,,C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_MidBitGenerator.v,,UART_Receiver_FSM,,,,,,,,
C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_MidBitGenerator.v,1637489031,verilog,,C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_ShiftRegister.v,,UART_Receiver_MidBitGenerator,,,,,,,,
C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver_ShiftRegister.v,1637488936,verilog,,C:/Users/BACJA/OneDrive - VITO/Jasper/Master/_Cursussen/Programmeerbare componenten/Oef UART/uartgen.v,,UART_Receiver_ShiftRegister,,,,,,,,
