# miscv
Implementing a Processor.

Five stage RISC pipeline:
- Instruction Fetch
- Instruction Decode
- Execute
- Memory Access
- Writeback
