// Seed: 3600104262
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5, id_6;
  assign id_3 = -1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1
);
  wire id_3;
  tri0 id_4, id_5, id_6, id_7;
  tri0 id_8 = 1;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6
  );
  assign id_5 = id_1 ? -1 : id_6 || (id_6);
  wire id_9, id_10;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6 = id_5 - -1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_4
  );
endmodule
