

================================================================
== Vivado HLS Report for 'Resid_StreamingDataW_5'
================================================================
* Date:           Tue Jul  7 16:24:02 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.375|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3139|  3139|  3139|  3139|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  3137|  3137|         4|          2|          1|  1568|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "store i32 0, i32* %i"   --->   Operation 10 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.87>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%eo_V_1_s = phi i32 [ 0, %0 ], [ %tmp_V_66, %.loopexit ]"   --->   Operation 12 'phi' 'eo_V_1_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%eo_V_0_s = phi i32 [ 0, %0 ], [ %tmp_V, %.loopexit ]"   --->   Operation 13 'phi' 'eo_V_0_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%t = phi i11 [ 0, %0 ], [ %t_6, %.loopexit ]"   --->   Operation 14 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.88ns)   --->   "%exitcond = icmp eq i11 %t, -480" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 15 'icmp' 'exitcond' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1568, i64 1568, i64 1568)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.63ns)   --->   "%t_6 = add i11 %t, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 17 'add' 't_6' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i32* %i" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:219]   --->   Operation 19 'load' 'i_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.55ns)   --->   "%i_9 = add i32 %i_load, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:219]   --->   Operation 20 'add' 'i_9' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 21 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %i_9, 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:221]   --->   Operation 21 'icmp' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader.0, label %..loopexit_crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:221]   --->   Operation 22 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.76ns)   --->   "store i32 %i_9, i32* %i" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:219]   --->   Operation 23 'store' <Predicate = (!exitcond & !tmp_s)> <Delay = 1.76>
ST_3 : Operation 24 [1/1] (1.76ns)   --->   "store i32 0, i32* %i"   --->   Operation 24 'store' <Predicate = (!exitcond & tmp_s)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 25 [1/1] (2.18ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214]   --->   Operation 25 'read' 'tmp_V' <Predicate = (!exitcond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%eo_0_V = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %tmp_V, i32 %eo_V_0_s)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:216]   --->   Operation 26 'bitconcatenate' 'eo_0_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %out_V_V, i64 %eo_0_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:226]   --->   Operation 27 'write' <Predicate = (tmp_s)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str180)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:209]   --->   Operation 28 'specregionbegin' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:210]   --->   Operation 29 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (2.18ns)   --->   "%tmp_V_66 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214]   --->   Operation 30 'read' 'tmp_V_66' <Predicate = (!exitcond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%eo_1_V = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %tmp_V_66, i32 %eo_V_1_s)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:216]   --->   Operation 31 'bitconcatenate' 'eo_1_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "br label %.loopexit" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:221]   --->   Operation 32 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %out_V_V, i64 %eo_1_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:226]   --->   Operation 33 'write' <Predicate = (tmp_s)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 34 'br' <Predicate = (tmp_s)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%empty_1222 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str180, i32 %tmp)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:229]   --->   Operation 35 'specregionend' 'empty_1222' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "br label %1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 36 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:231]   --->   Operation 37 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i           (alloca           ) [ 0111110]
StgValue_8  (specinterface    ) [ 0000000]
StgValue_9  (specinterface    ) [ 0000000]
StgValue_10 (store            ) [ 0000000]
StgValue_11 (br               ) [ 0111110]
eo_V_1_s    (phi              ) [ 0011110]
eo_V_0_s    (phi              ) [ 0011100]
t           (phi              ) [ 0010000]
exitcond    (icmp             ) [ 0011110]
empty       (speclooptripcount) [ 0000000]
t_6         (add              ) [ 0111110]
StgValue_18 (br               ) [ 0000000]
i_load      (load             ) [ 0000000]
i_9         (add              ) [ 0001000]
tmp_s       (icmp             ) [ 0011110]
StgValue_22 (br               ) [ 0000000]
StgValue_23 (store            ) [ 0000000]
StgValue_24 (store            ) [ 0000000]
tmp_V       (read             ) [ 0111010]
eo_0_V      (bitconcatenate   ) [ 0000000]
StgValue_27 (write            ) [ 0000000]
tmp         (specregionbegin  ) [ 0000000]
StgValue_29 (specpipeline     ) [ 0000000]
tmp_V_66    (read             ) [ 0111110]
eo_1_V      (bitconcatenate   ) [ 0000000]
StgValue_32 (br               ) [ 0000000]
StgValue_33 (write            ) [ 0000000]
StgValue_34 (br               ) [ 0000000]
empty_1222  (specregionend    ) [ 0000000]
StgValue_36 (br               ) [ 0111110]
StgValue_37 (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str180"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 tmp_V_66/5 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="0" index="2" bw="64" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_27/4 StgValue_33/5 "/>
</bind>
</comp>

<comp id="59" class="1005" name="eo_V_1_s_reg_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="1"/>
<pin id="61" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eo_V_1_s (phireg) "/>
</bind>
</comp>

<comp id="63" class="1004" name="eo_V_1_s_phi_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="1"/>
<pin id="65" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="32" slack="1"/>
<pin id="67" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eo_V_1_s/2 "/>
</bind>
</comp>

<comp id="71" class="1005" name="eo_V_0_s_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="1"/>
<pin id="73" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eo_V_0_s (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="eo_V_0_s_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="32" slack="1"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eo_V_0_s/2 "/>
</bind>
</comp>

<comp id="83" class="1005" name="t_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="11" slack="1"/>
<pin id="85" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="t_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="11" slack="0"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_10/1 StgValue_24/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="exitcond_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="11" slack="0"/>
<pin id="101" dir="0" index="1" bw="10" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="t_6_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="11" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_6/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_9_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_s_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="0" index="1" bw="3" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="StgValue_23_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="0" index="1" bw="32" slack="2"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_23/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="eo_0_V_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="32" slack="2"/>
<pin id="133" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eo_0_V/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="eo_1_V_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="3"/>
<pin id="142" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eo_1_V/5 "/>
</bind>
</comp>

<comp id="147" class="1005" name="i_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="154" class="1005" name="exitcond_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="158" class="1005" name="t_6_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="11" slack="0"/>
<pin id="160" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="t_6 "/>
</bind>
</comp>

<comp id="163" class="1005" name="i_9_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="169" class="1005" name="tmp_s_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="173" class="1005" name="tmp_V_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="178" class="1005" name="tmp_V_66_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_66 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="28" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="32" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="69"><net_src comp="59" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="70"><net_src comp="63" pin="4"/><net_sink comp="59" pin=0"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="82"><net_src comp="75" pin="4"/><net_sink comp="71" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="87" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="87" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="46" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="71" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="137"><net_src comp="129" pin="3"/><net_sink comp="52" pin=2"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="46" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="59" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="146"><net_src comp="138" pin="3"/><net_sink comp="52" pin=2"/></net>

<net id="150"><net_src comp="42" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="153"><net_src comp="147" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="157"><net_src comp="99" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="105" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="166"><net_src comp="114" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="172"><net_src comp="120" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="46" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="181"><net_src comp="46" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="63" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {4 5 }
 - Input state : 
	Port: Resid_StreamingDataW.5 : in_V_V | {4 5 }
  - Chain level:
	State 1
		StgValue_10 : 1
	State 2
		exitcond : 1
		t_6 : 1
		StgValue_18 : 2
		i_9 : 1
	State 3
		StgValue_22 : 1
	State 4
		StgValue_27 : 1
	State 5
		StgValue_33 : 1
		empty_1222 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|    add   |    t_6_fu_105   |    0    |    13   |
|          |    i_9_fu_114   |    0    |    39   |
|----------|-----------------|---------|---------|
|   icmp   |  exitcond_fu_99 |    0    |    13   |
|          |   tmp_s_fu_120  |    0    |    18   |
|----------|-----------------|---------|---------|
|   read   |  grp_read_fu_46 |    0    |    0    |
|----------|-----------------|---------|---------|
|   write  | grp_write_fu_52 |    0    |    0    |
|----------|-----------------|---------|---------|
|bitconcatenate|  eo_0_V_fu_129  |    0    |    0    |
|          |  eo_1_V_fu_138  |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    83   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| eo_V_0_s_reg_71|   32   |
| eo_V_1_s_reg_59|   32   |
|exitcond_reg_154|    1   |
|   i_9_reg_163  |   32   |
|    i_reg_147   |   32   |
|   t_6_reg_158  |   11   |
|    t_reg_83    |   11   |
|tmp_V_66_reg_178|   32   |
|  tmp_V_reg_173 |   32   |
|  tmp_s_reg_169 |    1   |
+----------------+--------+
|      Total     |   216  |
+----------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_52 |  p2  |   2  |  64  |   128  ||    9    |
| eo_V_1_s_reg_59 |  p0  |   2  |  32  |   64   ||    9    |
| eo_V_0_s_reg_71 |  p0  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   256  ||  5.307  ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   83   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |   216  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   216  |   110  |
+-----------+--------+--------+--------+
