
---------- Begin Simulation Statistics ----------
final_tick                                33438156500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 208113                       # Simulator instruction rate (inst/s)
host_mem_usage                                4435520                       # Number of bytes of host memory used
host_op_rate                                   360649                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    75.61                       # Real time elapsed on the host
host_tick_rate                              442258770                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15734918                       # Number of instructions simulated
sim_ops                                      27267809                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033438                       # Number of seconds simulated
sim_ticks                                 33438156500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               83                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 1                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     83                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    5734918                       # Number of instructions committed
system.cpu0.committedOps                      8351429                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.661234                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1119411                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1082312                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       207813                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    4134896                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        16127                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       55352072                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.085754                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1336015                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          250                       # TLB misses on write requests
system.cpu0.numCycles                        66876222                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.02%      0.02% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                2928769     35.07%     35.09% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     35.09% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.02%     35.11% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               617178      7.39%     42.50% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     42.50% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     42.50% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     42.50% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     42.50% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     42.50% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     42.50% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     42.50% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     42.52% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.02%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     42.53% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.02%     42.55% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.02%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     42.57% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.01%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     42.58% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.51%     43.08% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               225389      2.70%     45.78% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           619260      7.42%     53.20% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         3908732     46.80%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 8351429                       # Class of committed instruction
system.cpu0.tickCycles                       11524150                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.687631                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3503578                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2501863                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        32890                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1828767                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1221                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       34370241                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.149530                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3366609                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          215                       # TLB misses on write requests
system.cpu1.numCycles                        66876313                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                18916380                       # Class of committed instruction
system.cpu1.tickCycles                       32506072                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       565207                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1131458                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2809401                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1453                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5618868                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1453                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              17552                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       552729                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12478                       # Transaction distribution
system.membus.trans_dist::ReadExReq            548699                       # Transaction distribution
system.membus.trans_dist::ReadExResp           548697                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         17552                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1697707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1697707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1697707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     71614592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     71614592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71614592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            566251                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  566251    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              566251                       # Request fanout histogram
system.membus.reqLayer4.occupancy          3546123000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              10.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2965362000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33438156500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1324895                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1324895                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1324895                       # number of overall hits
system.cpu0.icache.overall_hits::total        1324895                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11053                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11053                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11053                       # number of overall misses
system.cpu0.icache.overall_misses::total        11053                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    364040000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    364040000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    364040000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    364040000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1335948                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1335948                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1335948                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1335948                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.008274                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008274                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.008274                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008274                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 32935.854519                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 32935.854519                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 32935.854519                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 32935.854519                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11037                       # number of writebacks
system.cpu0.icache.writebacks::total            11037                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11053                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11053                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11053                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11053                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    352987000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    352987000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    352987000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    352987000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.008274                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.008274                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.008274                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.008274                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 31935.854519                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 31935.854519                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 31935.854519                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 31935.854519                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11037                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1324895                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1324895                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11053                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11053                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    364040000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    364040000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1335948                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1335948                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.008274                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008274                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 32935.854519                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 32935.854519                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11053                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11053                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    352987000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    352987000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.008274                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.008274                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 31935.854519                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 31935.854519                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33438156500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999591                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1335948                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11053                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           120.867457                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999591                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10698637                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10698637                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33438156500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33438156500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33438156500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33438156500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33438156500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33438156500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4165048                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4165048                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4165048                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4165048                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       835089                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        835089                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       835089                       # number of overall misses
system.cpu0.dcache.overall_misses::total       835089                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  56954760500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  56954760500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  56954760500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  56954760500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      5000137                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5000137                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      5000137                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5000137                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.167013                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.167013                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.167013                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.167013                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68202.024575                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68202.024575                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68202.024575                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68202.024575                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       518633                       # number of writebacks
system.cpu0.dcache.writebacks::total           518633                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       309847                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       309847                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       309847                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       309847                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       525242                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       525242                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       525242                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       525242                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  45028366500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  45028366500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  45028366500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  45028366500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.105046                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.105046                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.105046                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.105046                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85728.800248                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85728.800248                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85728.800248                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85728.800248                       # average overall mshr miss latency
system.cpu0.dcache.replacements                525224                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       864681                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         864681                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9381                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9381                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    466081000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    466081000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       874062                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       874062                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.010733                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010733                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 49683.509221                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49683.509221                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          335                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          335                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9046                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9046                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    440245500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    440245500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.010349                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010349                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 48667.422065                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 48667.422065                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3300367                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3300367                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       825708                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       825708                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  56488679500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  56488679500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4126075                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4126075                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200119                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200119                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68412.416375                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68412.416375                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       309512                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       309512                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       516196                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       516196                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  44588121000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  44588121000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125106                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125106                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86378.276856                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86378.276856                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33438156500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999617                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4690288                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           525240                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.929800                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999617                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         40526336                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        40526336                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33438156500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33438156500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33438156500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1730732                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1730732                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1730732                       # number of overall hits
system.cpu1.icache.overall_hits::total        1730732                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1635824                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1635824                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1635824                       # number of overall misses
system.cpu1.icache.overall_misses::total      1635824                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  21477747000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  21477747000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  21477747000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  21477747000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3366556                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3366556                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3366556                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3366556                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.485904                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.485904                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.485904                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.485904                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 13129.619690                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13129.619690                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 13129.619690                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13129.619690                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1635808                       # number of writebacks
system.cpu1.icache.writebacks::total          1635808                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1635824                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1635824                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1635824                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1635824                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  19841923000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  19841923000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  19841923000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  19841923000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.485904                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.485904                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.485904                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.485904                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 12129.619690                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12129.619690                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 12129.619690                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12129.619690                       # average overall mshr miss latency
system.cpu1.icache.replacements               1635808                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1730732                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1730732                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1635824                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1635824                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  21477747000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  21477747000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3366556                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3366556                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.485904                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.485904                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 13129.619690                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13129.619690                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1635824                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1635824                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  19841923000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  19841923000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.485904                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.485904                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 12129.619690                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12129.619690                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33438156500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999573                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3366556                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1635824                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.058018                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999573                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28568272                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28568272                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33438156500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33438156500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33438156500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33438156500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33438156500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33438156500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3401871                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3401871                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3401871                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3401871                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       722807                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        722807                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       722807                       # number of overall misses
system.cpu1.dcache.overall_misses::total       722807                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  14471902000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14471902000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  14471902000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14471902000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      4124678                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4124678                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      4124678                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4124678                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175240                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175240                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175240                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175240                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 20021.806651                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20021.806651                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 20021.806651                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20021.806651                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       414553                       # number of writebacks
system.cpu1.dcache.writebacks::total           414553                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        85459                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85459                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        85459                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85459                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       637348                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       637348                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       637348                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       637348                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  11337221500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11337221500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  11337221500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11337221500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.154521                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.154521                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.154521                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.154521                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 17788.118108                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17788.118108                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17788.118108                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17788.118108                       # average overall mshr miss latency
system.cpu1.dcache.replacements                637332                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1963504                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1963504                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       466789                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       466789                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   7012957500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7012957500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2430293                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2430293                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192071                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192071                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 15023.827682                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15023.827682                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        18095                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        18095                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       448694                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       448694                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6303828000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6303828000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.184625                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184625                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 14049.280802                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14049.280802                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1438367                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1438367                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       256018                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       256018                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   7458944500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   7458944500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.151098                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.151098                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 29134.453437                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 29134.453437                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        67364                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        67364                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   5033393500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5033393500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 26680.555408                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26680.555408                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33438156500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999600                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4039219                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           637348                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.337541                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999600                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         33634772                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        33634772                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33438156500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33438156500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33438156500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7993                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                5562                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1633950                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              595711                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2243216                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7993                       # number of overall hits
system.l2.overall_hits::.cpu0.data               5562                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1633950                       # number of overall hits
system.l2.overall_hits::.cpu1.data             595711                       # number of overall hits
system.l2.overall_hits::total                 2243216                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              3060                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            519680                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1874                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             41637                       # number of demand (read+write) misses
system.l2.demand_misses::total                 566251                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             3060                       # number of overall misses
system.l2.overall_misses::.cpu0.data           519680                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1874                       # number of overall misses
system.l2.overall_misses::.cpu1.data            41637                       # number of overall misses
system.l2.overall_misses::total                566251                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    245517500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  44142041500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    152229000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3821300500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      48361088500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    245517500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  44142041500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    152229000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3821300500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     48361088500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11053                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          525242                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1635824                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          637348                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2809467                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11053                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         525242                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1635824                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         637348                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2809467                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.276848                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.989411                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.001146                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.065329                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.201551                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.276848                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.989411                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.001146                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.065329                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.201551                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80234.477124                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84940.812615                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81232.123799                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 91776.556909                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85405.744979                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80234.477124                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84940.812615                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81232.123799                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 91776.556909                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85405.744979                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              552729                       # number of writebacks
system.l2.writebacks::total                    552729                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         3060                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       519680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1874                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        41637                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            566251                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         3060                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       519680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1874                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        41637                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           566251                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    214917500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  38945261500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    133489000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3404930500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  42698598500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    214917500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  38945261500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    133489000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3404930500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  42698598500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.276848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.989411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.001146                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.065329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.201551                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.276848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.989411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.001146                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.065329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.201551                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70234.477124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74940.851101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71232.123799                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 81776.556909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75405.780299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70234.477124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74940.851101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71232.123799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 81776.556909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75405.780299                       # average overall mshr miss latency
system.l2.replacements                         565807                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       933186                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           933186                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       933186                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       933186                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1646845                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1646845                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1646845                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1646845                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          853                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           853                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           154995                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                156151                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         515040                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          33659                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              548699                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  43763433000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3103596500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   46867029500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       516196                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            704850                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.997761                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.178417                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.778462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84970.940121                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 92207.032294                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85414.825797                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       515040                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        33659                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         548699                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  38613053000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2767006500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  41380059500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.997761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.178417                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.778462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74970.978953                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 82207.032294                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75414.862247                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7993                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1633950                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1641943                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         3060                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1874                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4934                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    245517500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    152229000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    397746500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11053                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1635824                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1646877                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.276848                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.001146                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002996                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80234.477124                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81232.123799                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80613.396838                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         3060                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1874                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4934                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    214917500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    133489000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    348406500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.276848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.001146                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002996                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70234.477124                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71232.123799                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70613.396838                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         4406                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       440716                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            445122                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         4640                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7978                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12618                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    378608500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    717704000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1096312500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9046                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       448694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        457740                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.512934                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.017780                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.027566                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81596.659483                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 89960.391075                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86884.807418                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         4640                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7978                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12618                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    332208500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    637924000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    970132500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.512934                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.017780                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.027566                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71596.659483                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 79960.391075                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76884.807418                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33438156500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.068567                       # Cycle average of tags in use
system.l2.tags.total_refs                     5618013                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    566831                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.911266                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.343091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.160122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      126.811658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      169.273883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      720.479813                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.123840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.165307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.703594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999090                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          274                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          211                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45517775                       # Number of tag accesses
system.l2.tags.data_accesses                 45517775                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33438156500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        195840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      33259520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        119936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2664768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36240064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       195840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       119936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        315776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     35374656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        35374656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           3060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         519680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          41637                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              566251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       552729                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             552729                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5856782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        994657705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3586801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         79692432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1083793719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5856782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3586801                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9443583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1057912867                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1057912867                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1057912867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5856782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       994657705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3586801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        79692432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2141706586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    552540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      3060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    519313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     41615.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000420272750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34409                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34409                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1611045                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             519022                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      566251                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     552729                       # Number of write requests accepted
system.mem_ctrls.readBursts                    566251                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   552729                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    389                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   189                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             35373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             35710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             35206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             35106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             35308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             35807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             35642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             35739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             35299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            35043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            35217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            35092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            35553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            35314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            35108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             34693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             34537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             34369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             34402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             34735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            34485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            34504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            34549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34506                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8761775750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2829310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19371688250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15483.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34233.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   509660                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  497037                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                566251                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               552729                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  327856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  221361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  34478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  35147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  34799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  34861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  34996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  37727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  35461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  36984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  36869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  34799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       111676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    640.908915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   414.301607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   426.687819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18590     16.65%     16.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19579     17.53%     34.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4660      4.17%     38.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3549      3.18%     41.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2084      1.87%     43.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1923      1.72%     45.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1788      1.60%     46.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1838      1.65%     48.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        57665     51.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       111676                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.444884                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.136981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.473899                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          34327     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            14      0.04%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            16      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           16      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            6      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           11      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34409                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.057252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.052685                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.407341                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            33588     97.61%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              246      0.71%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              186      0.54%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              222      0.65%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              149      0.43%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               18      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34409                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36215168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   24896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35360896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36240064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             35374656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1083.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1057.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1083.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1057.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33438109500                       # Total gap between requests
system.mem_ctrls.avgGap                      29882.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       195840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     33236032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       119936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2663360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35360896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5856782.206279822625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 993955273.820193886757                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3586800.606068100315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79650324.024292424321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1057501360.758329987526                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         3060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       519680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1874                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        41637                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       552729                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     89334000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  17542186000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     56576500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1683591750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 835878177500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29194.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33755.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30190.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     40434.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1512274.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            398476260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            211787565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2016086100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1443084660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2639264160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13497569220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1473878400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        21680146365                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        648.365479                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3683897750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1116440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28637818750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            398911800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            212022855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2024168580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1441038420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2639264160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13463177700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1502839680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        21681423195                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        648.403664                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3757997500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1116440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28563719000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33438156500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2104617                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1485915                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1646845                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          242448                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           704850                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          704848                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1646877                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       457740                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1575706                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4907456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1912028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8428333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1413760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     66807872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    209384448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     67321664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              344927744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          565807                       # Total snoops (count)
system.tol2bus.snoopTraffic                  35374656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3375274                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000430                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020744                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3373821     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1453      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3375274                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5389465000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         956066409                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2453751468                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             7.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         796459267                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16653351                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33438156500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
