# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do regfile_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.0/checkpoint3 {C:/intelFPGA_lite/17.0/checkpoint3/decoder5_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:34 on Oct 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.0/checkpoint3" C:/intelFPGA_lite/17.0/checkpoint3/decoder5_32.v 
# -- Compiling module decoder5_32
# 
# Top level modules:
# 	decoder5_32
# End time: 19:53:34 on Oct 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.0/checkpoint3 {C:/intelFPGA_lite/17.0/checkpoint3/SLL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:34 on Oct 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.0/checkpoint3" C:/intelFPGA_lite/17.0/checkpoint3/SLL.v 
# -- Compiling module SLL
# 
# Top level modules:
# 	SLL
# End time: 19:53:34 on Oct 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.0/checkpoint3 {C:/intelFPGA_lite/17.0/checkpoint3/regfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:34 on Oct 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.0/checkpoint3" C:/intelFPGA_lite/17.0/checkpoint3/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 19:53:34 on Oct 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.0/checkpoint3 {C:/intelFPGA_lite/17.0/checkpoint3/dffe.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:34 on Oct 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.0/checkpoint3" C:/intelFPGA_lite/17.0/checkpoint3/dffe.v 
# -- Compiling module dffe_ref
# 
# Top level modules:
# 	dffe_ref
# End time: 19:53:34 on Oct 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.0/checkpoint3 {C:/intelFPGA_lite/17.0/checkpoint3/reg_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:34 on Oct 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.0/checkpoint3" C:/intelFPGA_lite/17.0/checkpoint3/reg_32bit.v 
# -- Compiling module reg_32bit
# 
# Top level modules:
# 	reg_32bit
# End time: 19:53:34 on Oct 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.0/checkpoint3 {C:/intelFPGA_lite/17.0/checkpoint3/regfile_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:34 on Oct 07,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.0/checkpoint3" C:/intelFPGA_lite/17.0/checkpoint3/regfile_tb.v 
# -- Compiling module regfile_tb
# 
# Top level modules:
# 	regfile_tb
# End time: 19:53:34 on Oct 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  regfile_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" regfile_tb 
# Start time: 19:53:34 on Oct 07,2023
# Loading work.regfile_tb
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.SLL
# Loading work.reg_32bit
# Loading work.dffe_ref
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
#                   80 << Writing register  0 with 0000dead >>
#                  160 << Writing register  1 with 0000dead >>
#                  240 << Writing register  2 with 0000dead >>
#                  320 << Writing register  3 with 0000dead >>
#                  400 << Writing register  4 with 0000dead >>
#                  480 << Writing register  5 with 0000dead >>
#                  560 << Writing register  6 with 0000dead >>
#                  640 << Writing register  7 with 0000dead >>
#                  720 << Writing register  8 with 0000dead >>
#                  800 << Writing register  9 with 0000dead >>
#                  880 << Writing register 10 with 0000dead >>
#                  960 << Writing register 11 with 0000dead >>
#                 1040 << Writing register 12 with 0000dead >>
#                 1120 << Writing register 13 with 0000dead >>
#                 1200 << Writing register 14 with 0000dead >>
#                 1280 << Writing register 15 with 0000dead >>
#                 1360 << Writing register 16 with 0000dead >>
#                 1440 << Writing register 17 with 0000dead >>
#                 1520 << Writing register 18 with 0000dead >>
#                 1600 << Writing register 19 with 0000dead >>
#                 1680 << Writing register 20 with 0000dead >>
#                 1760 << Writing register 21 with 0000dead >>
#                 1840 << Writing register 22 with 0000dead >>
#                 1920 << Writing register 23 with 0000dead >>
#                 2000 << Writing register 24 with 0000dead >>
#                 2080 << Writing register 25 with 0000dead >>
#                 2160 << Writing register 26 with 0000dead >>
#                 2240 << Writing register 27 with 0000dead >>
#                 2320 << Writing register 28 with 0000dead >>
#                 2400 << Writing register 29 with 0000dead >>
#                 2480 << Writing register 30 with 0000dead >>
#                 2560 << Writing register 31 with 0000dead >>
# The simulation completed without errors
# ** Note: $stop    : C:/intelFPGA_lite/17.0/checkpoint3/regfile_tb.v(53)
#    Time: 2620 ns  Iteration: 1  Instance: /regfile_tb
# Break in Module regfile_tb at C:/intelFPGA_lite/17.0/checkpoint3/regfile_tb.v line 53
# End time: 19:54:46 on Oct 07,2023, Elapsed time: 0:01:12
# Errors: 0, Warnings: 0
