library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
USE ieee.std_logic_unsigned.all ;
use ieee.numeric_std.all;

Entity SumCentroidValues is
    GENERIC ( Palavra      : INTEGER := 64;
			  PalavraXY	   : INTEGER := 32
			 ); 
				  
	 PORT (	
      clk			  : in STD_LOGIC;  
	  valueDado		  : in STD_LOGIC_VECTOR(Palavra-1 downto 0);
	  valueX		  : in STD_LOGIC_VECTOR(PalavraXY-1 downto 0);
	  valueY 	      : in STD_LOGIC_VECTOR(PalavraXY-1 downto 0);	  
	  o_valueX		  : out STD_LOGIC_VECTOR(PalavraXY-1 downto 0);
	  o_valueY 	      : out STD_LOGIC_VECTOR(PalavraXY-1 downto 0)
    );
END SumCentroidValues;

ARCHITECTURE arch of SumCentroidValues is

--Sinais de dados 
SIGNAL s_valueX  	   : STD_LOGIC_VECTOR (PalavraXY-1 downto 0) := (others =>'0');
SIGNAL s_valueY  	   : STD_LOGIC_VECTOR (PalavraXY-1 downto 0) := (others =>'0');

BEGIN
   PROCESS(clk)--valueDado, valueX, valueY)
   BEGIN
       if clk'event and clk='0' then
		   if (valueDado(Palavra-1)='1' and valueX(PalavraXY-1)='1') then
				s_valueX <= (others => '1');
		   else
				s_valueX <= valueX + valueDado(Palavra-1 downto PalavraXY);
		   end if;	
		  
		   if (valueDado(PalavraXY-1)='1' and valueY(PalavraXY-1)='1') then
				s_valueY <= (others => '1');
		   else		
				s_valueY <= valueY + valueDado(PalavraXY-1 downto 0);
		   end if;
	   end if;
   END PROCESS;	
	
o_valueX <= s_valueX;
o_valueY <= s_valueY;

END arch;