SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Other
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE workingdirectory .\tmp\
SET_PREFERENCE speedgrade -2
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE device xc6slx25
SET_PREFERENCE projectname coregen
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE foundationsym false
SET_PREFERENCE package csg324
SET_PREFERENCE createndf false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE formalverification false
SET_PREFERENCE removerpms false
SET_PARAMETER component_name myicon
SET_PARAMETER use_unused_bscan false
SET_PARAMETER number_control_ports 1
SET_PARAMETER enable_jtag_bufg true
SET_PARAMETER constraint_type external
SET_PARAMETER use_softbscan false
SET_PARAMETER use_ext_bscan false
SET_PARAMETER user_scan_chain USER1
SET_PARAMETER example_design false
SET_CORE_CLASS PSF
SET_CORE_PATH d:\Xilinx\14.7\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_icon_v1_06_a\
SET_CORE_GUIPATH d:\Xilinx\14.7\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_icon_v1_06_a\tooldata\coregen\gui\chipscope_icon.tcl
SET_CORE_NAME ICON (ChipScope Pro - Integrated Controller)
SET_CORE_VERSION 1.06.a
SET_CORE_VLNV xilinx.com:ip:chipscope_icon:1.06.a
SET_CORE_DATASHEET d:\Xilinx\14.7\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_icon_v1_06_a\doc\chipscope_icon.pdf
ADD_CORE_DOCUMENT <d:\Xilinx\14.7\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_icon_v1_06_a\doc\chipscope_icon.pdf><Data Sheet>
ADD_CORE_DOCUMENT <d:\Xilinx\14.7\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_icon_v1_06_a\doc\html\change_log.html><Version Information>
