#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:14:06 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Thu May 13 22:46:28 2021
# Process ID: 1448
# Current directory: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/two_to_one_Mux
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2308 E:\Xilinx_project\HDL_projects_for_digital_circuit_course\Learning\two_to_one_Mux\two_to_one_Mux.xpr
# Log file: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/two_to_one_Mux/vivado.log
# Journal file: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/two_to_one_Mux\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/two_to_one_Mux/two_to_one_Mux.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/two_to_one_Mux'
INFO: [Project 1-313] Project file moved from 'E:/Xilinx_project/Learning/two_to_one_Mux' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/two_to_one_Mux/two_to_one_Mux.gen/sources_1', nor could it be found using path 'E:/Xilinx_project/Learning/two_to_one_Mux/two_to_one_Mux.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program_files/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/two_to_one_Mux/two_to_one_Mux.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_to_one_Mux_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/two_to_one_Mux/two_to_one_Mux.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_to_one_Mux_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/two_to_one_Mux/two_to_one_Mux.srcs/sources_1/new/two_to_one_Mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_to_one_Mux'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/two_to_one_Mux/two_to_one_Mux.srcs/sim_1/new/two_to_one_Mux_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_to_one_Mux_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/two_to_one_Mux/two_to_one_Mux.sim/sim_1/behav/xsim'
"xelab -wto 620633b5ea9443fa8f14ca25579b882b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_to_one_Mux_tb_behav xil_defaultlib.two_to_one_Mux_tb -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 620633b5ea9443fa8f14ca25579b882b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_to_one_Mux_tb_behav xil_defaultlib.two_to_one_Mux_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.two_to_one_Mux [two_to_one_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.two_to_one_mux_tb
Built simulation snapshot two_to_one_Mux_tb_behav

****** Webtalk v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:14:06 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/two_to_one_Mux/two_to_one_Mux.sim/sim_1/behav/xsim/xsim.dir/two_to_one_Mux_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/two_to_one_Mux/two_to_one_Mux.sim/sim_1/behav/xsim/xsim.dir/two_to_one_Mux_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 13 22:46:58 2021. For additional details about this file, please refer to the WebTalk help file at D:/Program_files/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 116.508 ; gain = 17.609
INFO: [Common 17-206] Exiting Webtalk at Thu May 13 22:46:58 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1027.535 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/two_to_one_Mux/two_to_one_Mux.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_to_one_Mux_tb_behav -key {Behavioral:sim_1:Functional:two_to_one_Mux_tb} -tclbatch {two_to_one_Mux_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 ps
source two_to_one_Mux_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_to_one_Mux_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1027.535 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.535 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 13 22:47:47 2021...
