{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1483124608219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483124608226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 14:03:27 2016 " "Processing started: Fri Dec 30 14:03:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483124608226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1483124608226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/16.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim clap clap " "Command: quartus_sh -t c:/intelfpga_lite/16.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim clap clap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1483124608227 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim clap clap " "Quartus(args): --rtl_sim clap clap" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1483124608227 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1483124608498 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1483124608633 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1483124608634 ""}
{ "Warning" "0" "" "Warning: File clap_run_msim_rtl_verilog.do already exists - backing up current file as clap_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File clap_run_msim_rtl_verilog.do already exists - backing up current file as clap_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1483124608698 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/projects/de0_nano_clap_clap_light/quartus/simulation/modelsim/clap_run_msim_rtl_verilog.do" {  } { { "C:/projects/de0_nano_clap_clap_light/quartus/simulation/modelsim/clap_run_msim_rtl_verilog.do" "0" { Text "C:/projects/de0_nano_clap_clap_light/quartus/simulation/modelsim/clap_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/projects/de0_nano_clap_clap_light/quartus/simulation/modelsim/clap_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1483124608735 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1483124608737 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1483124608741 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/16.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/16.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1483124608741 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 1  1  Quartus Prime " "Quartus Prime Shell was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "647 " "Peak virtual memory: 647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483124608741 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 30 14:03:28 2016 " "Processing ended: Fri Dec 30 14:03:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483124608741 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483124608741 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483124608741 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1483124608741 ""}
{ "Error" "EFLOW_ABNORMAL_EXIT" "quartus_sh " "Current module quartus_sh ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." {  } {  } 0 293007 "Current module %1!s! ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." 0 0 "Shell" 0 -1 1483138269453 ""}
