// -------------------------------------------------------------
// 
// File Name: verilog_1\hdlsrc\gm_pfcvan3ph_s\Positive_block.v
// Created: 2024-12-08 17:13:30
// 
// Generated by MATLAB 24.2, HDL Coder 24.2, and Simulink 24.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Positive_block
// Source Path: gm_pfcvan3ph_s/FPGA/HDL Subsystem/HDL Algorithm/DA_MATRIX/Detect Rise Positive1/Positive
// Hierarchy Level: 5
// Model version: 1.182
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Positive_block
          (clk,
           reset,
           enb,
           u,
           y);


  input   clk;
  input   reset;
  input   enb;
  input   u;
  output  y;


  reg  u_1;
  wire Constant_out1;
  wire Compare_out1;


  always @(posedge clk or posedge reset)
    begin : rd_0_process
      if (reset == 1'b1) begin
        u_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          u_1 <= u;
        end
      end
    end

  assign Constant_out1 = 1'b0;
  assign Compare_out1 = u_1 > Constant_out1;
  assign y = Compare_out1;

endmodule  // Positive_block

