{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510848477777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510848477795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 13:07:57 2017 " "Processing started: Thu Nov 16 13:07:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510848477795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848477795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoNios -c ProjetoNios " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoNios -c ProjetoNios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848477795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510848480202 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510848480203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/projetoniosqsys.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/projetoniosqsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys " "Found entity 1: projetoNiosQsys" {  } { { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848515905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848515905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "projetoNiosQsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848515918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848515918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "projetoNiosQsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848515927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848515927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_irq_mapper " "Found entity 1: projetoNiosQsys_irq_mapper" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848515936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848515936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_mm_interconnect_0 " "Found entity 1: projetoNiosQsys_mm_interconnect_0" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848515965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848515965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: projetoNiosQsys_mm_interconnect_0_avalon_st_adapter" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848515976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848515976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: projetoNiosQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848515985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848515985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: projetoNiosQsys_mm_interconnect_0_rsp_mux_001" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848515996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848515996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file projetoniosqsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "projetoNiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516006 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "projetoNiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848516006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_mm_interconnect_0_rsp_mux " "Found entity 1: projetoNiosQsys_mm_interconnect_0_rsp_mux" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848516019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_mm_interconnect_0_rsp_demux_002 " "Found entity 1: projetoNiosQsys_mm_interconnect_0_rsp_demux_002" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848516028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_mm_interconnect_0_rsp_demux " "Found entity 1: projetoNiosQsys_mm_interconnect_0_rsp_demux" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848516037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_mm_interconnect_0_cmd_mux_002 " "Found entity 1: projetoNiosQsys_mm_interconnect_0_cmd_mux_002" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848516047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_mm_interconnect_0_cmd_mux " "Found entity 1: projetoNiosQsys_mm_interconnect_0_cmd_mux" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848516058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: projetoNiosQsys_mm_interconnect_0_cmd_demux_001" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848516067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_mm_interconnect_0_cmd_demux " "Found entity 1: projetoNiosQsys_mm_interconnect_0_cmd_demux" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848516078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "projetoNiosQsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848516092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file projetoniosqsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "projetoNiosQsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516103 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "projetoNiosQsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848516103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "projetoNiosQsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848516118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "projetoNiosQsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848516128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel projetoNiosQsys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at projetoNiosQsys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1510848516136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel projetoNiosQsys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at projetoNiosQsys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1510848516137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_mm_interconnect_0_router_004_default_decode " "Found entity 1: projetoNiosQsys_mm_interconnect_0_router_004_default_decode" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516140 ""} { "Info" "ISGN_ENTITY_NAME" "2 projetoNiosQsys_mm_interconnect_0_router_004 " "Found entity 2: projetoNiosQsys_mm_interconnect_0_router_004" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848516140 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel projetoNiosQsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at projetoNiosQsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1510848516148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel projetoNiosQsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at projetoNiosQsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1510848516149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: projetoNiosQsys_mm_interconnect_0_router_002_default_decode" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516153 ""} { "Info" "ISGN_ENTITY_NAME" "2 projetoNiosQsys_mm_interconnect_0_router_002 " "Found entity 2: projetoNiosQsys_mm_interconnect_0_router_002" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848516153 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel projetoNiosQsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at projetoNiosQsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1510848516161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel projetoNiosQsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at projetoNiosQsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1510848516162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: projetoNiosQsys_mm_interconnect_0_router_001_default_decode" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516164 ""} { "Info" "ISGN_ENTITY_NAME" "2 projetoNiosQsys_mm_interconnect_0_router_001 " "Found entity 2: projetoNiosQsys_mm_interconnect_0_router_001" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848516164 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel projetoNiosQsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at projetoNiosQsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1510848516173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel projetoNiosQsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at projetoNiosQsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1510848516173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_mm_interconnect_0_router_default_decode " "Found entity 1: projetoNiosQsys_mm_interconnect_0_router_default_decode" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516176 ""} { "Info" "ISGN_ENTITY_NAME" "2 projetoNiosQsys_mm_interconnect_0_router " "Found entity 2: projetoNiosQsys_mm_interconnect_0_router" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848516176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "projetoNiosQsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848516188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "projetoNiosQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848516199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "projetoNiosQsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848516209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "projetoNiosQsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848516222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "projetoNiosQsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848516234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_onchip_memory2_0 " "Found entity 1: projetoNiosQsys_onchip_memory2_0" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848516244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848516244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_nios2_qsys_0.v 23 23 " "Found 23 design units, including 23 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_nios2_qsys_0_ic_data_module " "Found entity 1: projetoNiosQsys_nios2_qsys_0_ic_data_module" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518117 ""} { "Info" "ISGN_ENTITY_NAME" "2 projetoNiosQsys_nios2_qsys_0_ic_tag_module " "Found entity 2: projetoNiosQsys_nios2_qsys_0_ic_tag_module" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518117 ""} { "Info" "ISGN_ENTITY_NAME" "3 projetoNiosQsys_nios2_qsys_0_register_bank_a_module " "Found entity 3: projetoNiosQsys_nios2_qsys_0_register_bank_a_module" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518117 ""} { "Info" "ISGN_ENTITY_NAME" "4 projetoNiosQsys_nios2_qsys_0_register_bank_b_module " "Found entity 4: projetoNiosQsys_nios2_qsys_0_register_bank_b_module" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518117 ""} { "Info" "ISGN_ENTITY_NAME" "5 projetoNiosQsys_nios2_qsys_0_nios2_oci_debug " "Found entity 5: projetoNiosQsys_nios2_qsys_0_nios2_oci_debug" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518117 ""} { "Info" "ISGN_ENTITY_NAME" "6 projetoNiosQsys_nios2_qsys_0_ociram_sp_ram_module " "Found entity 6: projetoNiosQsys_nios2_qsys_0_ociram_sp_ram_module" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518117 ""} { "Info" "ISGN_ENTITY_NAME" "7 projetoNiosQsys_nios2_qsys_0_nios2_ocimem " "Found entity 7: projetoNiosQsys_nios2_qsys_0_nios2_ocimem" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518117 ""} { "Info" "ISGN_ENTITY_NAME" "8 projetoNiosQsys_nios2_qsys_0_nios2_avalon_reg " "Found entity 8: projetoNiosQsys_nios2_qsys_0_nios2_avalon_reg" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518117 ""} { "Info" "ISGN_ENTITY_NAME" "9 projetoNiosQsys_nios2_qsys_0_nios2_oci_break " "Found entity 9: projetoNiosQsys_nios2_qsys_0_nios2_oci_break" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518117 ""} { "Info" "ISGN_ENTITY_NAME" "10 projetoNiosQsys_nios2_qsys_0_nios2_oci_xbrk " "Found entity 10: projetoNiosQsys_nios2_qsys_0_nios2_oci_xbrk" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518117 ""} { "Info" "ISGN_ENTITY_NAME" "11 projetoNiosQsys_nios2_qsys_0_nios2_oci_dbrk " "Found entity 11: projetoNiosQsys_nios2_qsys_0_nios2_oci_dbrk" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 1283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518117 ""} { "Info" "ISGN_ENTITY_NAME" "12 projetoNiosQsys_nios2_qsys_0_nios2_oci_itrace " "Found entity 12: projetoNiosQsys_nios2_qsys_0_nios2_oci_itrace" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 1472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518117 ""} { "Info" "ISGN_ENTITY_NAME" "13 projetoNiosQsys_nios2_qsys_0_nios2_oci_td_mode " "Found entity 13: projetoNiosQsys_nios2_qsys_0_nios2_oci_td_mode" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 1844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518117 ""} { "Info" "ISGN_ENTITY_NAME" "14 projetoNiosQsys_nios2_qsys_0_nios2_oci_dtrace " "Found entity 14: projetoNiosQsys_nios2_qsys_0_nios2_oci_dtrace" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 1912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518117 ""} { "Info" "ISGN_ENTITY_NAME" "15 projetoNiosQsys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 15: projetoNiosQsys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 2007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518117 ""} { "Info" "ISGN_ENTITY_NAME" "16 projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 16: projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 2079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518117 ""} { "Info" "ISGN_ENTITY_NAME" "17 projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 17: projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 2122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518117 ""} { "Info" "ISGN_ENTITY_NAME" "18 projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo " "Found entity 18: projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 2169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518117 ""} { "Info" "ISGN_ENTITY_NAME" "19 projetoNiosQsys_nios2_qsys_0_nios2_oci_pib " "Found entity 19: projetoNiosQsys_nios2_qsys_0_nios2_oci_pib" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 2671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518117 ""} { "Info" "ISGN_ENTITY_NAME" "20 projetoNiosQsys_nios2_qsys_0_nios2_oci_im " "Found entity 20: projetoNiosQsys_nios2_qsys_0_nios2_oci_im" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 2740 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518117 ""} { "Info" "ISGN_ENTITY_NAME" "21 projetoNiosQsys_nios2_qsys_0_nios2_performance_monitors " "Found entity 21: projetoNiosQsys_nios2_qsys_0_nios2_performance_monitors" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518117 ""} { "Info" "ISGN_ENTITY_NAME" "22 projetoNiosQsys_nios2_qsys_0_nios2_oci " "Found entity 22: projetoNiosQsys_nios2_qsys_0_nios2_oci" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 2874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518117 ""} { "Info" "ISGN_ENTITY_NAME" "23 projetoNiosQsys_nios2_qsys_0 " "Found entity 23: projetoNiosQsys_nios2_qsys_0" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 3444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848518117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: projetoNiosQsys_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848518132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: projetoNiosQsys_nios2_qsys_0_jtag_debug_module_tck" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848518144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848518158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_nios2_qsys_0_mult_cell " "Found entity 1: projetoNiosQsys_nios2_qsys_0_mult_cell" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_mult_cell.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848518170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_nios2_qsys_0_oci_test_bench " "Found entity 1: projetoNiosQsys_nios2_qsys_0_oci_test_bench" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848518181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_nios2_qsys_0_test_bench " "Found entity 1: projetoNiosQsys_nios2_qsys_0_test_bench" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_test_bench.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848518195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_jtag_sim_scfifo_w " "Found entity 1: projetoNiosQsys_jtag_sim_scfifo_w" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518211 ""} { "Info" "ISGN_ENTITY_NAME" "2 projetoNiosQsys_jtag_scfifo_w " "Found entity 2: projetoNiosQsys_jtag_scfifo_w" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518211 ""} { "Info" "ISGN_ENTITY_NAME" "3 projetoNiosQsys_jtag_sim_scfifo_r " "Found entity 3: projetoNiosQsys_jtag_sim_scfifo_r" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518211 ""} { "Info" "ISGN_ENTITY_NAME" "4 projetoNiosQsys_jtag_scfifo_r " "Found entity 4: projetoNiosQsys_jtag_scfifo_r" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518211 ""} { "Info" "ISGN_ENTITY_NAME" "5 projetoNiosQsys_jtag " "Found entity 5: projetoNiosQsys_jtag" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848518211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_switchs.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_switchs.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_Switchs " "Found entity 1: projetoNiosQsys_Switchs" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_Switchs.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_Switchs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848518222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_display1.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_display1.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_Display1 " "Found entity 1: projetoNiosQsys_Display1" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_Display1.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_Display1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848518234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoniosqsys/synthesis/submodules/projetoniosqsys_botao.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoniosqsys/synthesis/submodules/projetoniosqsys_botao.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoNiosQsys_Botao " "Found entity 1: projetoNiosQsys_Botao" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_Botao.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_Botao.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848518244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetonios.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projetonios.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoNios " "Found entity 1: ProjetoNios" {  } { { "ProjetoNios.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/ProjetoNios/ProjetoNios.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848518251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848518251 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "projetoNiosQsys_nios2_qsys_0.v(1812) " "Verilog HDL or VHDL warning at projetoNiosQsys_nios2_qsys_0.v(1812): conditional expression evaluates to a constant" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 1812 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1510848518309 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "projetoNiosQsys_nios2_qsys_0.v(1814) " "Verilog HDL or VHDL warning at projetoNiosQsys_nios2_qsys_0.v(1814): conditional expression evaluates to a constant" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 1814 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1510848518310 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "projetoNiosQsys_nios2_qsys_0.v(1972) " "Verilog HDL or VHDL warning at projetoNiosQsys_nios2_qsys_0.v(1972): conditional expression evaluates to a constant" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 1972 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1510848518311 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "projetoNiosQsys_nios2_qsys_0.v(2802) " "Verilog HDL or VHDL warning at projetoNiosQsys_nios2_qsys_0.v(2802): conditional expression evaluates to a constant" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 2802 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1510848518324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjetoNios " "Elaborating entity \"ProjetoNios\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510848518767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys projetoNiosQsys:inst " "Elaborating entity \"projetoNiosQsys\" for hierarchy \"projetoNiosQsys:inst\"" {  } { { "ProjetoNios.bdf" "inst" { Schematic "C:/intelFPGA_lite/16.1/ProjetoNios/ProjetoNios.bdf" { { 104 288 576 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848518799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_Botao projetoNiosQsys:inst\|projetoNiosQsys_Botao:botao " "Elaborating entity \"projetoNiosQsys_Botao\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_Botao:botao\"" {  } { { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "botao" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848518895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_Display1 projetoNiosQsys:inst\|projetoNiosQsys_Display1:display1 " "Elaborating entity \"projetoNiosQsys_Display1\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_Display1:display1\"" {  } { { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "display1" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848518932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_Switchs projetoNiosQsys:inst\|projetoNiosQsys_Switchs:switchs " "Elaborating entity \"projetoNiosQsys_Switchs\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_Switchs:switchs\"" {  } { { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "switchs" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848518976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_jtag projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag " "Elaborating entity \"projetoNiosQsys_jtag\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\"" {  } { { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "jtag" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848519015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_jtag_scfifo_w projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_w:the_projetoNiosQsys_jtag_scfifo_w " "Elaborating entity \"projetoNiosQsys_jtag_scfifo_w\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_w:the_projetoNiosQsys_jtag_scfifo_w\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "the_projetoNiosQsys_jtag_scfifo_w" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848519063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_w:the_projetoNiosQsys_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_w:the_projetoNiosQsys_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "wfifo" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848519742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_w:the_projetoNiosQsys_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_w:the_projetoNiosQsys_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848519768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_w:the_projetoNiosQsys_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_w:the_projetoNiosQsys_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848519769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848519769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848519769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848519769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848519769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848519769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848519769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848519769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848519769 ""}  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510848519769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848519929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848519929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_w:the_projetoNiosQsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_w:the_projetoNiosQsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848519931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848520012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848520012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_w:the_projetoNiosQsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_w:the_projetoNiosQsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848520014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848520084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848520084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_w:the_projetoNiosQsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_w:the_projetoNiosQsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848520086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848520265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848520265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_w:the_projetoNiosQsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_w:the_projetoNiosQsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848520268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848520505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848520505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_w:the_projetoNiosQsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_w:the_projetoNiosQsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848520507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848520695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848520695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_w:the_projetoNiosQsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_w:the_projetoNiosQsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848520697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_jtag_scfifo_r projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r " "Elaborating entity \"projetoNiosQsys_jtag_scfifo_r\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "the_projetoNiosQsys_jtag_scfifo_r" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848520738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|alt_jtag_atlantic:projetoNiosQsys_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|alt_jtag_atlantic:projetoNiosQsys_jtag_alt_jtag_atlantic\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "projetoNiosQsys_jtag_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848521677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|alt_jtag_atlantic:projetoNiosQsys_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|alt_jtag_atlantic:projetoNiosQsys_jtag_alt_jtag_atlantic\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848521809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|alt_jtag_atlantic:projetoNiosQsys_jtag_alt_jtag_atlantic " "Instantiated megafunction \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|alt_jtag_atlantic:projetoNiosQsys_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848521809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848521809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848521809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848521809 ""}  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510848521809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|alt_jtag_atlantic:projetoNiosQsys_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|alt_jtag_atlantic:projetoNiosQsys_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848523725 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|alt_jtag_atlantic:projetoNiosQsys_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|alt_jtag_atlantic:projetoNiosQsys_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|alt_jtag_atlantic:projetoNiosQsys_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|alt_jtag_atlantic:projetoNiosQsys_jtag_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848523787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|alt_jtag_atlantic:projetoNiosQsys_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|alt_jtag_atlantic:projetoNiosQsys_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848523874 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|alt_jtag_atlantic:projetoNiosQsys_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|alt_jtag_atlantic:projetoNiosQsys_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|alt_jtag_atlantic:projetoNiosQsys_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|alt_jtag_atlantic:projetoNiosQsys_jtag_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848523925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0 projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\"" {  } { { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "nios2_qsys_0" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848524019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_test_bench projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_test_bench:the_projetoNiosQsys_nios2_qsys_0_test_bench " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_test_bench\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_test_bench:the_projetoNiosQsys_nios2_qsys_0_test_bench\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_projetoNiosQsys_nios2_qsys_0_test_bench" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 4963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848525246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_ic_data_module projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_ic_data_module:projetoNiosQsys_nios2_qsys_0_ic_data " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_ic_data_module\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_ic_data_module:projetoNiosQsys_nios2_qsys_0_ic_data\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "projetoNiosQsys_nios2_qsys_0_ic_data" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 5821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848525398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_ic_data_module:projetoNiosQsys_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_ic_data_module:projetoNiosQsys_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848525651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848525973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848525973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_ic_data_module:projetoNiosQsys_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_ic_data_module:projetoNiosQsys_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848525976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_ic_tag_module projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_ic_tag_module:projetoNiosQsys_nios2_qsys_0_ic_tag " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_ic_tag_module\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_ic_tag_module:projetoNiosQsys_nios2_qsys_0_ic_tag\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "projetoNiosQsys_nios2_qsys_0_ic_tag" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 5887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848526171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_ic_tag_module:projetoNiosQsys_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_ic_tag_module:projetoNiosQsys_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848526274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oni1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oni1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oni1 " "Found entity 1: altsyncram_oni1" {  } { { "db/altsyncram_oni1.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altsyncram_oni1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848526525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848526525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oni1 projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_ic_tag_module:projetoNiosQsys_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_oni1:auto_generated " "Elaborating entity \"altsyncram_oni1\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_ic_tag_module:projetoNiosQsys_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_oni1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848526527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_register_bank_a_module projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_register_bank_a_module:projetoNiosQsys_nios2_qsys_0_register_bank_a " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_register_bank_a_module\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_register_bank_a_module:projetoNiosQsys_nios2_qsys_0_register_bank_a\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "projetoNiosQsys_nios2_qsys_0_register_bank_a" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 6431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848526904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_register_bank_a_module:projetoNiosQsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_register_bank_a_module:projetoNiosQsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848526963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ei1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ei1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ei1 " "Found entity 1: altsyncram_1ei1" {  } { { "db/altsyncram_1ei1.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altsyncram_1ei1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848527237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848527237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ei1 projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_register_bank_a_module:projetoNiosQsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_1ei1:auto_generated " "Elaborating entity \"altsyncram_1ei1\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_register_bank_a_module:projetoNiosQsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_1ei1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848527239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_register_bank_b_module projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_register_bank_b_module:projetoNiosQsys_nios2_qsys_0_register_bank_b " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_register_bank_b_module\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_register_bank_b_module:projetoNiosQsys_nios2_qsys_0_register_bank_b\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "projetoNiosQsys_nios2_qsys_0_register_bank_b" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 6453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848527899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_register_bank_b_module:projetoNiosQsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_register_bank_b_module:projetoNiosQsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848527978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ei1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ei1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ei1 " "Found entity 1: altsyncram_2ei1" {  } { { "db/altsyncram_2ei1.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altsyncram_2ei1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848528203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848528203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ei1 projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_register_bank_b_module:projetoNiosQsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_2ei1:auto_generated " "Elaborating entity \"altsyncram_2ei1\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_register_bank_b_module:projetoNiosQsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_2ei1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848528206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_mult_cell projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_mult_cell\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_projetoNiosQsys_nios2_qsys_0_mult_cell" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 6946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848528772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add " "Elaborating entity \"altera_mult_add\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_mult_cell.v" "the_altmult_add" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_mult_cell.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848528931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0tt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0tt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0tt2 " "Found entity 1: altera_mult_add_0tt2" {  } { { "db/altera_mult_add_0tt2.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altera_mult_add_0tt2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848529160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848529160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0tt2 projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated " "Elaborating entity \"altera_mult_add_0tt2\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848529168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0tt2.v" "altera_mult_add_rtl1" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altera_mult_add_0tt2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848529367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848529619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848529683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848529790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848529858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\"" {  } { { "altera_mult_add_rtl.v" "datab_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848529920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848529968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848530032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848530093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848530163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848530231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848530294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848530375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848530439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848530510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848530844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_b_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848530987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848531043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848531090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848531151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848531223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848531286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_nios2_oci projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_nios2_oci\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_projetoNiosQsys_nios2_qsys_0_nios2_oci" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 7354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848531448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_nios2_oci_debug projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_debug:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_debug:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_debug\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_projetoNiosQsys_nios2_qsys_0_nios2_oci_debug" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 3093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848531656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_debug:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_debug:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848531774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_nios2_ocimem projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_ocimem:the_projetoNiosQsys_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_nios2_ocimem\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_ocimem:the_projetoNiosQsys_nios2_qsys_0_nios2_ocimem\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_projetoNiosQsys_nios2_qsys_0_nios2_ocimem" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 3113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848531889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_ociram_sp_ram_module projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_ocimem:the_projetoNiosQsys_nios2_qsys_0_nios2_ocimem\|projetoNiosQsys_nios2_qsys_0_ociram_sp_ram_module:projetoNiosQsys_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_ocimem:the_projetoNiosQsys_nios2_qsys_0_nios2_ocimem\|projetoNiosQsys_nios2_qsys_0_ociram_sp_ram_module:projetoNiosQsys_nios2_qsys_0_ociram_sp_ram\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "projetoNiosQsys_nios2_qsys_0_ociram_sp_ram" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848532129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_ocimem:the_projetoNiosQsys_nios2_qsys_0_nios2_ocimem\|projetoNiosQsys_nios2_qsys_0_ociram_sp_ram_module:projetoNiosQsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_ocimem:the_projetoNiosQsys_nios2_qsys_0_nios2_ocimem\|projetoNiosQsys_nios2_qsys_0_ociram_sp_ram_module:projetoNiosQsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848532182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_14a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_14a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_14a1 " "Found entity 1: altsyncram_14a1" {  } { { "db/altsyncram_14a1.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altsyncram_14a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848532540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848532540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_14a1 projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_ocimem:the_projetoNiosQsys_nios2_qsys_0_nios2_ocimem\|projetoNiosQsys_nios2_qsys_0_ociram_sp_ram_module:projetoNiosQsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_14a1:auto_generated " "Elaborating entity \"altsyncram_14a1\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_ocimem:the_projetoNiosQsys_nios2_qsys_0_nios2_ocimem\|projetoNiosQsys_nios2_qsys_0_ociram_sp_ram_module:projetoNiosQsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_14a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848532543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_nios2_avalon_reg projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_avalon_reg:the_projetoNiosQsys_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_avalon_reg:the_projetoNiosQsys_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_projetoNiosQsys_nios2_qsys_0_nios2_avalon_reg" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848533178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_nios2_oci_break projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_break:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_nios2_oci_break\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_break:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_break\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_projetoNiosQsys_nios2_qsys_0_nios2_oci_break" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 3163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848533301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_nios2_oci_xbrk projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_xbrk:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_xbrk:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_projetoNiosQsys_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 3185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848533538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_nios2_oci_dbrk projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_dbrk:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_dbrk:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_projetoNiosQsys_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848533643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_nios2_oci_itrace projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_itrace:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_itrace:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_projetoNiosQsys_nios2_qsys_0_nios2_oci_itrace" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848533762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_nios2_oci_dtrace projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_dtrace:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_dtrace:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_projetoNiosQsys_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848534034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_nios2_oci_td_mode projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_dtrace:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_dtrace\|projetoNiosQsys_nios2_qsys_0_nios2_oci_td_mode:projetoNiosQsys_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_dtrace:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_dtrace\|projetoNiosQsys_nios2_qsys_0_nios2_oci_td_mode:projetoNiosQsys_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "projetoNiosQsys_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848534289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848534391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo\|projetoNiosQsys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo\|projetoNiosQsys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_projetoNiosQsys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848534635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo\|projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo\|projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 2305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848534740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo_cnt_inc projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo\|projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo\|projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 2314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848534846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_oci_test_bench projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo\|projetoNiosQsys_nios2_qsys_0_oci_test_bench:the_projetoNiosQsys_nios2_qsys_0_oci_test_bench " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_oci_test_bench\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_fifo\|projetoNiosQsys_nios2_qsys_0_oci_test_bench:the_projetoNiosQsys_nios2_qsys_0_oci_test_bench\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_projetoNiosQsys_nios2_qsys_0_oci_test_bench" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848534882 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "projetoNiosQsys_nios2_qsys_0_oci_test_bench " "Entity \"projetoNiosQsys_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_projetoNiosQsys_nios2_qsys_0_oci_test_bench" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 2322 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1510848534885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_nios2_oci_pib projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_pib:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_pib:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_pib\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_projetoNiosQsys_nios2_qsys_0_nios2_oci_pib" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 3296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848534988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_nios2_oci_im projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_im:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_nios2_oci_im\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_nios2_oci_im:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_im\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_projetoNiosQsys_nios2_qsys_0_nios2_oci_im" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 3317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848535183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 3422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848535234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_jtag_debug_module_tck projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|projetoNiosQsys_nios2_qsys_0_jtag_debug_module_tck:the_projetoNiosQsys_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|projetoNiosQsys_nios2_qsys_0_jtag_debug_module_tck:the_projetoNiosQsys_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_projetoNiosQsys_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848535279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_nios2_qsys_0_jtag_debug_module_sysclk projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|projetoNiosQsys_nios2_qsys_0_jtag_debug_module_sysclk:the_projetoNiosQsys_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"projetoNiosQsys_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|projetoNiosQsys_nios2_qsys_0_jtag_debug_module_sysclk:the_projetoNiosQsys_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_projetoNiosQsys_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848535436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projetoNiosQsys_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projetoNiosQsys_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "projetoNiosQsys_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848535634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projetoNiosQsys_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projetoNiosQsys_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848535664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projetoNiosQsys_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projetoNiosQsys_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848535988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projetoNiosQsys_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci\|projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projetoNiosQsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projetoNiosQsys_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848536402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_onchip_memory2_0 projetoNiosQsys:inst\|projetoNiosQsys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"projetoNiosQsys_onchip_memory2_0\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "onchip_memory2_0" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848536655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projetoNiosQsys:inst\|projetoNiosQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_onchip_memory2_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848536701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projetoNiosQsys:inst\|projetoNiosQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"projetoNiosQsys:inst\|projetoNiosQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848536745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projetoNiosQsys:inst\|projetoNiosQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"projetoNiosQsys:inst\|projetoNiosQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848536745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex " "Parameter \"init_file\" = \"C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848536745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848536745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1840 " "Parameter \"maximum_depth\" = \"1840\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848536745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1840 " "Parameter \"numwords_a\" = \"1840\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848536745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848536745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848536745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848536745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848536745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848536745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848536745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848536745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848536745 ""}  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510848536745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_17l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_17l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_17l1 " "Found entity 1: altsyncram_17l1" {  } { { "db/altsyncram_17l1.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altsyncram_17l1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848536927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848536927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_17l1 projetoNiosQsys:inst\|projetoNiosQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_17l1:auto_generated " "Elaborating entity \"altsyncram_17l1\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_17l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848536929 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "projetoNiosQsys_onchip_memory2_0.hex 128 10 " "Width of data items in \"projetoNiosQsys_onchip_memory2_0.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 128 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 projetoNiosQsys_onchip_memory2_0.hex " "Data at line (2) of memory initialization file \"projetoNiosQsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1510848536949 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 projetoNiosQsys_onchip_memory2_0.hex " "Data at line (3) of memory initialization file \"projetoNiosQsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1510848536949 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 projetoNiosQsys_onchip_memory2_0.hex " "Data at line (4) of memory initialization file \"projetoNiosQsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1510848536949 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 projetoNiosQsys_onchip_memory2_0.hex " "Data at line (5) of memory initialization file \"projetoNiosQsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1510848536949 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 projetoNiosQsys_onchip_memory2_0.hex " "Data at line (6) of memory initialization file \"projetoNiosQsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1510848536949 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 projetoNiosQsys_onchip_memory2_0.hex " "Data at line (7) of memory initialization file \"projetoNiosQsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1510848536949 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 projetoNiosQsys_onchip_memory2_0.hex " "Data at line (8) of memory initialization file \"projetoNiosQsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1510848536949 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 projetoNiosQsys_onchip_memory2_0.hex " "Data at line (9) of memory initialization file \"projetoNiosQsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1510848536949 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 projetoNiosQsys_onchip_memory2_0.hex " "Data at line (10) of memory initialization file \"projetoNiosQsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1510848536949 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 projetoNiosQsys_onchip_memory2_0.hex " "Data at line (11) of memory initialization file \"projetoNiosQsys_onchip_memory2_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1510848536949 ""}  } { { "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1510848536949 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1840 1024 C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex " "Memory depth (1840) in the design file differs from memory depth (1024) in the Memory Initialization File \"C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys_onchip_memory2_0.hex\" -- setting initial value for remaining addresses to 0" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_onchip_memory2_0.v" 69 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1510848536953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_mm_interconnect_0 projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"projetoNiosQsys_mm_interconnect_0\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848537109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848537822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848537878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848537936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848538013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:botao_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:botao_s1_translator\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" "botao_s1_translator" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848538094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" 1074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848538197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" 1155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848538260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_agent" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" 1239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848538340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "projetoNiosQsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848538421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_agent_rsp_fifo" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" 1280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848538480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_mm_interconnect_0_router projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_router:router " "Elaborating entity \"projetoNiosQsys_mm_interconnect_0_router\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_router:router\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" 1921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848538775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_mm_interconnect_0_router_default_decode projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_router:router\|projetoNiosQsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"projetoNiosQsys_mm_interconnect_0_router_default_decode\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_router:router\|projetoNiosQsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848538882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_mm_interconnect_0_router_001 projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"projetoNiosQsys_mm_interconnect_0_router_001\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_router_001:router_001\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848538911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_mm_interconnect_0_router_001_default_decode projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_router_001:router_001\|projetoNiosQsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"projetoNiosQsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_router_001:router_001\|projetoNiosQsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848538980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_mm_interconnect_0_router_002 projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"projetoNiosQsys_mm_interconnect_0_router_002\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_router_002:router_002\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" 1953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848539008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_mm_interconnect_0_router_002_default_decode projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_router_002:router_002\|projetoNiosQsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"projetoNiosQsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_router_002:router_002\|projetoNiosQsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848539146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_mm_interconnect_0_router_004 projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"projetoNiosQsys_mm_interconnect_0_router_004\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_router_004:router_004\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" "router_004" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848539196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_mm_interconnect_0_router_004_default_decode projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_router_004:router_004\|projetoNiosQsys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"projetoNiosQsys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_router_004:router_004\|projetoNiosQsys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848539236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_limiter" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848539329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_mm_interconnect_0_cmd_demux projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"projetoNiosQsys_mm_interconnect_0_cmd_demux\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" 2130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848539400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_mm_interconnect_0_cmd_demux_001 projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"projetoNiosQsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" 2153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848539475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_mm_interconnect_0_cmd_mux projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"projetoNiosQsys_mm_interconnect_0_cmd_mux\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" 2176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848539523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848539592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "projetoNiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848539627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_mm_interconnect_0_cmd_mux_002 projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"projetoNiosQsys_mm_interconnect_0_cmd_mux_002\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" 2216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848539692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_mm_interconnect_0_rsp_demux projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"projetoNiosQsys_mm_interconnect_0_rsp_demux\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" 2290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848539762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_mm_interconnect_0_rsp_demux_002 projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"projetoNiosQsys_mm_interconnect_0_rsp_demux_002\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" 2330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848539815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_mm_interconnect_0_rsp_mux projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"projetoNiosQsys_mm_interconnect_0_rsp_mux\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" 2428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848539891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848540112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "projetoNiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848540144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_mm_interconnect_0_rsp_mux_001 projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"projetoNiosQsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" 2451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848540174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848540234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_mm_interconnect_0_avalon_st_adapter projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"projetoNiosQsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848540276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|projetoNiosQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"projetoNiosQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_mm_interconnect_0:mm_interconnect_0\|projetoNiosQsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|projetoNiosQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848540314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projetoNiosQsys_irq_mapper projetoNiosQsys:inst\|projetoNiosQsys_irq_mapper:irq_mapper " "Elaborating entity \"projetoNiosQsys_irq_mapper\" for hierarchy \"projetoNiosQsys:inst\|projetoNiosQsys_irq_mapper:irq_mapper\"" {  } { { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "irq_mapper" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848540457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller projetoNiosQsys:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"projetoNiosQsys:inst\|altera_reset_controller:rst_controller\"" {  } { { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "rst_controller" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848540517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer projetoNiosQsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"projetoNiosQsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "projetoNiosQsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848540558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer projetoNiosQsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"projetoNiosQsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "projetoNiosQsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848540590 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_projetoNiosQsys_nios2_qsys_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_projetoNiosQsys_nios2_qsys_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "the_projetoNiosQsys_nios2_qsys_0_nios2_oci_itrace" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 3252 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1510848543593 "|ProjetoNios|projetoNiosQsys:inst|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0|projetoNiosQsys_nios2_qsys_0_nios2_oci:the_projetoNiosQsys_nios2_qsys_0_nios2_oci|projetoNiosQsys_nios2_qsys_0_nios2_oci_itrace:the_projetoNiosQsys_nios2_qsys_0_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1510848545817 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.11.16.13:09:24 Progress: Loading sld1d0e32de/alt_sld_fab_wrapper_hw.tcl " "2017.11.16.13:09:24 Progress: Loading sld1d0e32de/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848564221 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848574293 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848574973 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848580582 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848580941 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848581329 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848581799 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848581821 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848581824 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1510848582708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d0e32de/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d0e32de/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1d0e32de/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/ip/sld1d0e32de/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848583433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848583433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848583756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848583756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848583765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848583765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848583959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848583959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848584249 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848584249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848584249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848584478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848584478 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[0\] " "Synthesized away node \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altsyncram_nio1.tdf" 40 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 306 0 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 434 0 0 } } { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 110 0 0 } } { "ProjetoNios.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/ProjetoNios/ProjetoNios.bdf" { { 104 288 576 408 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510848588546 "|ProjetoNios|projetoNiosQsys:inst|projetoNiosQsys_jtag:jtag|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[1\] " "Synthesized away node \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altsyncram_nio1.tdf" 70 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 306 0 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 434 0 0 } } { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 110 0 0 } } { "ProjetoNios.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/ProjetoNios/ProjetoNios.bdf" { { 104 288 576 408 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510848588546 "|ProjetoNios|projetoNiosQsys:inst|projetoNiosQsys_jtag:jtag|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[2\] " "Synthesized away node \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altsyncram_nio1.tdf" 100 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 306 0 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 434 0 0 } } { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 110 0 0 } } { "ProjetoNios.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/ProjetoNios/ProjetoNios.bdf" { { 104 288 576 408 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510848588546 "|ProjetoNios|projetoNiosQsys:inst|projetoNiosQsys_jtag:jtag|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[3\] " "Synthesized away node \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altsyncram_nio1.tdf" 130 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 306 0 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 434 0 0 } } { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 110 0 0 } } { "ProjetoNios.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/ProjetoNios/ProjetoNios.bdf" { { 104 288 576 408 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510848588546 "|ProjetoNios|projetoNiosQsys:inst|projetoNiosQsys_jtag:jtag|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[4\] " "Synthesized away node \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altsyncram_nio1.tdf" 160 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 306 0 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 434 0 0 } } { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 110 0 0 } } { "ProjetoNios.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/ProjetoNios/ProjetoNios.bdf" { { 104 288 576 408 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510848588546 "|ProjetoNios|projetoNiosQsys:inst|projetoNiosQsys_jtag:jtag|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[5\] " "Synthesized away node \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altsyncram_nio1.tdf" 190 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 306 0 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 434 0 0 } } { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 110 0 0 } } { "ProjetoNios.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/ProjetoNios/ProjetoNios.bdf" { { 104 288 576 408 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510848588546 "|ProjetoNios|projetoNiosQsys:inst|projetoNiosQsys_jtag:jtag|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[6\] " "Synthesized away node \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altsyncram_nio1.tdf" 220 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 306 0 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 434 0 0 } } { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 110 0 0 } } { "ProjetoNios.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/ProjetoNios/ProjetoNios.bdf" { { 104 288 576 408 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510848588546 "|ProjetoNios|projetoNiosQsys:inst|projetoNiosQsys_jtag:jtag|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[7\] " "Synthesized away node \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altsyncram_nio1.tdf" 250 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 306 0 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 434 0 0 } } { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 110 0 0 } } { "ProjetoNios.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/ProjetoNios/ProjetoNios.bdf" { { 104 288 576 408 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510848588546 "|ProjetoNios|projetoNiosQsys:inst|projetoNiosQsys_jtag:jtag|projetoNiosQsys_jtag_scfifo_r:the_projetoNiosQsys_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1510848588546 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1510848588546 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1510848597653 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1510848597653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848597872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848597872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848597872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848597872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848597872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848597872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848597872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848597872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848597872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510848597872 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510848597872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ck01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ck01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ck01 " "Found entity 1: mult_ck01" {  } { { "db/mult_ck01.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/mult_ck01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510848598048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848598048 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\|mult_ck01:auto_generated\|le2a\[31\] " "Synthesized away node \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\|mult_ck01:auto_generated\|le2a\[31\]\"" {  } { { "db/mult_ck01.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/mult_ck01.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } } { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_0tt2.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altera_mult_add_0tt2.v" 114 0 0 } } { "altera_mult_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_mult_cell.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_mult_cell.v" 51 0 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 6946 0 0 } } { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 140 0 0 } } { "ProjetoNios.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/ProjetoNios/ProjetoNios.bdf" { { 104 288 576 408 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510848598331 "|ProjetoNios|projetoNiosQsys:inst|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_0tt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_ck01:auto_generated|le2a[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\|mult_ck01:auto_generated\|le4a\[32\] " "Synthesized away node \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\|mult_ck01:auto_generated\|le4a\[32\]\"" {  } { { "db/mult_ck01.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/mult_ck01.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } } { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_0tt2.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altera_mult_add_0tt2.v" 114 0 0 } } { "altera_mult_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_mult_cell.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_mult_cell.v" 51 0 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 6946 0 0 } } { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 140 0 0 } } { "ProjetoNios.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/ProjetoNios/ProjetoNios.bdf" { { 104 288 576 408 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510848598331 "|ProjetoNios|projetoNiosQsys:inst|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_0tt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_ck01:auto_generated|le4a[32]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1510848598331 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1510848598331 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\|mult_ck01:auto_generated\|le2a\[30\] " "Synthesized away node \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\|mult_ck01:auto_generated\|le2a\[30\]\"" {  } { { "db/mult_ck01.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/mult_ck01.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } } { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_0tt2.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altera_mult_add_0tt2.v" 114 0 0 } } { "altera_mult_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_mult_cell.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_mult_cell.v" 51 0 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 6946 0 0 } } { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 140 0 0 } } { "ProjetoNios.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/ProjetoNios/ProjetoNios.bdf" { { 104 288 576 408 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510848598345 "|ProjetoNios|projetoNiosQsys:inst|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_0tt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_ck01:auto_generated|le2a[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\|mult_ck01:auto_generated\|le2a\[29\] " "Synthesized away node \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\|mult_ck01:auto_generated\|le2a\[29\]\"" {  } { { "db/mult_ck01.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/mult_ck01.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } } { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_0tt2.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altera_mult_add_0tt2.v" 114 0 0 } } { "altera_mult_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_mult_cell.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_mult_cell.v" 51 0 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 6946 0 0 } } { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 140 0 0 } } { "ProjetoNios.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/ProjetoNios/ProjetoNios.bdf" { { 104 288 576 408 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510848598345 "|ProjetoNios|projetoNiosQsys:inst|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_0tt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_ck01:auto_generated|le2a[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\|mult_ck01:auto_generated\|le2a\[28\] " "Synthesized away node \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\|mult_ck01:auto_generated\|le2a\[28\]\"" {  } { { "db/mult_ck01.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/mult_ck01.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } } { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_0tt2.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altera_mult_add_0tt2.v" 114 0 0 } } { "altera_mult_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_mult_cell.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_mult_cell.v" 51 0 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 6946 0 0 } } { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 140 0 0 } } { "ProjetoNios.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/ProjetoNios/ProjetoNios.bdf" { { 104 288 576 408 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510848598345 "|ProjetoNios|projetoNiosQsys:inst|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_0tt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_ck01:auto_generated|le2a[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\|mult_ck01:auto_generated\|le5a\[32\] " "Synthesized away node \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\|mult_ck01:auto_generated\|le5a\[32\]\"" {  } { { "db/mult_ck01.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/mult_ck01.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } } { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_0tt2.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altera_mult_add_0tt2.v" 114 0 0 } } { "altera_mult_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_mult_cell.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_mult_cell.v" 51 0 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 6946 0 0 } } { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 140 0 0 } } { "ProjetoNios.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/ProjetoNios/ProjetoNios.bdf" { { 104 288 576 408 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510848598345 "|ProjetoNios|projetoNiosQsys:inst|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_0tt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_ck01:auto_generated|le5a[32]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\|mult_ck01:auto_generated\|le5a\[31\] " "Synthesized away node \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\|mult_ck01:auto_generated\|le5a\[31\]\"" {  } { { "db/mult_ck01.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/mult_ck01.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } } { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_0tt2.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altera_mult_add_0tt2.v" 114 0 0 } } { "altera_mult_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_mult_cell.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_mult_cell.v" 51 0 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 6946 0 0 } } { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 140 0 0 } } { "ProjetoNios.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/ProjetoNios/ProjetoNios.bdf" { { 104 288 576 408 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510848598345 "|ProjetoNios|projetoNiosQsys:inst|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_0tt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_ck01:auto_generated|le5a[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\|mult_ck01:auto_generated\|le5a\[30\] " "Synthesized away node \"projetoNiosQsys:inst\|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0\|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add\|altera_mult_add_0tt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\|mult_ck01:auto_generated\|le5a\[30\]\"" {  } { { "db/mult_ck01.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/mult_ck01.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } } { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_0tt2.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altera_mult_add_0tt2.v" 114 0 0 } } { "altera_mult_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_mult_cell.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0_mult_cell.v" 51 0 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 6946 0 0 } } { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 140 0 0 } } { "ProjetoNios.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/ProjetoNios/ProjetoNios.bdf" { { 104 288 576 408 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510848598345 "|ProjetoNios|projetoNiosQsys:inst|projetoNiosQsys_nios2_qsys_0:nios2_qsys_0|projetoNiosQsys_nios2_qsys_0_mult_cell:the_projetoNiosQsys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_0tt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_ck01:auto_generated|le5a[30]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1510848598345 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1510848598345 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1510848600952 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1510848600952 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1510848601078 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1510848601078 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1510848601078 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1510848601078 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1510848601079 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1510848601113 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "212 " "Ignored 212 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1510848601548 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "208 " "Ignored 208 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1510848601548 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1510848601548 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 4567 -1 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 4876 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 4610 -1 0 } } { "projetoNiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 398 -1 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 4908 -1 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_nios2_qsys_0.v" 4867 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1510848601693 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1510848601694 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848607288 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "48 " "48 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510848614228 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_w:the_projetoNiosQsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|ALTSYNCRAM 5 " "Removed 5 MSB VCC or GND address nodes from RAM block \"projetoNiosQsys:inst\|projetoNiosQsys_jtag:jtag\|projetoNiosQsys_jtag_scfifo_w:the_projetoNiosQsys_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/altsyncram_nio1.tdf" 36 2 0 } } { "db/a_dpfifo_l011.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/a_dpfifo_l011.tdf" 44 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/db/scfifo_jr21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 139 0 0 } } { "projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/submodules/projetoNiosQsys_jtag.v" 420 0 0 } } { "projetoNiosQsys/synthesis/projetoNiosQsys.v" "" { Text "C:/intelFPGA_lite/16.1/ProjetoNios/projetoNiosQsys/synthesis/projetoNiosQsys.v" 110 0 0 } } { "ProjetoNios.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/ProjetoNios/ProjetoNios.bdf" { { 104 288 576 408 "inst" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848614280 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848614953 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/16.1/ProjetoNios/output_files/ProjetoNios.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/16.1/ProjetoNios/output_files/ProjetoNios.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848617768 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510848624266 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510848624266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3258 " "Implemented 3258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510848625564 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510848625564 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3053 " "Implemented 3053 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1510848625564 ""} { "Info" "ICUT_CUT_TM_RAMS" "178 " "Implemented 178 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1510848625564 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510848625564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "787 " "Peak virtual memory: 787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510848625762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 13:10:25 2017 " "Processing ended: Thu Nov 16 13:10:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510848625762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:28 " "Elapsed time: 00:02:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510848625762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:57 " "Total CPU time (on all processors): 00:03:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510848625762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510848625762 ""}
