#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Oct 26 23:59:51 2022
# Process ID: 15532
# Current directory: C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15772 C:\Users\15781\Desktop\作业\experiment\sysArch\lab1\doc\lab1_pred\step_into_mips-lab_4\lab_4\lab_4\lab_4.xpr
# Log file: C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/lab_4/vivado.log
# Journal file: C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/lab_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/lab_4/lab_4.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/lab_4'
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/coe/mipstest.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem/data_mem.xci'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'data_mem' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'data_mem' (customized with software release 2017.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'inst_mem' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'inst_mem' (customized with software release 2017.3) has a different revision in the IP Catalog.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'inst_mem'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'data_mem'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 836.641 ; gain = 167.004
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
report_ip_status -name ip_status 
report_ip_status -name ip_status 
set_property used_in_synthesis false [get_files  C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/rtl/ip/inst_mem/inst_mem.xci]
set_property used_in_synthesis true [get_files  C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/rtl/ip/inst_mem/inst_mem.xci]
export_ip_user_files -of_objects  [get_files C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/rtl/ip/data_mem/data_mem.xci] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/rtl/ip/inst_mem/inst_mem.xci] -no_script -reset -force -quiet
remove_files  {C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/rtl/ip/data_mem/data_mem.xci C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/rtl/ip/inst_mem/inst_mem.xci}
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'data_mem'. Sub-design: 'C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/rtl/ip/data_mem/data_mem.xci'.
INFO: [Project 1-386] Moving file 'C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem/data_mem.xci' from fileset 'data_mem' to fileset 'sources_1'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'inst_mem'. Sub-design: 'C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/rtl/ip/inst_mem/inst_mem.xci'.
INFO: [Project 1-386] Moving file 'C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci' from fileset 'inst_mem' to fileset 'sources_1'.
add_files -norecurse C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/rtl/ip/inst_mem/inst_mem.xci
WARNING: [IP_Flow 19-2162] IP 'inst_mem' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'inst_mem' (customized with software release 2017.3) has a different revision in the IP Catalog.
export_ip_user_files -of_objects  [get_files  C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/rtl/ip/inst_mem/inst_mem.xci] -lib_map_path [list {modelsim=C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/questa} {riviera=C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips]
Upgrading 'inst_mem'
WARNING: [IP_Flow 19-4050] The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.
WARNING: [IP_Flow 19-3932] Unable to set the value 'true' on parameter 'Load Init File' due to the following failure - 
Validation failed for parameter 'Coe File(Coe_File)' with value 'no_coe_file_loaded' for IP 'inst_mem'. No COE file loaded
. Restoring to an old valid value of 'false'
INFO: [IP_Flow 19-3422] Upgraded inst_mem (Block Memory Generator 8.4) from revision 0 to revision 3
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_mem'...
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'inst_mem' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
c:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/rtl/ip/inst_mem/inst_mem.xci
add_files -norecurse C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/rtl/ip/data_mem/data_mem.xci
WARNING: [IP_Flow 19-2162] IP 'data_mem' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'data_mem' (customized with software release 2017.3) has a different revision in the IP Catalog.
export_ip_user_files -of_objects  [get_files  C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/rtl/ip/data_mem/data_mem.xci] -lib_map_path [list {modelsim=C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/questa} {riviera=C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=C:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
upgrade_ip [get_ips]
Upgrading 'data_mem'
INFO: [IP_Flow 19-3422] Upgraded data_mem (Block Memory Generator 8.4) from revision 0 to revision 3
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_mem'...
c:/Users/15781/Desktop/作业/experiment/sysArch/lab1/doc/lab1_pred/step_into_mips-lab_4/lab_4/rtl/ip/data_mem/data_mem.xci
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 27 00:07:08 2022...
