#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001aa98fcd480 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001aa98f71720 .scope module, "testbench" "testbench" 3 3;
 .timescale -9 -12;
v000001aa9902b460_0 .var "clock", 0 0;
v000001aa9902b5a0_0 .var "reset", 0 0;
v000001aa9902bd20_0 .net "serial_out", 7 0, L_000001aa98f9f4a0;  1 drivers
v000001aa9902b320_0 .net "serial_wren", 0 0, L_000001aa98f9f200;  1 drivers
S_000001aa98f718b0 .scope module, "dut" "processor" 3 26, 4 3 0, S_000001aa98f71720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "serial_in";
    .port_info 3 /INPUT 1 "serial_ready_in";
    .port_info 4 /INPUT 1 "serial_valid_in";
    .port_info 5 /OUTPUT 8 "serial_out";
    .port_info 6 /OUTPUT 1 "serial_rden_out";
    .port_info 7 /OUTPUT 1 "serial_wren_out";
L_000001aa98f9f510 .functor BUFZ 1, v000001aa98fc7d60_0, C4<0>, C4<0>, C4<0>;
L_000001aa98f9f890 .functor BUFZ 1, v000001aa98fc8f80_0, C4<0>, C4<0>, C4<0>;
L_000001aa98f9feb0 .functor BUFZ 1, v000001aa98fc92a0_0, C4<0>, C4<0>, C4<0>;
L_000001aa98f9f580 .functor BUFZ 1, v000001aa98fc7b80_0, C4<0>, C4<0>, C4<0>;
L_000001aa98f9f5f0 .functor BUFZ 1, v000001aa98fc8800_0, C4<0>, C4<0>, C4<0>;
L_000001aa98f9f900 .functor BUFZ 1, v000001aa98fc7ae0_0, C4<0>, C4<0>, C4<0>;
L_000001aa98f9f660 .functor BUFZ 6, v000001aa98fc7a40_0, C4<000000>, C4<000000>, C4<000000>;
L_000001aa98f9f6d0 .functor BUFZ 32, L_000001aa9902da10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001aa9902aa60_0 .net "ALUOp", 5 0, v000001aa98fc7a40_0;  1 drivers
v000001aa9902bdc0_0 .net "ALUSrc_signal", 0 0, v000001aa98fc7b80_0;  1 drivers
v000001aa9902ae20_0 .net "MemRead", 0 0, v000001aa98fc92a0_0;  1 drivers
v000001aa9902b6e0_0 .net "MemToReg", 0 0, v000001aa98fc8800_0;  1 drivers
v000001aa9902bbe0_0 .net "MemWrite", 0 0, v000001aa98fc8f80_0;  1 drivers
v000001aa9902b780_0 .net "RegDst_signal", 0 0, v000001aa98fc7ae0_0;  1 drivers
v000001aa9902a9c0_0 .net "RegWrite", 0 0, v000001aa98fc7d60_0;  1 drivers
v000001aa9902bc80_0 .net "alu_branch", 0 0, v000001aa98fc8760_0;  1 drivers
v000001aa9902a6a0_0 .net "alu_func", 5 0, L_000001aa98f9f660;  1 drivers
v000001aa9902b3c0_0 .net "alu_input_b", 31 0, L_000001aa9902c430;  1 drivers
v000001aa9902a740_0 .net "alu_jump", 0 0, v000001aa98fc8bc0_0;  1 drivers
v000001aa9902b8c0_0 .net "alu_result", 31 0, v000001aa98fc9200_0;  1 drivers
v000001aa9902b000_0 .net "alu_src", 0 0, L_000001aa98f9f580;  1 drivers
v000001aa9902a2e0_0 .net "clk", 0 0, v000001aa9902b460_0;  1 drivers
v000001aa9902be60_0 .net "instr_15_0", 15 0, L_000001aa9902c610;  1 drivers
v000001aa9902a240_0 .net "instr_15_11", 4 0, L_000001aa9902ba00;  1 drivers
v000001aa9902aec0_0 .net "instr_20_16", 4 0, L_000001aa9902b820;  1 drivers
v000001aa9902b960_0 .net "instr_25_21", 4 0, L_000001aa9902b640;  1 drivers
v000001aa9902baa0_0 .net "instruction", 31 0, L_000001aa9902d970;  1 drivers
v000001aa9902ab00_0 .net "mem_read_enable", 0 0, L_000001aa98f9feb0;  1 drivers
L_000001aa9902e360 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001aa9902a7e0_0 .net "mem_size", 1 0, L_000001aa9902e360;  1 drivers
v000001aa9902a100_0 .net "mem_to_reg", 0 0, L_000001aa98f9f5f0;  1 drivers
v000001aa9902bf00_0 .net "mem_write_enable", 0 0, L_000001aa98f9f890;  1 drivers
v000001aa9902b500_0 .net "pc_current", 31 0, v000001aa98feb310_0;  1 drivers
v000001aa9902aba0_0 .net "pc_next", 31 0, L_000001aa98f9f6d0;  1 drivers
v000001aa9902a880_0 .net "pc_plus4", 31 0, L_000001aa9902da10;  1 drivers
v000001aa9902bb40_0 .net "read_data", 31 0, v000001aa99028c30_0;  1 drivers
v000001aa9902a920_0 .net "read_data_1", 31 0, L_000001aa9902c4d0;  1 drivers
v000001aa9902ac40_0 .net "read_data_2", 31 0, L_000001aa9902d510;  1 drivers
v000001aa9902a4c0_0 .net "reg_dst", 0 0, L_000001aa98f9f900;  1 drivers
v000001aa9902ace0_0 .net "reg_write_enable", 0 0, L_000001aa98f9f510;  1 drivers
v000001aa9902ad80_0 .net "reset", 0 0, v000001aa9902b5a0_0;  1 drivers
L_000001aa9902e3a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001aa9902a380_0 .net "serial_in", 7 0, L_000001aa9902e3a8;  1 drivers
v000001aa9902af60_0 .net "serial_out", 7 0, L_000001aa98f9f4a0;  alias, 1 drivers
v000001aa9902b0a0_0 .net "serial_rden_out", 0 0, L_000001aa98f9f3c0;  1 drivers
L_000001aa9902e3f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001aa9902b140_0 .net "serial_ready_in", 0 0, L_000001aa9902e3f0;  1 drivers
L_000001aa9902e438 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001aa9902a1a0_0 .net "serial_valid_in", 0 0, L_000001aa9902e438;  1 drivers
v000001aa9902b1e0_0 .net "serial_wren_out", 0 0, L_000001aa98f9f200;  alias, 1 drivers
v000001aa9902a420_0 .net "sign_extended", 31 0, L_000001aa9902c250;  1 drivers
v000001aa9902a560_0 .net "write_data", 31 0, L_000001aa9902d650;  1 drivers
v000001aa9902b280_0 .net "write_register", 4 0, L_000001aa9902c9d0;  1 drivers
L_000001aa9902b640 .part L_000001aa9902d970, 21, 5;
L_000001aa9902b820 .part L_000001aa9902d970, 16, 5;
L_000001aa9902ba00 .part L_000001aa9902d970, 11, 5;
L_000001aa9902c610 .part L_000001aa9902d970, 0, 16;
S_000001aa98f5df90 .scope module, "CU" "control_unit" 4 208, 5 1 0, S_000001aa98f718b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "RegDst";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "MemToReg";
    .port_info 7 /OUTPUT 6 "ALUOp";
v000001aa98fc7a40_0 .var "ALUOp", 5 0;
v000001aa98fc7b80_0 .var "ALUSrc", 0 0;
v000001aa98fc92a0_0 .var "MemRead", 0 0;
v000001aa98fc8800_0 .var "MemToReg", 0 0;
v000001aa98fc8f80_0 .var "MemWrite", 0 0;
v000001aa98fc7ae0_0 .var "RegDst", 0 0;
v000001aa98fc7d60_0 .var "RegWrite", 0 0;
v000001aa98fc77c0_0 .net "funct", 5 0, L_000001aa9902c2f0;  1 drivers
v000001aa98fc86c0_0 .net "instruction", 31 0, L_000001aa9902d970;  alias, 1 drivers
v000001aa98fc8a80_0 .net "opcode", 5 0, L_000001aa9902c6b0;  1 drivers
E_000001aa98fb88b0 .event anyedge, v000001aa98fc8a80_0, v000001aa98fc77c0_0;
L_000001aa9902c6b0 .part L_000001aa9902d970, 26, 6;
L_000001aa9902c2f0 .part L_000001aa9902d970, 0, 6;
S_000001aa98f5e120 .scope module, "alu_b_mux" "mux2" 4 147, 6 1 0, S_000001aa98f718b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
P_000001aa98fb8bf0 .param/l "WIDTH" 0 6 2, +C4<00000000000000000000000000100000>;
v000001aa98fc7f40_0 .net "a", 31 0, L_000001aa9902d510;  alias, 1 drivers
v000001aa98fc81c0_0 .net "b", 31 0, L_000001aa9902c250;  alias, 1 drivers
v000001aa98fc8c60_0 .net "sel", 0 0, L_000001aa98f9f580;  alias, 1 drivers
v000001aa98fc7720_0 .net "y", 31 0, L_000001aa9902c430;  alias, 1 drivers
L_000001aa9902c430 .functor MUXZ 32, L_000001aa9902d510, L_000001aa9902c250, L_000001aa98f9f580, C4<>;
S_000001aa98f7a9f0 .scope module, "alu_unit" "alu" 4 158, 7 11 0, S_000001aa98f718b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "Func_in";
    .port_info 1 /INPUT 32 "A_in";
    .port_info 2 /INPUT 32 "B_in";
    .port_info 3 /OUTPUT 32 "O_out";
    .port_info 4 /OUTPUT 1 "Branch_out";
    .port_info 5 /OUTPUT 1 "Jump_out";
v000001aa98fc74a0_0 .net "A_in", 31 0, L_000001aa9902c4d0;  alias, 1 drivers
v000001aa98fc9020_0 .var "AdderInputB", 31 0;
v000001aa98fc83a0_0 .var "AdderOut", 31 0;
v000001aa98fc8b20_0 .net "B_in", 31 0, L_000001aa9902c430;  alias, 1 drivers
v000001aa98fc7900_0 .var "BranchOut", 31 0;
v000001aa98fc8760_0 .var "Branch_out", 0 0;
v000001aa98fc8620_0 .var "DoBranch", 0 0;
v000001aa98fc90c0_0 .var "DoJump", 0 0;
v000001aa98fc84e0_0 .var "Eq", 0 0;
v000001aa98fc7e00_0 .net "Func_in", 5 0, L_000001aa98f9f660;  alias, 1 drivers
v000001aa98fc8580_0 .var "GEZ", 0 0;
v000001aa98fc8d00_0 .var "GTZ", 0 0;
v000001aa98fc8bc0_0 .var "Jump_out", 0 0;
v000001aa98fc8da0_0 .var "LEZ", 0 0;
v000001aa98fc8ee0_0 .var "LTZ", 0 0;
v000001aa98fc8260_0 .var "LogicOut", 31 0;
v000001aa98fc9200_0 .var "O_out", 31 0;
v000001aa98fc79a0_0 .var "Sign", 0 0;
v000001aa98fc9340_0 .var "SltOut", 31 0;
v000001aa98fc7860_0 .var "Zero", 0 0;
E_000001aa98fb8b70/0 .event anyedge, v000001aa98fc7e00_0, v000001aa98fc7720_0, v000001aa98fc74a0_0, v000001aa98fc9020_0;
E_000001aa98fb8b70/1 .event anyedge, v000001aa98fc79a0_0, v000001aa98fc7860_0, v000001aa98fc8ee0_0, v000001aa98fc8580_0;
E_000001aa98fb8b70/2 .event anyedge, v000001aa98fc84e0_0, v000001aa98fc8da0_0, v000001aa98fc8d00_0, v000001aa98fc83a0_0;
E_000001aa98fb8b70/3 .event anyedge, v000001aa98fc8260_0, v000001aa98fc9340_0, v000001aa98fc7900_0, v000001aa98fc8620_0;
E_000001aa98fb8b70/4 .event anyedge, v000001aa98fc90c0_0;
E_000001aa98fb8b70 .event/or E_000001aa98fb8b70/0, E_000001aa98fb8b70/1, E_000001aa98fb8b70/2, E_000001aa98fb8b70/3, E_000001aa98fb8b70/4;
S_000001aa98f7ab80 .scope module, "data_mem" "data_memory" 4 176, 8 24 0, S_000001aa98f718b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "addr_in";
    .port_info 3 /INPUT 32 "writedata_in";
    .port_info 4 /INPUT 1 "re_in";
    .port_info 5 /INPUT 1 "we_in";
    .port_info 6 /INPUT 2 "size_in";
    .port_info 7 /OUTPUT 32 "readdata_out";
    .port_info 8 /INPUT 8 "serial_in";
    .port_info 9 /INPUT 1 "serial_ready_in";
    .port_info 10 /INPUT 1 "serial_valid_in";
    .port_info 11 /OUTPUT 8 "serial_out";
    .port_info 12 /OUTPUT 1 "serial_rden_out";
    .port_info 13 /OUTPUT 1 "serial_wren_out";
P_000001aa98f7ad10 .param/str "INIT_PROGRAM0" 0 8 44, "C:/intelFPGA_lite/18.0/new/lab7-test.data_ram0.memh";
P_000001aa98f7ad48 .param/str "INIT_PROGRAM1" 0 8 45, "C:/intelFPGA_lite/18.0/new/lab7-test.data_ram1.memh";
P_000001aa98f7ad80 .param/str "INIT_PROGRAM2" 0 8 46, "C:/intelFPGA_lite/18.0/new/lab7-test.data_ram2.memh";
P_000001aa98f7adb8 .param/str "INIT_PROGRAM3" 0 8 47, "C:/intelFPGA_lite/18.0/new/lab7-test.data_ram3.memh";
v000001aa99028ff0_0 .net "addr_in", 31 0, v000001aa98fc9200_0;  alias, 1 drivers
v000001aa99028730_0 .net "clock", 0 0, v000001aa9902b460_0;  alias, 1 drivers
v000001aa990287d0_0 .net "data_readdata_data", 31 0, L_000001aa98f9f970;  1 drivers
v000001aa990293b0_0 .net "data_readdata_serial", 31 0, v000001aa99028eb0_0;  1 drivers
v000001aa99028910_0 .net "data_readdata_stack", 31 0, L_000001aa98f9fe40;  1 drivers
v000001aa99028af0_0 .net "re_in", 0 0, L_000001aa98f9feb0;  alias, 1 drivers
v000001aa99028c30_0 .var "readdata_out", 31 0;
v000001aa99029630_0 .net "reset", 0 0, v000001aa9902b5a0_0;  alias, 1 drivers
v000001aa990289b0_0 .net "serial_in", 7 0, L_000001aa9902e3a8;  alias, 1 drivers
v000001aa99028a50_0 .net "serial_out", 7 0, L_000001aa98f9f4a0;  alias, 1 drivers
v000001aa99029d10_0 .net "serial_rden_out", 0 0, L_000001aa98f9f3c0;  alias, 1 drivers
v000001aa99029db0_0 .net "serial_ready_in", 0 0, L_000001aa9902e3f0;  alias, 1 drivers
v000001aa99029f90_0 .net "serial_valid_in", 0 0, L_000001aa9902e438;  alias, 1 drivers
v000001aa99028cd0_0 .net "serial_wren_out", 0 0, L_000001aa98f9f200;  alias, 1 drivers
v000001aa99028190_0 .net "size_in", 1 0, L_000001aa9902e360;  alias, 1 drivers
v000001aa99028230_0 .net "we_in", 0 0, L_000001aa98f9f890;  alias, 1 drivers
v000001aa990282d0_0 .net "writedata_in", 31 0, L_000001aa9902d510;  alias, 1 drivers
E_000001aa98fb8f70 .event anyedge, v000001aa98fc9200_0, v000001aa98fc8940_0, v000001aa990280f0_0, v000001aa99028eb0_0;
S_000001aa98f5ad40 .scope module, "data_seg" "async_memory" 8 81, 9 20 0, S_000001aa98f7ab80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "addr_in";
    .port_info 3 /OUTPUT 32 "data_out";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /INPUT 2 "size_in";
    .port_info 6 /INPUT 1 "we_in";
    .port_info 7 /INPUT 1 "re_in";
P_000001aa98f5aed0 .param/l "DO_INIT" 0 9 32, +C4<00000000000000000000000000000001>;
P_000001aa98f5af08 .param/str "INIT_PROGRAM0" 0 9 33, "C:/intelFPGA_lite/18.0/new/lab7-test.data_ram0.memh";
P_000001aa98f5af40 .param/str "INIT_PROGRAM1" 0 9 34, "C:/intelFPGA_lite/18.0/new/lab7-test.data_ram1.memh";
P_000001aa98f5af78 .param/str "INIT_PROGRAM2" 0 9 35, "C:/intelFPGA_lite/18.0/new/lab7-test.data_ram2.memh";
P_000001aa98f5afb0 .param/str "INIT_PROGRAM3" 0 9 36, "C:/intelFPGA_lite/18.0/new/lab7-test.data_ram3.memh";
P_000001aa98f5afe8 .param/l "MEM_ADDR" 0 9 31, C4<0001000000000000>;
P_000001aa98f5b020 .param/l "NUM_WORDS" 1 9 39, +C4<00000000000000000000010000000000>;
P_000001aa98f5b058 .param/l "NUM_WORDS_LOG" 1 9 40, +C4<00000000000000000000000000001010>;
L_000001aa98f9f970 .functor BUFZ 32, v000001aa98fc8300_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001aa98fc7540_0 .net "addr_in", 31 0, v000001aa98fc9200_0;  alias, 1 drivers
v000001aa98fc88a0_0 .net "clock", 0 0, v000001aa9902b460_0;  alias, 1 drivers
v000001aa98fc7c20_0 .net "data_in", 31 0, L_000001aa9902d510;  alias, 1 drivers
v000001aa98fc8940_0 .net "data_out", 31 0, L_000001aa98f9f970;  alias, 1 drivers
v000001aa98fc7fe0 .array "mem0", 1023 0, 7 0;
v000001aa98fc8440 .array "mem1", 1023 0, 7 0;
v000001aa98fc8080 .array "mem2", 1023 0, 7 0;
v000001aa98fc8120 .array "mem3", 1023 0, 7 0;
v000001aa98fc8300_0 .var "rd", 31 0;
v000001aa98faa800_0 .net "re_in", 0 0, L_000001aa98f9feb0;  alias, 1 drivers
v000001aa98faaf80_0 .net "reset", 0 0, v000001aa9902b5a0_0;  alias, 1 drivers
v000001aa98faac60_0 .var "rowWE", 3 0;
v000001aa98faa9e0_0 .net "size_in", 1 0, L_000001aa9902e360;  alias, 1 drivers
v000001aa98fab0c0_0 .net "we_in", 0 0, L_000001aa98f9f890;  alias, 1 drivers
v000001aa98fab480_0 .var "write_data", 31 0;
E_000001aa98fb84f0 .event posedge, v000001aa98fc88a0_0;
E_000001aa98fb8d70 .event anyedge, v000001aa98faa9e0_0, v000001aa98fc7f40_0;
E_000001aa98fb9170 .event anyedge, v000001aa98faa9e0_0, v000001aa98fc9200_0;
E_000001aa98fb8c70 .event negedge, v000001aa98fc88a0_0;
S_000001aa98f75050 .scope module, "ser" "serial_buffer" 8 117, 10 16 0, S_000001aa98f7ab80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "addr_in";
    .port_info 3 /OUTPUT 32 "data_out";
    .port_info 4 /INPUT 1 "re_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /INPUT 1 "we_in";
    .port_info 7 /INPUT 1 "s_data_valid_in";
    .port_info 8 /INPUT 8 "s_data_in";
    .port_info 9 /INPUT 1 "s_data_ready_in";
    .port_info 10 /OUTPUT 1 "s_rden_out";
    .port_info 11 /OUTPUT 8 "s_data_out";
    .port_info 12 /OUTPUT 1 "s_wren_out";
P_000001aa98fb8bb0 .param/l "MEM_ADDR" 0 10 33, C4<1111111111111111>;
L_000001aa98f9f3c0 .functor BUFZ 1, v000001aa99029a90_0, C4<0>, C4<0>, C4<0>;
L_000001aa98f9f200 .functor BUFZ 1, v000001aa99028e10_0, C4<0>, C4<0>, C4<0>;
L_000001aa98f9f4a0 .functor BUFZ 8, v000001aa99028f50_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001aa99029590_0 .net "addr_in", 31 0, v000001aa98fc9200_0;  alias, 1 drivers
v000001aa990284b0_0 .net "clock", 0 0, v000001aa9902b460_0;  alias, 1 drivers
v000001aa99029770_0 .net "data_in", 31 0, L_000001aa9902d510;  alias, 1 drivers
v000001aa99028eb0_0 .var "data_out", 31 0;
v000001aa990298b0_0 .net "re_in", 0 0, L_000001aa98f9feb0;  alias, 1 drivers
v000001aa99029a90_0 .var "read_en", 0 0;
v000001aa99029450_0 .net "reset", 0 0, v000001aa9902b5a0_0;  alias, 1 drivers
v000001aa99029090_0 .net "s_data_in", 7 0, L_000001aa9902e3a8;  alias, 1 drivers
v000001aa99028550_0 .net "s_data_out", 7 0, L_000001aa98f9f4a0;  alias, 1 drivers
v000001aa99029950_0 .net "s_data_ready_in", 0 0, L_000001aa9902e3f0;  alias, 1 drivers
v000001aa99028870_0 .net "s_data_valid_in", 0 0, L_000001aa9902e438;  alias, 1 drivers
v000001aa99029270_0 .net "s_rden_out", 0 0, L_000001aa98f9f3c0;  alias, 1 drivers
v000001aa990291d0_0 .net "s_wren_out", 0 0, L_000001aa98f9f200;  alias, 1 drivers
v000001aa99028f50_0 .var "sbyte", 7 0;
v000001aa99028d70_0 .net "we_in", 0 0, L_000001aa98f9f890;  alias, 1 drivers
v000001aa99028e10_0 .var "write_en", 0 0;
E_000001aa98fb88f0 .event anyedge, v000001aa98fc9200_0, v000001aa99028870_0, v000001aa99029090_0, v000001aa99029950_0;
S_000001aa98f751e0 .scope module, "stack_seg" "async_memory" 8 99, 9 20 0, S_000001aa98f7ab80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "addr_in";
    .port_info 3 /OUTPUT 32 "data_out";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /INPUT 2 "size_in";
    .port_info 6 /INPUT 1 "we_in";
    .port_info 7 /INPUT 1 "re_in";
P_000001aa98f61040 .param/l "DO_INIT" 0 9 32, +C4<00000000000000000000000000000000>;
P_000001aa98f61078 .param/str "INIT_PROGRAM0" 0 9 33, "C:/intelFPGA_lite/18.0/new/lab7-test.data_ram0.memh";
P_000001aa98f610b0 .param/str "INIT_PROGRAM1" 0 9 34, "C:/intelFPGA_lite/18.0/new/lab7-test.data_ram1.memh";
P_000001aa98f610e8 .param/str "INIT_PROGRAM2" 0 9 35, "C:/intelFPGA_lite/18.0/new/lab7-test.data_ram2.memh";
P_000001aa98f61120 .param/str "INIT_PROGRAM3" 0 9 36, "C:/intelFPGA_lite/18.0/new/lab7-test.data_ram3.memh";
P_000001aa98f61158 .param/l "MEM_ADDR" 0 9 31, C4<0111111111111111>;
P_000001aa98f61190 .param/l "NUM_WORDS" 1 9 39, +C4<00000000000000000000010000000000>;
P_000001aa98f611c8 .param/l "NUM_WORDS_LOG" 1 9 40, +C4<00000000000000000000000000001010>;
L_000001aa98f9fe40 .functor BUFZ 32, v000001aa99028b90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001aa990285f0_0 .net "addr_in", 31 0, v000001aa98fc9200_0;  alias, 1 drivers
v000001aa990299f0_0 .net "clock", 0 0, v000001aa9902b460_0;  alias, 1 drivers
v000001aa99029b30_0 .net "data_in", 31 0, L_000001aa9902d510;  alias, 1 drivers
v000001aa990280f0_0 .net "data_out", 31 0, L_000001aa98f9fe40;  alias, 1 drivers
v000001aa99029310 .array "mem0", 1023 0, 7 0;
v000001aa99028690 .array "mem1", 1023 0, 7 0;
v000001aa99029130 .array "mem2", 1023 0, 7 0;
v000001aa99029bd0 .array "mem3", 1023 0, 7 0;
v000001aa99028b90_0 .var "rd", 31 0;
v000001aa99029e50_0 .net "re_in", 0 0, L_000001aa98f9feb0;  alias, 1 drivers
v000001aa99029810_0 .net "reset", 0 0, v000001aa9902b5a0_0;  alias, 1 drivers
v000001aa99029ef0_0 .var "rowWE", 3 0;
v000001aa990296d0_0 .net "size_in", 1 0, L_000001aa9902e360;  alias, 1 drivers
v000001aa990294f0_0 .net "we_in", 0 0, L_000001aa98f9f890;  alias, 1 drivers
v000001aa99029c70_0 .var "write_data", 31 0;
S_000001aa98f61210 .scope module, "instruction_memory" "inst_rom" 4 105, 11 14 0, S_000001aa98f718b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "addr_in";
    .port_info 3 /OUTPUT 32 "data_out";
P_000001aa98e78c10 .param/l "ADDR_WIDTH" 0 11 20, +C4<00000000000000000000000000001000>;
P_000001aa98e78c48 .param/str "INIT_PROGRAM" 0 11 21, "C:/intelFPGA_lite/18.0/new/lab7-test.inst_rom.memh";
v000001aa99028370_0 .net *"_ivl_1", 7 0, L_000001aa9902cbb0;  1 drivers
v000001aa99028410_0 .net *"_ivl_3", 7 0, L_000001aa9902d470;  1 drivers
v000001aa98fea190_0 .net *"_ivl_5", 7 0, L_000001aa9902c930;  1 drivers
v000001aa98feaf50_0 .net *"_ivl_7", 7 0, L_000001aa9902d0b0;  1 drivers
v000001aa98feb590_0 .net "addr_in", 31 0, L_000001aa98f9f6d0;  alias, 1 drivers
v000001aa98fea230_0 .net "clock", 0 0, v000001aa9902b460_0;  alias, 1 drivers
v000001aa98feb4f0_0 .net "data_out", 31 0, L_000001aa9902d970;  alias, 1 drivers
v000001aa98fe9bf0_0 .var "out", 31 0;
v000001aa98feac30_0 .net "reset", 0 0, v000001aa9902b5a0_0;  alias, 1 drivers
v000001aa98fe9fb0 .array "rom", 255 0, 31 0;
L_000001aa9902cbb0 .part v000001aa98fe9bf0_0, 0, 8;
L_000001aa9902d470 .part v000001aa98fe9bf0_0, 8, 8;
L_000001aa9902c930 .part v000001aa98fe9bf0_0, 16, 8;
L_000001aa9902d0b0 .part v000001aa98fe9bf0_0, 24, 8;
L_000001aa9902d970 .concat [ 8 8 8 8], L_000001aa9902d0b0, L_000001aa9902c930, L_000001aa9902d470, L_000001aa9902cbb0;
S_000001aa98f67a10 .scope module, "pc" "program_counter" 4 86, 12 1 0, S_000001aa98f718b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "next_pc";
    .port_info 3 /OUTPUT 32 "pc_out";
P_000001aa98fb89f0 .param/l "RESET_ADDR" 0 12 2, C4<00000000010000000000000000000000>;
v000001aa98feb630_0 .net "clk", 0 0, v000001aa9902b460_0;  alias, 1 drivers
v000001aa98feb270_0 .net "next_pc", 31 0, L_000001aa98f9f6d0;  alias, 1 drivers
v000001aa98feb310_0 .var "pc_out", 31 0;
v000001aa98fea2d0_0 .net "reset", 0 0, v000001aa9902b5a0_0;  alias, 1 drivers
S_000001aa98f67ba0 .scope module, "pc_adder" "adder" 4 93, 13 1 0, S_000001aa98f718b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
P_000001aa98fb8eb0 .param/l "WIDTH" 0 13 2, +C4<00000000000000000000000000100000>;
v000001aa98fea050_0 .net "a", 31 0, v000001aa98feb310_0;  alias, 1 drivers
L_000001aa9902e0d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001aa98feb450_0 .net "b", 31 0, L_000001aa9902e0d8;  1 drivers
v000001aa98feb1d0_0 .net "sum", 31 0, L_000001aa9902da10;  alias, 1 drivers
L_000001aa9902da10 .arith/sum 32, v000001aa98feb310_0, L_000001aa9902e0d8;
S_000001aa98f44320 .scope module, "register_file" "register" 4 123, 14 1 0, S_000001aa98f718b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "r_addr1";
    .port_info 3 /INPUT 5 "r_addr2";
    .port_info 4 /INPUT 5 "w_addr";
    .port_info 5 /INPUT 32 "w_data";
    .port_info 6 /OUTPUT 32 "r_data1";
    .port_info 7 /OUTPUT 32 "r_data2";
v000001aa98fea0f0_0 .net *"_ivl_0", 31 0, L_000001aa9902c390;  1 drivers
v000001aa98feacd0_0 .net *"_ivl_10", 31 0, L_000001aa9902c1b0;  1 drivers
v000001aa98fe9970_0 .net *"_ivl_12", 6 0, L_000001aa9902ce30;  1 drivers
L_000001aa9902e1f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aa98fea910_0 .net *"_ivl_15", 1 0, L_000001aa9902e1f8;  1 drivers
v000001aa98fea370_0 .net *"_ivl_18", 31 0, L_000001aa9902c110;  1 drivers
L_000001aa9902e240 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aa98fea4b0_0 .net *"_ivl_21", 26 0, L_000001aa9902e240;  1 drivers
L_000001aa9902e288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aa98fea9b0_0 .net/2u *"_ivl_22", 31 0, L_000001aa9902e288;  1 drivers
v000001aa98fe9dd0_0 .net *"_ivl_24", 0 0, L_000001aa9902cc50;  1 drivers
L_000001aa9902e2d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aa98feb3b0_0 .net/2u *"_ivl_26", 31 0, L_000001aa9902e2d0;  1 drivers
v000001aa98fea5f0_0 .net *"_ivl_28", 31 0, L_000001aa9902dbf0;  1 drivers
L_000001aa9902e120 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aa98fea410_0 .net *"_ivl_3", 26 0, L_000001aa9902e120;  1 drivers
v000001aa98feb6d0_0 .net *"_ivl_30", 6 0, L_000001aa9902ca70;  1 drivers
L_000001aa9902e318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aa98fead70_0 .net *"_ivl_33", 1 0, L_000001aa9902e318;  1 drivers
L_000001aa9902e168 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aa98fe9b50_0 .net/2u *"_ivl_4", 31 0, L_000001aa9902e168;  1 drivers
v000001aa98feae10_0 .net *"_ivl_6", 0 0, L_000001aa9902c890;  1 drivers
L_000001aa9902e1b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aa98feb770_0 .net/2u *"_ivl_8", 31 0, L_000001aa9902e1b0;  1 drivers
v000001aa98feaaf0_0 .net "clk", 0 0, v000001aa9902b460_0;  alias, 1 drivers
v000001aa98fea870_0 .net "r_addr1", 4 0, L_000001aa9902b640;  alias, 1 drivers
v000001aa98feaeb0_0 .net "r_addr2", 4 0, L_000001aa9902b820;  alias, 1 drivers
v000001aa98fea550_0 .net "r_data1", 31 0, L_000001aa9902c4d0;  alias, 1 drivers
v000001aa98fe9e70_0 .net "r_data2", 31 0, L_000001aa9902d510;  alias, 1 drivers
v000001aa98feaff0 .array "regs", 0 31, 31 0;
v000001aa98feab90_0 .net "w_addr", 4 0, L_000001aa9902c9d0;  alias, 1 drivers
v000001aa98feb810_0 .net "w_data", 31 0, L_000001aa9902d650;  alias, 1 drivers
v000001aa98fe9d30_0 .net "we", 0 0, L_000001aa98f9f510;  alias, 1 drivers
L_000001aa9902c390 .concat [ 5 27 0 0], L_000001aa9902b640, L_000001aa9902e120;
L_000001aa9902c890 .cmp/eq 32, L_000001aa9902c390, L_000001aa9902e168;
L_000001aa9902c1b0 .array/port v000001aa98feaff0, L_000001aa9902ce30;
L_000001aa9902ce30 .concat [ 5 2 0 0], L_000001aa9902b640, L_000001aa9902e1f8;
L_000001aa9902c4d0 .functor MUXZ 32, L_000001aa9902c1b0, L_000001aa9902e1b0, L_000001aa9902c890, C4<>;
L_000001aa9902c110 .concat [ 5 27 0 0], L_000001aa9902b820, L_000001aa9902e240;
L_000001aa9902cc50 .cmp/eq 32, L_000001aa9902c110, L_000001aa9902e288;
L_000001aa9902dbf0 .array/port v000001aa98feaff0, L_000001aa9902ca70;
L_000001aa9902ca70 .concat [ 5 2 0 0], L_000001aa9902b820, L_000001aa9902e318;
L_000001aa9902d510 .functor MUXZ 32, L_000001aa9902dbf0, L_000001aa9902e2d0, L_000001aa9902cc50, C4<>;
S_000001aa98f444b0 .scope module, "sign_ext" "sign_extender" 4 138, 15 1 0, S_000001aa98f718b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
P_000001aa98fecd80 .param/l "IN_WIDTH" 0 15 2, +C4<00000000000000000000000000010000>;
P_000001aa98fecdb8 .param/l "OUT_WIDTH" 0 15 3, +C4<00000000000000000000000000100000>;
v000001aa98fe9a10_0 .net *"_ivl_1", 0 0, L_000001aa9902dfb0;  1 drivers
v000001aa98fea690_0 .net *"_ivl_2", 15 0, L_000001aa9902d5b0;  1 drivers
v000001aa98fe9f10_0 .net "in", 15 0, L_000001aa9902c610;  alias, 1 drivers
v000001aa98fe9ab0_0 .net "out", 31 0, L_000001aa9902c250;  alias, 1 drivers
L_000001aa9902dfb0 .part L_000001aa9902c610, 15, 1;
LS_000001aa9902d5b0_0_0 .concat [ 1 1 1 1], L_000001aa9902dfb0, L_000001aa9902dfb0, L_000001aa9902dfb0, L_000001aa9902dfb0;
LS_000001aa9902d5b0_0_4 .concat [ 1 1 1 1], L_000001aa9902dfb0, L_000001aa9902dfb0, L_000001aa9902dfb0, L_000001aa9902dfb0;
LS_000001aa9902d5b0_0_8 .concat [ 1 1 1 1], L_000001aa9902dfb0, L_000001aa9902dfb0, L_000001aa9902dfb0, L_000001aa9902dfb0;
LS_000001aa9902d5b0_0_12 .concat [ 1 1 1 1], L_000001aa9902dfb0, L_000001aa9902dfb0, L_000001aa9902dfb0, L_000001aa9902dfb0;
L_000001aa9902d5b0 .concat [ 4 4 4 4], LS_000001aa9902d5b0_0_0, LS_000001aa9902d5b0_0_4, LS_000001aa9902d5b0_0_8, LS_000001aa9902d5b0_0_12;
L_000001aa9902c250 .concat [ 16 16 0 0], L_000001aa9902c610, L_000001aa9902d5b0;
S_000001aa98f837c0 .scope module, "write_data_mux" "mux2" 4 197, 6 1 0, S_000001aa98f718b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
P_000001aa98fb8930 .param/l "WIDTH" 0 6 2, +C4<00000000000000000000000000100000>;
v000001aa98fe9c90_0 .net "a", 31 0, v000001aa98fc9200_0;  alias, 1 drivers
v000001aa98fea730_0 .net "b", 31 0, v000001aa99028c30_0;  alias, 1 drivers
v000001aa98fea7d0_0 .net "sel", 0 0, L_000001aa98f9f5f0;  alias, 1 drivers
v000001aa98feaa50_0 .net "y", 31 0, L_000001aa9902d650;  alias, 1 drivers
L_000001aa9902d650 .functor MUXZ 32, v000001aa98fc9200_0, v000001aa99028c30_0, L_000001aa98f9f5f0, C4<>;
S_000001aa98f83950 .scope module, "write_reg_mux" "mux2" 4 116, 6 1 0, S_000001aa98f718b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "y";
P_000001aa98fb8cb0 .param/l "WIDTH" 0 6 2, +C4<00000000000000000000000000000101>;
v000001aa98feb090_0 .net "a", 4 0, L_000001aa9902b820;  alias, 1 drivers
v000001aa98feb130_0 .net "b", 4 0, L_000001aa9902ba00;  alias, 1 drivers
v000001aa9902bfa0_0 .net "sel", 0 0, L_000001aa98f9f900;  alias, 1 drivers
v000001aa9902a600_0 .net "y", 4 0, L_000001aa9902c9d0;  alias, 1 drivers
L_000001aa9902c9d0 .functor MUXZ 5, L_000001aa9902b820, L_000001aa9902ba00, L_000001aa98f9f900, C4<>;
    .scope S_000001aa98f67a10;
T_0 ;
    %wait E_000001aa98fb84f0;
    %load/vec4 v000001aa98fea2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4194304, 0, 32;
    %assign/vec4 v000001aa98feb310_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001aa98feb270_0;
    %assign/vec4 v000001aa98feb310_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001aa98f61210;
T_1 ;
    %vpi_call/w 11 30 "$readmemh", P_000001aa98e78c48, v000001aa98fe9fb0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001aa98f61210;
T_2 ;
    %wait E_000001aa98fb84f0;
    %load/vec4 v000001aa98feac30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aa98fe9bf0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001aa98feb590_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001aa98fe9fb0, 4;
    %assign/vec4 v000001aa98fe9bf0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001aa98f44320;
T_3 ;
    %wait E_000001aa98fb84f0;
    %load/vec4 v000001aa98fe9d30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v000001aa98feab90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001aa98feb810_0;
    %load/vec4 v000001aa98feab90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa98feaff0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001aa98f7a9f0;
T_4 ;
    %wait E_000001aa98fb8b70;
    %load/vec4 v000001aa98fc7e00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001aa98fc8b20_0;
    %inv;
    %store/vec4 v000001aa98fc9020_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001aa98fc8b20_0;
    %store/vec4 v000001aa98fc9020_0, 0, 32;
T_4.1 ;
    %load/vec4 v000001aa98fc74a0_0;
    %load/vec4 v000001aa98fc9020_0;
    %add;
    %load/vec4 v000001aa98fc7e00_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %add;
    %store/vec4 v000001aa98fc83a0_0, 0, 32;
    %load/vec4 v000001aa98fc7e00_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v000001aa98fc74a0_0;
    %load/vec4 v000001aa98fc8b20_0;
    %and;
    %store/vec4 v000001aa98fc8260_0, 0, 32;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v000001aa98fc74a0_0;
    %load/vec4 v000001aa98fc8b20_0;
    %or;
    %store/vec4 v000001aa98fc8260_0, 0, 32;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v000001aa98fc74a0_0;
    %load/vec4 v000001aa98fc8b20_0;
    %xor;
    %store/vec4 v000001aa98fc8260_0, 0, 32;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v000001aa98fc74a0_0;
    %load/vec4 v000001aa98fc8b20_0;
    %or;
    %inv;
    %store/vec4 v000001aa98fc8260_0, 0, 32;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %load/vec4 v000001aa98fc7e00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %load/vec4 v000001aa98fc74a0_0;
    %load/vec4 v000001aa98fc8b20_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000001aa98fc9340_0, 0, 32;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v000001aa98fc74a0_0;
    %load/vec4 v000001aa98fc8b20_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000001aa98fc9340_0, 0, 32;
T_4.8 ;
    %load/vec4 v000001aa98fc74a0_0;
    %store/vec4 v000001aa98fc7900_0, 0, 32;
    %load/vec4 v000001aa98fc74a0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v000001aa98fc79a0_0, 0, 1;
    %load/vec4 v000001aa98fc74a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001aa98fc7860_0, 0, 1;
    %load/vec4 v000001aa98fc79a0_0;
    %store/vec4 v000001aa98fc8ee0_0, 0, 1;
    %load/vec4 v000001aa98fc79a0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_4.9, 8;
    %load/vec4 v000001aa98fc7860_0;
    %or;
T_4.9;
    %store/vec4 v000001aa98fc8da0_0, 0, 1;
    %load/vec4 v000001aa98fc79a0_0;
    %inv;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.10, 8;
    %load/vec4 v000001aa98fc7860_0;
    %inv;
    %and;
T_4.10;
    %store/vec4 v000001aa98fc8d00_0, 0, 1;
    %load/vec4 v000001aa98fc79a0_0;
    %inv;
    %store/vec4 v000001aa98fc8580_0, 0, 1;
    %load/vec4 v000001aa98fc74a0_0;
    %load/vec4 v000001aa98fc8b20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001aa98fc84e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa98fc8620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa98fc90c0_0, 0, 1;
    %load/vec4 v000001aa98fc7e00_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa98fc8620_0, 0, 1;
    %jmp T_4.20;
T_4.11 ;
    %load/vec4 v000001aa98fc8ee0_0;
    %store/vec4 v000001aa98fc8620_0, 0, 1;
    %jmp T_4.20;
T_4.12 ;
    %load/vec4 v000001aa98fc8580_0;
    %store/vec4 v000001aa98fc8620_0, 0, 1;
    %jmp T_4.20;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa98fc90c0_0, 0, 1;
    %jmp T_4.20;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa98fc90c0_0, 0, 1;
    %jmp T_4.20;
T_4.15 ;
    %load/vec4 v000001aa98fc84e0_0;
    %store/vec4 v000001aa98fc8620_0, 0, 1;
    %jmp T_4.20;
T_4.16 ;
    %load/vec4 v000001aa98fc84e0_0;
    %inv;
    %store/vec4 v000001aa98fc8620_0, 0, 1;
    %jmp T_4.20;
T_4.17 ;
    %load/vec4 v000001aa98fc8da0_0;
    %store/vec4 v000001aa98fc8620_0, 0, 1;
    %jmp T_4.20;
T_4.18 ;
    %load/vec4 v000001aa98fc8d00_0;
    %store/vec4 v000001aa98fc8620_0, 0, 1;
    %jmp T_4.20;
T_4.20 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa98fc8760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa98fc8bc0_0, 0, 1;
    %load/vec4 v000001aa98fc7e00_0;
    %parti/s 4, 2, 3;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_4.21, 4;
    %load/vec4 v000001aa98fc83a0_0;
    %store/vec4 v000001aa98fc9200_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v000001aa98fc7e00_0;
    %parti/s 4, 2, 3;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_4.23, 4;
    %load/vec4 v000001aa98fc8260_0;
    %store/vec4 v000001aa98fc9200_0, 0, 32;
    %jmp T_4.24;
T_4.23 ;
    %load/vec4 v000001aa98fc7e00_0;
    %parti/s 3, 3, 3;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_4.25, 4;
    %load/vec4 v000001aa98fc9340_0;
    %store/vec4 v000001aa98fc9200_0, 0, 32;
    %jmp T_4.26;
T_4.25 ;
    %load/vec4 v000001aa98fc7e00_0;
    %parti/s 3, 3, 3;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_4.27, 4;
    %load/vec4 v000001aa98fc7900_0;
    %store/vec4 v000001aa98fc9200_0, 0, 32;
    %load/vec4 v000001aa98fc8620_0;
    %store/vec4 v000001aa98fc8760_0, 0, 1;
    %load/vec4 v000001aa98fc90c0_0;
    %store/vec4 v000001aa98fc8bc0_0, 0, 1;
    %jmp T_4.28;
T_4.27 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001aa98fc9200_0, 0, 32;
T_4.28 ;
T_4.26 ;
T_4.24 ;
T_4.22 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001aa98f5ad40;
T_5 ;
    %vpi_call/w 9 44 "$readmemh", P_000001aa98f5af08, v000001aa98fc7fe0 {0 0 0};
    %vpi_call/w 9 45 "$readmemh", P_000001aa98f5af40, v000001aa98fc8440 {0 0 0};
    %vpi_call/w 9 46 "$readmemh", P_000001aa98f5af78, v000001aa98fc8080 {0 0 0};
    %vpi_call/w 9 47 "$readmemh", P_000001aa98f5afb0, v000001aa98fc8120 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001aa98f5ad40;
T_6 ;
    %wait E_000001aa98fb8c70;
    %load/vec4 v000001aa98fc7540_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001aa98fc8120, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001aa98fc8300_0, 4, 5;
    %load/vec4 v000001aa98fc7540_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001aa98fc8080, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001aa98fc8300_0, 4, 5;
    %load/vec4 v000001aa98fc7540_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001aa98fc8440, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001aa98fc8300_0, 4, 5;
    %load/vec4 v000001aa98fc7540_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001aa98fc7fe0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001aa98fc8300_0, 4, 5;
    %jmp T_6;
    .thread T_6;
    .scope S_000001aa98f5ad40;
T_7 ;
    %wait E_000001aa98fb9170;
    %load/vec4 v000001aa98faa9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v000001aa98fc7540_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001aa98fc7540_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aa98fc7540_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aa98fc7540_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001aa98faac60_0, 0;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v000001aa98fc7540_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %replicate 2;
    %load/vec4 v000001aa98fc7540_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %replicate 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001aa98faac60_0, 0;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001aa98faac60_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001aa98fc7540_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %replicate 4;
    %assign/vec4 v000001aa98faac60_0, 0;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001aa98f5ad40;
T_8 ;
    %wait E_000001aa98fb8d70;
    %load/vec4 v000001aa98faa9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %load/vec4 v000001aa98fc7c20_0;
    %assign/vec4 v000001aa98fab480_0, 0;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v000001aa98fc7c20_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001aa98fc7c20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aa98fc7c20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aa98fc7c20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001aa98fab480_0, 0;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v000001aa98fc7c20_0;
    %parti/s 16, 0, 2;
    %load/vec4 v000001aa98fc7c20_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001aa98fab480_0, 0;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001aa98f5ad40;
T_9 ;
    %wait E_000001aa98fb84f0;
    %load/vec4 v000001aa98faaf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001aa98fab0c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.4, 9;
    %load/vec4 v000001aa98fc7540_0;
    %parti/s 16, 16, 6;
    %pushi/vec4 4096, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001aa98faac60_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %load/vec4 v000001aa98fab480_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001aa98fc7540_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa98fc8120, 0, 4;
T_9.5 ;
    %load/vec4 v000001aa98faac60_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %load/vec4 v000001aa98fab480_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001aa98fc7540_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa98fc8080, 0, 4;
T_9.7 ;
    %load/vec4 v000001aa98faac60_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.9, 8;
    %load/vec4 v000001aa98fab480_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001aa98fc7540_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa98fc8440, 0, 4;
T_9.9 ;
    %load/vec4 v000001aa98faac60_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %load/vec4 v000001aa98fab480_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001aa98fc7540_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa98fc7fe0, 0, 4;
T_9.11 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001aa98f751e0;
T_10 ;
    %end;
    .thread T_10;
    .scope S_000001aa98f751e0;
T_11 ;
    %wait E_000001aa98fb8c70;
    %load/vec4 v000001aa990285f0_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001aa99029bd0, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001aa99028b90_0, 4, 5;
    %load/vec4 v000001aa990285f0_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001aa99029130, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001aa99028b90_0, 4, 5;
    %load/vec4 v000001aa990285f0_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001aa99028690, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001aa99028b90_0, 4, 5;
    %load/vec4 v000001aa990285f0_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001aa99029310, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001aa99028b90_0, 4, 5;
    %jmp T_11;
    .thread T_11;
    .scope S_000001aa98f751e0;
T_12 ;
    %wait E_000001aa98fb9170;
    %load/vec4 v000001aa990296d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v000001aa990285f0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001aa990285f0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aa990285f0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aa990285f0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001aa99029ef0_0, 0;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v000001aa990285f0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %replicate 2;
    %load/vec4 v000001aa990285f0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %replicate 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001aa99029ef0_0, 0;
    %jmp T_12.4;
T_12.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001aa99029ef0_0, 0;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v000001aa990285f0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %replicate 4;
    %assign/vec4 v000001aa99029ef0_0, 0;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001aa98f751e0;
T_13 ;
    %wait E_000001aa98fb8d70;
    %load/vec4 v000001aa990296d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %load/vec4 v000001aa99029b30_0;
    %assign/vec4 v000001aa99029c70_0, 0;
    %jmp T_13.3;
T_13.0 ;
    %load/vec4 v000001aa99029b30_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001aa99029b30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aa99029b30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001aa99029b30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001aa99029c70_0, 0;
    %jmp T_13.3;
T_13.1 ;
    %load/vec4 v000001aa99029b30_0;
    %parti/s 16, 0, 2;
    %load/vec4 v000001aa99029b30_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001aa99029c70_0, 0;
    %jmp T_13.3;
T_13.3 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001aa98f751e0;
T_14 ;
    %wait E_000001aa98fb84f0;
    %load/vec4 v000001aa99029810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001aa990294f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.4, 9;
    %load/vec4 v000001aa990285f0_0;
    %parti/s 16, 16, 6;
    %pushi/vec4 32767, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000001aa99029ef0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.5, 8;
    %load/vec4 v000001aa99029c70_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001aa990285f0_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa99029bd0, 0, 4;
T_14.5 ;
    %load/vec4 v000001aa99029ef0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.7, 8;
    %load/vec4 v000001aa99029c70_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001aa990285f0_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa99029130, 0, 4;
T_14.7 ;
    %load/vec4 v000001aa99029ef0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.9, 8;
    %load/vec4 v000001aa99029c70_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001aa990285f0_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa99028690, 0, 4;
T_14.9 ;
    %load/vec4 v000001aa99029ef0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.11, 8;
    %load/vec4 v000001aa99029c70_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001aa990285f0_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aa99029310, 0, 4;
T_14.11 ;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001aa98f75050;
T_15 ;
    %wait E_000001aa98fb88f0;
    %load/vec4 v000001aa99029590_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %jmp T_15.4;
T_15.0 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000001aa99028870_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001aa99028eb0_0, 0, 32;
    %jmp T_15.4;
T_15.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001aa99029090_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001aa99028eb0_0, 0, 32;
    %jmp T_15.4;
T_15.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000001aa99029950_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001aa99028eb0_0, 0, 32;
    %jmp T_15.4;
T_15.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aa99028eb0_0, 0, 32;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001aa98f75050;
T_16 ;
    %wait E_000001aa98fb84f0;
    %load/vec4 v000001aa99029450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa99029a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa99028e10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa99028f50_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa99029a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa99028e10_0, 0;
    %load/vec4 v000001aa99029590_0;
    %parti/s 16, 16, 6;
    %cmpi/e 65535, 0, 16;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v000001aa990298b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.6, 9;
    %load/vec4 v000001aa99029590_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa99029a90_0, 0;
T_16.4 ;
    %load/vec4 v000001aa99028d70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.9, 9;
    %load/vec4 v000001aa99029590_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %load/vec4 v000001aa99029770_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v000001aa99028f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa99028e10_0, 0;
T_16.7 ;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001aa98f7ab80;
T_17 ;
    %wait E_000001aa98fb8f70;
    %load/vec4 v000001aa99028ff0_0;
    %parti/s 16, 16, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 16;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 32767, 0, 16;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 65535, 0, 16;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aa99028c30_0, 0;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v000001aa990287d0_0;
    %assign/vec4 v000001aa99028c30_0, 0;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v000001aa99028910_0;
    %assign/vec4 v000001aa99028c30_0, 0;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v000001aa990293b0_0;
    %assign/vec4 v000001aa99028c30_0, 0;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001aa98f5df90;
T_18 ;
    %wait E_000001aa98fb88b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa98fc7d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa98fc7ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa98fc7b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa98fc92a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa98fc8f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa98fc8800_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001aa98fc7a40_0, 0, 6;
    %load/vec4 v000001aa98fc8a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001aa98fc7a40_0, 0, 6;
    %jmp T_18.5;
T_18.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa98fc7d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa98fc7ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa98fc7b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa98fc8800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa98fc92a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa98fc8f80_0, 0, 1;
    %load/vec4 v000001aa98fc77c0_0;
    %store/vec4 v000001aa98fc7a40_0, 0, 6;
    %jmp T_18.5;
T_18.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa98fc7d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa98fc7ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa98fc7b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa98fc8800_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001aa98fc7a40_0, 0, 6;
    %jmp T_18.5;
T_18.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa98fc7d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa98fc7ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa98fc7b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa98fc92a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa98fc8800_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001aa98fc7a40_0, 0, 6;
    %jmp T_18.5;
T_18.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa98fc7d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa98fc7b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa98fc8f80_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001aa98fc7a40_0, 0, 6;
    %jmp T_18.5;
T_18.5 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001aa98f71720;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa9902b460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa9902b5a0_0, 0;
T_19.0 ;
    %delay 10000, 0;
    %load/vec4 v000001aa9902b460_0;
    %inv;
    %assign/vec4 v000001aa9902b460_0, 0;
    %jmp T_19.0;
    %end;
    .thread T_19;
    .scope S_000001aa98f71720;
T_20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa9902b5a0_0, 0;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa9902b5a0_0, 0;
    %end;
    .thread T_20;
    .scope S_000001aa98f71720;
T_21 ;
    %wait E_000001aa98fb84f0;
    %load/vec4 v000001aa9902b5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001aa9902b320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %vpi_call/w 3 44 "$display", "[%0d] Serial: %c", $time, v000001aa9902bd20_0 {0 0 0};
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "-";
    "testbench.v";
    "processor.v";
    "control_unit.v";
    "mux2.v";
    "alu.v";
    "data_memory.v";
    "async_memory.v";
    "serial_buf.v";
    "inst_rom.v";
    "pc.v";
    "adder.v";
    "register.v";
    "sign_extender.v";
