{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693951026604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693951026605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  5 21:57:06 2023 " "Processing started: Tue Sep  5 21:57:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693951026605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693951026605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd -c bcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd -c bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693951026605 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693951026803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693951026803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.bdf" "" { Schematic "/home/aluno/Documentos/FPGA_GABRIEL_REALE/git_repo/lista_3/bcd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693951035214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693951035214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "box.bdf 1 1 " "Found 1 design units, including 1 entities, in source file box.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 box " "Found entity 1: box" {  } { { "box.bdf" "" { Schematic "/home/aluno/Documentos/FPGA_GABRIEL_REALE/git_repo/lista_3/box.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693951035215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693951035215 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcd " "Elaborating entity \"bcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693951035271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "box box:inst " "Elaborating entity \"box\" for hierarchy \"box:inst\"" {  } { { "bcd.bdf" "inst" { Schematic "/home/aluno/Documentos/FPGA_GABRIEL_REALE/git_repo/lista_3/bcd.bdf" { { 200 216 312 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693951035273 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "box.bdf" "" { Schematic "/home/aluno/Documentos/FPGA_GABRIEL_REALE/git_repo/lista_3/box.bdf" { { 96 240 288 128 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1693951035278 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "a inst " "Port \"a\" does not exist in macrofunction \"inst\"" {  } { { "bcd.bdf" "inst" { Schematic "/home/aluno/Documentos/FPGA_GABRIEL_REALE/git_repo/lista_3/bcd.bdf" { { 200 216 312 360 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693951035289 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "b inst " "Port \"b\" does not exist in macrofunction \"inst\"" {  } { { "bcd.bdf" "inst" { Schematic "/home/aluno/Documentos/FPGA_GABRIEL_REALE/git_repo/lista_3/bcd.bdf" { { 200 216 312 360 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693951035289 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "c inst " "Port \"c\" does not exist in macrofunction \"inst\"" {  } { { "bcd.bdf" "inst" { Schematic "/home/aluno/Documentos/FPGA_GABRIEL_REALE/git_repo/lista_3/bcd.bdf" { { 200 216 312 360 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693951035289 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "d inst " "Port \"d\" does not exist in macrofunction \"inst\"" {  } { { "bcd.bdf" "inst" { Schematic "/home/aluno/Documentos/FPGA_GABRIEL_REALE/git_repo/lista_3/bcd.bdf" { { 200 216 312 360 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693951035289 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "e inst " "Port \"e\" does not exist in macrofunction \"inst\"" {  } { { "bcd.bdf" "inst" { Schematic "/home/aluno/Documentos/FPGA_GABRIEL_REALE/git_repo/lista_3/bcd.bdf" { { 200 216 312 360 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693951035289 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "f inst " "Port \"f\" does not exist in macrofunction \"inst\"" {  } { { "bcd.bdf" "inst" { Schematic "/home/aluno/Documentos/FPGA_GABRIEL_REALE/git_repo/lista_3/bcd.bdf" { { 200 216 312 360 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693951035289 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "g inst " "Port \"g\" does not exist in macrofunction \"inst\"" {  } { { "bcd.bdf" "inst" { Schematic "/home/aluno/Documentos/FPGA_GABRIEL_REALE/git_repo/lista_3/bcd.bdf" { { 200 216 312 360 "inst" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693951035289 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "375 " "Peak virtual memory: 375 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693951035341 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep  5 21:57:15 2023 " "Processing ended: Tue Sep  5 21:57:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693951035341 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693951035341 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693951035341 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693951035341 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693951035489 ""}
