# Digital-electronics-1

## Labs

1. list 1
2. list 2
⋅⋅1. podlist

- [x] Headers
- [x] Emphasis (italics, bold)
- [x] Lists (ordered, unordered)
- [x] Links
- [x] Table
- [x] Listing of VHDL source code

| **Operator** | **Description** |
| :-: | :-- |
| `<=` | Value assignment |
| `and` | Logical AND |
| `nand` | Logical AND with negated output |
| `or` | Logical OR |
| `nor` | Logical OR with negated output |
| `not` | Nagation |
| `xor` | Exclusive OR |
| `xnor` | Exclusive OR with negated output |
| `-- comment` | Comments |

**Source code**

```VHDL

```

